  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.45 seconds. CPU system time: 0.14 seconds. Elapsed time: 8.14 seconds; current allocated memory: 690.180 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.31 seconds. CPU system time: 1.08 seconds. Elapsed time: 6.54 seconds; current allocated memory: 692.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,826 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,639 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,647 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,241 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 115,678 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,842 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,848 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,855 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,850 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,849 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,922 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_69_9' (top.cpp:69:22) in function 'top_kernel' partially with a factor of 4 (top.cpp:4:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_73_10' (top.cpp:73:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:4:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_61_8' (top.cpp:61:26) in function 'top_kernel' partially with a factor of 32 (top.cpp:4:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_38_4' (top.cpp:38:22) in function 'top_kernel' partially with a factor of 4 (top.cpp:4:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_42_5' (top.cpp:42:26) in function 'top_kernel' partially with a factor of 32 (top.cpp:4:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_50_6' (top.cpp:50:26) in function 'top_kernel' partially with a factor of 32 (top.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:10:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:11:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:12:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:13:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_30_2'(top.cpp:30:22) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:30:22)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_81_11'(top.cpp:81:23) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:81:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.94 seconds. CPU system time: 1.48 seconds. Elapsed time: 34.94 seconds; current allocated memory: 702.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 702.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.23 seconds; current allocated memory: 735.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.89 seconds; current allocated memory: 740.215 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.51 seconds. CPU system time: 0.15 seconds. Elapsed time: 12.76 seconds; current allocated memory: 814.168 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_30_2'(top.cpp:30:22) and 'VITIS_LOOP_31_3'(top.cpp:31:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_60_7'(top.cpp:60:22) and 'VITIS_LOOP_61_8'(top.cpp:61:26) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_81_11'(top.cpp:81:23) and 'VITIS_LOOP_82_12'(top.cpp:82:27) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (top.cpp:30:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_60_7' (top.cpp:60:22) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_11' (top.cpp:81:23) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.34 seconds. CPU system time: 0.21 seconds. Elapsed time: 10.65 seconds; current allocated memory: 990.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_24_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.56 seconds; current allocated memory: 995.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 995.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_2_VITIS_LOOP_31_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_30_2_VITIS_LOOP_31_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1002.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1002.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_33', top.cpp:45) to 'add' operation 25 bit ('add_ln45_43', top.cpp:45) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_40', top.cpp:45) to 'add' operation 25 bit ('add_ln45_51', top.cpp:45) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_31', top.cpp:45) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_20', top.cpp:45) to 'add' operation 25 bit ('add_ln45_33', top.cpp:45) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_48', top.cpp:45) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_2', top.cpp:45) to 'add' operation 25 bit ('add_ln45_17', top.cpp:45) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_17', top.cpp:45) to 'add' operation 24 bit ('add_ln45_32', top.cpp:45) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_7', top.cpp:45) to 'add' operation 24 bit ('add_ln45_22', top.cpp:45) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_17', top.cpp:45) to 'add' operation 24 bit ('add_ln45_34', top.cpp:45) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_16', top.cpp:45) to 'add' operation 24 bit ('add_ln45_34', top.cpp:45) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 24 bit ('add_ln45_32', top.cpp:45) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_17', top.cpp:45) to 'add' operation 25 bit ('add_ln45_37', top.cpp:45) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_7', top.cpp:45) to 'add' operation 25 bit ('add_ln45_29', top.cpp:45) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_42', top.cpp:45) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_25', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_60', top.cpp:45) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_18', top.cpp:45) to 'add' operation 24 bit ('add_ln45_44', top.cpp:45) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 24 bit ('add_ln45_46', top.cpp:45) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'add' operation 24 bit ('add_ln45_30', top.cpp:45) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_33', top.cpp:45) to 'add' operation 24 bit ('add_ln45_62', top.cpp:45) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'add' operation 24 bit ('add_ln45_38', top.cpp:45) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_52', top.cpp:45) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_29', top.cpp:45) to 'add' operation 25 bit ('add_ln45_61', top.cpp:45) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_15', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_11', top.cpp:45) to 'add' operation 25 bit ('add_ln45_45', top.cpp:45) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_25', top.cpp:45) to 'add' operation 24 bit ('add_ln45_60', top.cpp:45) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_57', top.cpp:45) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_12', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_45', top.cpp:45) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_12', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_11', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'select' operation 24 bit ('select_ln45_51', top.cpp:45) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_6', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_7', top.cpp:45) to 'select' operation 24 bit ('select_ln45_57', top.cpp:45) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_57', top.cpp:45) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_1', top.cpp:45) to 'add' operation 24 bit ('add_ln45_54', top.cpp:45) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'select' operation 24 bit ('select_ln45_127', top.cpp:45) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_57', top.cpp:45) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'select' operation 24 bit ('select_ln45_59', top.cpp:45) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_2', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'select' operation 24 bit ('select_ln45_127', top.cpp:45) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_62', top.cpp:45) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_127', top.cpp:45) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_127', top.cpp:45 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_42_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:45) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln45', top.cpp:45) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_1', top.cpp:45) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_2', top.cpp:45) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_3', top.cpp:45) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_4', top.cpp:45) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_5', top.cpp:45) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_6', top.cpp:45) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_7', top.cpp:45) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_8', top.cpp:45) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_9', top.cpp:45) [145]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_11', top.cpp:45) [150]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_11', top.cpp:45) [155]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_11', top.cpp:45) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_12', top.cpp:45) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_13', top.cpp:45) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_14', top.cpp:45) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_15', top.cpp:45) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_16', top.cpp:45) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_17', top.cpp:45) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_18', top.cpp:45) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_19', top.cpp:45) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_20', top.cpp:45) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_21', top.cpp:45) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_22', top.cpp:45) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_23', top.cpp:45) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_24', top.cpp:45) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_25', top.cpp:45) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_26', top.cpp:45) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_27', top.cpp:45) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_28', top.cpp:45) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_29', top.cpp:45) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_30', top.cpp:45) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_31', top.cpp:45) [277]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_33', top.cpp:45) [282]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_33', top.cpp:45) [287]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_33', top.cpp:45) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_34', top.cpp:45) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_35', top.cpp:45) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_36', top.cpp:45) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_37', top.cpp:45) [313]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_39', top.cpp:45) [318]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_39', top.cpp:45) [323]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_39', top.cpp:45) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_40', top.cpp:45) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_41', top.cpp:45) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_42', top.cpp:45) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_43', top.cpp:45) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_44', top.cpp:45) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_45', top.cpp:45) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_46', top.cpp:45) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_47', top.cpp:45) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_48', top.cpp:45) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_49', top.cpp:45) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_50', top.cpp:45) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_51', top.cpp:45) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_52', top.cpp:45) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_53', top.cpp:45) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_54', top.cpp:45) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_55', top.cpp:45) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_56', top.cpp:45) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_57', top.cpp:45) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_58', top.cpp:45) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_59', top.cpp:45) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_60', top.cpp:45) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_61', top.cpp:45) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_62', top.cpp:45) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_127', top.cpp:45) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_127', top.cpp:45 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.79 seconds; current allocated memory: 1004.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1004.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_50_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1008.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1011.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_97', top.cpp:45) to 'add' operation 25 bit ('add_ln45_107', top.cpp:45) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_104', top.cpp:45) to 'add' operation 25 bit ('add_ln45_115', top.cpp:45) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_95', top.cpp:45) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_84', top.cpp:45) to 'add' operation 25 bit ('add_ln45_97', top.cpp:45) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_99', top.cpp:45) to 'add' operation 24 bit ('add_ln45_112', top.cpp:45) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_66', top.cpp:45) to 'add' operation 25 bit ('add_ln45_81', top.cpp:45) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_81', top.cpp:45) to 'add' operation 24 bit ('add_ln45_96', top.cpp:45) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_71', top.cpp:45) to 'add' operation 24 bit ('add_ln45_86', top.cpp:45) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_81', top.cpp:45) to 'add' operation 24 bit ('add_ln45_98', top.cpp:45) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_80', top.cpp:45) to 'add' operation 24 bit ('add_ln45_98', top.cpp:45) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_77', top.cpp:45) to 'add' operation 24 bit ('add_ln45_96', top.cpp:45) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_81', top.cpp:45) to 'add' operation 25 bit ('add_ln45_101', top.cpp:45) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_71', top.cpp:45) to 'add' operation 25 bit ('add_ln45_93', top.cpp:45) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_85', top.cpp:45) to 'add' operation 24 bit ('add_ln45_106', top.cpp:45) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_89', top.cpp:45) to 'add' operation 25 bit ('add_ln45_113', top.cpp:45) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_99', top.cpp:45) to 'add' operation 24 bit ('add_ln45_122', top.cpp:45) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_99', top.cpp:45) to 'add' operation 24 bit ('add_ln45_124', top.cpp:45) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_82', top.cpp:45) to 'add' operation 24 bit ('add_ln45_108', top.cpp:45) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_83', top.cpp:45) to 'add' operation 24 bit ('add_ln45_110', top.cpp:45) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_67', top.cpp:45) to 'add' operation 24 bit ('add_ln45_94', top.cpp:45) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_97', top.cpp:45) to 'add' operation 24 bit ('add_ln45_126', top.cpp:45) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_73', top.cpp:45) to 'add' operation 24 bit ('add_ln45_102', top.cpp:45) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_85', top.cpp:45) to 'add' operation 24 bit ('add_ln45_116', top.cpp:45) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_93', top.cpp:45) to 'add' operation 25 bit ('add_ln45_125', top.cpp:45) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_79', top.cpp:45) to 'add' operation 25 bit ('add_ln45_113', top.cpp:45) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_75', top.cpp:45) to 'add' operation 25 bit ('add_ln45_109', top.cpp:45) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_89', top.cpp:45) to 'add' operation 24 bit ('add_ln45_124', top.cpp:45) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_119', top.cpp:45) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_85', top.cpp:45) to 'add' operation 24 bit ('add_ln45_122', top.cpp:45) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_121', top.cpp:45) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_123', top.cpp:45) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_123', top.cpp:45) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_77', top.cpp:45) to 'add' operation 25 bit ('add_ln45_119', top.cpp:45) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_76', top.cpp:45) to 'add' operation 25 bit ('add_ln45_119', top.cpp:45) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_77', top.cpp:45) to 'add' operation 24 bit ('add_ln45_120', top.cpp:45) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_69', top.cpp:45) to 'add' operation 25 bit ('add_ln45_113', top.cpp:45) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_65', top.cpp:45) to 'select' operation 24 bit ('select_ln45_109', top.cpp:45) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_76', top.cpp:45) to 'add' operation 25 bit ('add_ln45_123', top.cpp:45) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_75', top.cpp:45) to 'add' operation 24 bit ('add_ln45_122', top.cpp:45) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_65', top.cpp:45) to 'add' operation 25 bit ('add_ln45_113', top.cpp:45) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_67', top.cpp:45) to 'select' operation 24 bit ('select_ln45_115', top.cpp:45) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_70', top.cpp:45) to 'add' operation 24 bit ('add_ln45_120', top.cpp:45) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_71', top.cpp:45) to 'select' operation 24 bit ('select_ln45_121', top.cpp:45) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_69', top.cpp:45) to 'add' operation 25 bit ('add_ln45_121', top.cpp:45) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_65', top.cpp:45) to 'add' operation 24 bit ('add_ln45_118', top.cpp:45) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_73', top.cpp:45) to 'add' operation 25 bit ('add_ln45', top.cpp:45) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_73', top.cpp:45) to 'select' operation 24 bit ('select_ln45', top.cpp:45) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_64', top.cpp:45) to 'add' operation 24 bit ('add_ln45_120', top.cpp:45) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_65', top.cpp:45) to 'select' operation 24 bit ('select_ln45_121', top.cpp:45) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_69', top.cpp:45) to 'add' operation 25 bit ('add_ln45', top.cpp:45) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_64', top.cpp:45) to 'select' operation 24 bit ('select_ln45_123', top.cpp:45) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_66', top.cpp:45) to 'add' operation 25 bit ('add_ln45', top.cpp:45) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_67', top.cpp:45) to 'select' operation 24 bit ('select_ln45', top.cpp:45) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_64', top.cpp:45) to 'add' operation 24 bit ('add_ln45_126', top.cpp:45) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_65', top.cpp:45) to 'select' operation 24 bit ('select_ln45', top.cpp:45) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_64', top.cpp:45) to 'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45', top.cpp:45 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_42_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:45) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln45_64', top.cpp:45) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_65', top.cpp:45) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_66', top.cpp:45) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_67', top.cpp:45) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_68', top.cpp:45) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_69', top.cpp:45) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_70', top.cpp:45) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_71', top.cpp:45) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_72', top.cpp:45) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_73', top.cpp:45) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_74', top.cpp:45) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_75', top.cpp:45) [157]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_77', top.cpp:45) [162]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_77', top.cpp:45) [167]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_77', top.cpp:45) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_78', top.cpp:45) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_79', top.cpp:45) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_80', top.cpp:45) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_81', top.cpp:45) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_82', top.cpp:45) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_83', top.cpp:45) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_84', top.cpp:45) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_85', top.cpp:45) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_86', top.cpp:45) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_87', top.cpp:45) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_88', top.cpp:45) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_89', top.cpp:45) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_90', top.cpp:45) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_91', top.cpp:45) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_92', top.cpp:45) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_93', top.cpp:45) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_94', top.cpp:45) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_95', top.cpp:45) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_96', top.cpp:45) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_97', top.cpp:45) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_98', top.cpp:45) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_99', top.cpp:45) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_100', top.cpp:45) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_101', top.cpp:45) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_102', top.cpp:45) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_103', top.cpp:45) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_104', top.cpp:45) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_105', top.cpp:45) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_106', top.cpp:45) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_107', top.cpp:45) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_108', top.cpp:45) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_109', top.cpp:45) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_110', top.cpp:45) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_111', top.cpp:45) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_112', top.cpp:45) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_113', top.cpp:45) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_114', top.cpp:45) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_115', top.cpp:45) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_116', top.cpp:45) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_117', top.cpp:45) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_118', top.cpp:45) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_119', top.cpp:45) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_120', top.cpp:45) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_121', top.cpp:45) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_122', top.cpp:45) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_123', top.cpp:45) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_124', top.cpp:45) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_125', top.cpp:45) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_126', top.cpp:45) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln45', top.cpp:45) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45', top.cpp:45 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.99 seconds; current allocated memory: 1018.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1018.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_50_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1021.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_96', top.cpp:45) to 'add' operation 25 bit ('add_ln45_106', top.cpp:45) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_103', top.cpp:45) to 'add' operation 25 bit ('add_ln45_114', top.cpp:45) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_82', top.cpp:45) to 'add' operation 25 bit ('add_ln45_94', top.cpp:45) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_83', top.cpp:45) to 'add' operation 25 bit ('add_ln45_96', top.cpp:45) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_98', top.cpp:45) to 'add' operation 24 bit ('add_ln45_111', top.cpp:45) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_65', top.cpp:45) to 'add' operation 25 bit ('add_ln45_80', top.cpp:45) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_80', top.cpp:45) to 'add' operation 24 bit ('add_ln45_95', top.cpp:45) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_70', top.cpp:45) to 'add' operation 24 bit ('add_ln45_85', top.cpp:45) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_80', top.cpp:45) to 'add' operation 24 bit ('add_ln45_97', top.cpp:45) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_79', top.cpp:45) to 'add' operation 24 bit ('add_ln45_97', top.cpp:45) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_76', top.cpp:45) to 'add' operation 24 bit ('add_ln45_95', top.cpp:45) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_80', top.cpp:45) to 'add' operation 25 bit ('add_ln45_100', top.cpp:45) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_70', top.cpp:45) to 'add' operation 25 bit ('add_ln45_92', top.cpp:45) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_84', top.cpp:45) to 'add' operation 24 bit ('add_ln45_105', top.cpp:45) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_88', top.cpp:45) to 'add' operation 25 bit ('add_ln45_112', top.cpp:45) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_98', top.cpp:45) to 'add' operation 24 bit ('add_ln45_121', top.cpp:45) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_98', top.cpp:45) to 'add' operation 24 bit ('add_ln45_123', top.cpp:45) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_81', top.cpp:45) to 'add' operation 24 bit ('add_ln45_107', top.cpp:45) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_82', top.cpp:45) to 'add' operation 24 bit ('add_ln45_109', top.cpp:45) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_66', top.cpp:45) to 'add' operation 24 bit ('add_ln45_93', top.cpp:45) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_96', top.cpp:45) to 'add' operation 24 bit ('add_ln45_125', top.cpp:45) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_72', top.cpp:45) to 'add' operation 24 bit ('add_ln45_101', top.cpp:45) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_84', top.cpp:45) to 'add' operation 24 bit ('add_ln45_115', top.cpp:45) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_92', top.cpp:45) to 'add' operation 25 bit ('add_ln45_124', top.cpp:45) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_78', top.cpp:45) to 'add' operation 25 bit ('add_ln45_112', top.cpp:45) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_74', top.cpp:45) to 'add' operation 25 bit ('add_ln45_108', top.cpp:45) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_88', top.cpp:45) to 'add' operation 24 bit ('add_ln45_123', top.cpp:45) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_82', top.cpp:45) to 'add' operation 25 bit ('add_ln45_118', top.cpp:45) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_84', top.cpp:45) to 'add' operation 24 bit ('add_ln45_121', top.cpp:45) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_82', top.cpp:45) to 'add' operation 25 bit ('add_ln45_120', top.cpp:45) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_82', top.cpp:45) to 'add' operation 25 bit ('add_ln45_122', top.cpp:45) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_82', top.cpp:45) to 'add' operation 25 bit ('add_ln45_122', top.cpp:45) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_76', top.cpp:45) to 'add' operation 25 bit ('add_ln45_118', top.cpp:45) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_75', top.cpp:45) to 'add' operation 25 bit ('add_ln45_118', top.cpp:45) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_76', top.cpp:45) to 'add' operation 24 bit ('add_ln45_119', top.cpp:45) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_68', top.cpp:45) to 'add' operation 25 bit ('add_ln45_112', top.cpp:45) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_64', top.cpp:45) to 'select' operation 24 bit ('select_ln45_108', top.cpp:45) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_75', top.cpp:45) to 'add' operation 25 bit ('add_ln45_122', top.cpp:45) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_74', top.cpp:45) to 'add' operation 24 bit ('add_ln45_121', top.cpp:45) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_64', top.cpp:45) to 'add' operation 25 bit ('add_ln45_112', top.cpp:45) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_66', top.cpp:45) to 'select' operation 24 bit ('select_ln45_114', top.cpp:45) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_69', top.cpp:45) to 'add' operation 24 bit ('add_ln45_119', top.cpp:45) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_70', top.cpp:45) to 'select' operation 24 bit ('select_ln45_120', top.cpp:45) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_68', top.cpp:45) to 'add' operation 25 bit ('add_ln45_120', top.cpp:45) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_64', top.cpp:45) to 'add' operation 24 bit ('add_ln45_117', top.cpp:45) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_72', top.cpp:45) to 'add' operation 25 bit ('add_ln45_126', top.cpp:45) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_72', top.cpp:45) to 'select' operation 24 bit ('select_ln45_126', top.cpp:45) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_119', top.cpp:45) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_64', top.cpp:45) to 'select' operation 24 bit ('select_ln45_120', top.cpp:45) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_68', top.cpp:45) to 'add' operation 25 bit ('add_ln45_126', top.cpp:45) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'select' operation 24 bit ('select_ln45_122', top.cpp:45) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_65', top.cpp:45) to 'add' operation 25 bit ('add_ln45_126', top.cpp:45) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_66', top.cpp:45) to 'select' operation 24 bit ('select_ln45_126', top.cpp:45) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_125', top.cpp:45) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_64', top.cpp:45) to 'select' operation 24 bit ('select_ln45_126', top.cpp:45) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_126', top.cpp:45 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_42_53' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:45) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln45', top.cpp:45) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_64', top.cpp:45) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_65', top.cpp:45) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_66', top.cpp:45) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_67', top.cpp:45) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_68', top.cpp:45) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_69', top.cpp:45) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_70', top.cpp:45) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_71', top.cpp:45) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_72', top.cpp:45) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_73', top.cpp:45) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_74', top.cpp:45) [157]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_76', top.cpp:45) [162]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_76', top.cpp:45) [167]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_76', top.cpp:45) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_77', top.cpp:45) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_78', top.cpp:45) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_79', top.cpp:45) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_80', top.cpp:45) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_81', top.cpp:45) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_82', top.cpp:45) [205]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_84', top.cpp:45) [210]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_84', top.cpp:45) [215]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_84', top.cpp:45) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_85', top.cpp:45) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_86', top.cpp:45) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_87', top.cpp:45) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_88', top.cpp:45) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_89', top.cpp:45) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_90', top.cpp:45) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_91', top.cpp:45) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_92', top.cpp:45) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_93', top.cpp:45) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_94', top.cpp:45) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_95', top.cpp:45) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_96', top.cpp:45) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_97', top.cpp:45) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_98', top.cpp:45) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_99', top.cpp:45) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_100', top.cpp:45) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_101', top.cpp:45) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_102', top.cpp:45) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_103', top.cpp:45) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_104', top.cpp:45) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_105', top.cpp:45) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_106', top.cpp:45) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_107', top.cpp:45) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_108', top.cpp:45) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_109', top.cpp:45) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_110', top.cpp:45) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_111', top.cpp:45) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_112', top.cpp:45) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_113', top.cpp:45) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_114', top.cpp:45) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_115', top.cpp:45) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_116', top.cpp:45) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_117', top.cpp:45) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_118', top.cpp:45) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_119', top.cpp:45) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_120', top.cpp:45) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_121', top.cpp:45) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_122', top.cpp:45) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_123', top.cpp:45) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_124', top.cpp:45) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_125', top.cpp:45) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_126', top.cpp:45) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_126', top.cpp:45 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.8 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_50_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_42_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_33', top.cpp:45) to 'add' operation 25 bit ('add_ln45_43', top.cpp:45) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_40', top.cpp:45) to 'add' operation 25 bit ('add_ln45_51', top.cpp:45) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_31', top.cpp:45) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_20', top.cpp:45) to 'add' operation 25 bit ('add_ln45_33', top.cpp:45) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_48', top.cpp:45) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_2', top.cpp:45) to 'add' operation 25 bit ('add_ln45_17', top.cpp:45) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_17', top.cpp:45) to 'add' operation 24 bit ('add_ln45_32', top.cpp:45) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_7', top.cpp:45) to 'add' operation 24 bit ('add_ln45_22', top.cpp:45) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_17', top.cpp:45) to 'add' operation 24 bit ('add_ln45_34', top.cpp:45) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_16', top.cpp:45) to 'add' operation 24 bit ('add_ln45_34', top.cpp:45) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 24 bit ('add_ln45_32', top.cpp:45) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_17', top.cpp:45) to 'add' operation 25 bit ('add_ln45_37', top.cpp:45) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_7', top.cpp:45) to 'add' operation 25 bit ('add_ln45_29', top.cpp:45) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_42', top.cpp:45) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_25', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_35', top.cpp:45) to 'add' operation 24 bit ('add_ln45_60', top.cpp:45) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_18', top.cpp:45) to 'add' operation 24 bit ('add_ln45_44', top.cpp:45) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 24 bit ('add_ln45_46', top.cpp:45) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'add' operation 24 bit ('add_ln45_30', top.cpp:45) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_33', top.cpp:45) to 'add' operation 24 bit ('add_ln45_62', top.cpp:45) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'add' operation 24 bit ('add_ln45_38', top.cpp:45) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_52', top.cpp:45) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_29', top.cpp:45) to 'add' operation 25 bit ('add_ln45_61', top.cpp:45) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_15', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_11', top.cpp:45) to 'add' operation 25 bit ('add_ln45_45', top.cpp:45) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_25', top.cpp:45) to 'add' operation 24 bit ('add_ln45_60', top.cpp:45) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_21', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_57', top.cpp:45) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_19', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_12', top.cpp:45) to 'add' operation 25 bit ('add_ln45_55', top.cpp:45) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_13', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_45', top.cpp:45) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_12', top.cpp:45) to 'add' operation 25 bit ('add_ln45_59', top.cpp:45) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_11', top.cpp:45) to 'add' operation 24 bit ('add_ln45_58', top.cpp:45) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'add' operation 25 bit ('add_ln45_49', top.cpp:45) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'select' operation 24 bit ('select_ln45_51', top.cpp:45) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_6', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_7', top.cpp:45) to 'select' operation 24 bit ('select_ln45_57', top.cpp:45) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_57', top.cpp:45) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln45_1', top.cpp:45) to 'add' operation 24 bit ('add_ln45_54', top.cpp:45) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_9', top.cpp:45) to 'select' operation 24 bit ('select_ln45_63', top.cpp:45) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_56', top.cpp:45) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_57', top.cpp:45) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_5', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'select' operation 24 bit ('select_ln45_59', top.cpp:45) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45_2', top.cpp:45) to 'add' operation 25 bit ('add_ln45_63', top.cpp:45) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_3', top.cpp:45) to 'select' operation 24 bit ('select_ln45_63', top.cpp:45) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'add' operation 24 bit ('add_ln45_62', top.cpp:45) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln45_1', top.cpp:45) to 'select' operation 24 bit ('select_ln45_63', top.cpp:45) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln45', top.cpp:45) to 'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_63', top.cpp:45 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_42_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_42_55' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:45) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln45', top.cpp:45) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_1', top.cpp:45) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_2', top.cpp:45) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_3', top.cpp:45) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_4', top.cpp:45) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_5', top.cpp:45) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_6', top.cpp:45) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_7', top.cpp:45) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_8', top.cpp:45) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_9', top.cpp:45) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_10', top.cpp:45) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_11', top.cpp:45) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_12', top.cpp:45) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_13', top.cpp:45) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_14', top.cpp:45) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_15', top.cpp:45) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_16', top.cpp:45) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_17', top.cpp:45) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_18', top.cpp:45) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_19', top.cpp:45) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_20', top.cpp:45) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_21', top.cpp:45) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_22', top.cpp:45) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_23', top.cpp:45) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_24', top.cpp:45) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_25', top.cpp:45) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_26', top.cpp:45) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_27', top.cpp:45) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_28', top.cpp:45) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_29', top.cpp:45) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_30', top.cpp:45) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_31', top.cpp:45) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_32', top.cpp:45) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_33', top.cpp:45) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_34', top.cpp:45) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_35', top.cpp:45) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_36', top.cpp:45) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_37', top.cpp:45) [313]  (0.435 ns)
	'add' operation 25 bit ('add_ln45_39', top.cpp:45) [318]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln45_39', top.cpp:45) [323]  (0.000 ns)
	'select' operation 24 bit ('select_ln45_39', top.cpp:45) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_40', top.cpp:45) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_41', top.cpp:45) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_42', top.cpp:45) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_43', top.cpp:45) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_44', top.cpp:45) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_45', top.cpp:45) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_46', top.cpp:45) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_47', top.cpp:45) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_48', top.cpp:45) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_49', top.cpp:45) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_50', top.cpp:45) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_51', top.cpp:45) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_52', top.cpp:45) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_53', top.cpp:45) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_54', top.cpp:45) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_55', top.cpp:45) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_56', top.cpp:45) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_57', top.cpp:45) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_58', top.cpp:45) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_59', top.cpp:45) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_60', top.cpp:45) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_61', top.cpp:45) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln45_62', top.cpp:45) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln45_63', top.cpp:45) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln45', top.cpp:45) of variable 'select_ln45_63', top.cpp:45 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.93 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_50_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_50_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_49', top.cpp:64) to 'add' operation 25 bit ('add_ln64_59', top.cpp:64) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_18', top.cpp:64) to 'add' operation 24 bit ('add_ln64_28', top.cpp:64) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_51', top.cpp:64) to 'add' operation 24 bit ('add_ln64_62', top.cpp:64) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_49', top.cpp:64) to 'add' operation 25 bit ('add_ln64_61', top.cpp:64) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_17', top.cpp:64) to 'add' operation 24 bit ('add_ln64_30', top.cpp:64) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_7', top.cpp:64) to 'add' operation 24 bit ('add_ln64_20', top.cpp:64) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_7', top.cpp:64) to 'add' operation 25 bit ('add_ln64_23', top.cpp:64) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_18', top.cpp:64) to 'add' operation 25 bit ('add_ln64_35', top.cpp:64) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_13', top.cpp:64) to 'add' operation 25 bit ('add_ln64_31', top.cpp:64) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_41', top.cpp:64) to 'add' operation 25 bit ('add_ln64_59', top.cpp:64) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_11', top.cpp:64) to 'add' operation 25 bit ('add_ln64_31', top.cpp:64) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_6', top.cpp:64) to 'add' operation 24 bit ('add_ln64_26', top.cpp:64) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_29', top.cpp:64) to 'add' operation 25 bit ('add_ln64_51', top.cpp:64) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_25', top.cpp:64) to 'add' operation 24 bit ('add_ln64_46', top.cpp:64) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_35', top.cpp:64) to 'add' operation 25 bit ('add_ln64_59', top.cpp:64) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_8', top.cpp:64) to 'add' operation 24 bit ('add_ln64_32', top.cpp:64) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_21', top.cpp:64) to 'add' operation 24 bit ('add_ln64_46', top.cpp:64) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_13', top.cpp:64) to 'add' operation 24 bit ('add_ln64_38', top.cpp:64) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_19', top.cpp:64) to 'add' operation 24 bit ('add_ln64_46', top.cpp:64) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_34', top.cpp:64) to 'add' operation 24 bit ('add_ln64_62', top.cpp:64) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_11', top.cpp:64) to 'add' operation 25 bit ('add_ln64_41', top.cpp:64) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_17', top.cpp:64) to 'add' operation 24 bit ('add_ln64_46', top.cpp:64) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_15', top.cpp:64) to 'add' operation 24 bit ('add_ln64_46', top.cpp:64) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_16', top.cpp:64) to 'add' operation 24 bit ('add_ln64_48', top.cpp:64) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_9', top.cpp:64) to 'add' operation 24 bit ('add_ln64_42', top.cpp:64) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_25', top.cpp:64) to 'add' operation 24 bit ('add_ln64_58', top.cpp:64) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_27', top.cpp:64) to 'add' operation 24 bit ('add_ln64_62', top.cpp:64) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_9', top.cpp:64) to 'add' operation 25 bit ('add_ln64_45', top.cpp:64) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_19', top.cpp:64) to 'add' operation 25 bit ('add_ln64_57', top.cpp:64) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_11', top.cpp:64) to 'add' operation 25 bit ('add_ln64_49', top.cpp:64) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_13', top.cpp:64) to 'add' operation 25 bit ('add_ln64_53', top.cpp:64) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_17', top.cpp:64) to 'add' operation 25 bit ('add_ln64_57', top.cpp:64) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_12', top.cpp:64) to 'select' operation 24 bit ('select_ln64_53', top.cpp:64) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_7', top.cpp:64) to 'add' operation 25 bit ('add_ln64_49', top.cpp:64) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_17', top.cpp:64) to 'select' operation 24 bit ('select_ln64_59', top.cpp:64) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_8', top.cpp:64) to 'add' operation 24 bit ('add_ln64_52', top.cpp:64) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_3', top.cpp:64) to 'add' operation 25 bit ('add_ln64_49', top.cpp:64) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_11', top.cpp:64) to 'add' operation 24 bit ('add_ln64_56', top.cpp:64) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_15', top.cpp:64) to 'add' operation 25 bit ('add_ln64_63', top.cpp:64) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64', top.cpp:64) to 'add' operation 25 bit ('add_ln64_49', top.cpp:64) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_6', top.cpp:64) to 'select' operation 24 bit ('select_ln64_55', top.cpp:64) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_1', top.cpp:64) to 'add' operation 24 bit ('add_ln64_50', top.cpp:64) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_10', top.cpp:64) to 'select' operation 24 bit ('select_ln64_61', top.cpp:64) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_10', top.cpp:64) to 'add' operation 25 bit ('add_ln64_63', top.cpp:64) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln64_1', top.cpp:64) to 'add' operation 25 bit ('add_ln64_55', top.cpp:64) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_1', top.cpp:64) to 'add' operation 25 bit ('add_ln64_55', top.cpp:64) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_8', top.cpp:64) to 'select' operation 24 bit ('select_ln64_63', top.cpp:64) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64', top.cpp:64) to 'add' operation 25 bit ('add_ln64_57', top.cpp:64) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_7', top.cpp:64) to 'select' operation 24 bit ('select_ln64_63', top.cpp:64) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64_2', top.cpp:64) to 'add' operation 25 bit ('add_ln64_61', top.cpp:64) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64', top.cpp:64) to 'select' operation 24 bit ('select_ln64_59', top.cpp:64) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln64', top.cpp:64) to 'add' operation 25 bit ('add_ln64_61', top.cpp:64) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_1', top.cpp:64) to 'select' operation 24 bit ('select_ln64_61', top.cpp:64) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_1', top.cpp:64) to 'add' operation 25 bit ('add_ln64_63', top.cpp:64) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln64_1', top.cpp:64) to 'select' operation 24 bit ('select_ln64_63', top.cpp:64) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_60_7_VITIS_LOOP_61_8'
WARNING: [HLS 200-871] Estimated clock period (49.424 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [171]  (0.000 ns)
	'phi' operation 24 bit ('tmp_1931', top.cpp:64) with incoming values : ('p_load') ('tmp_193', top.cpp:64) [259]  (0.000 ns)
	'add' operation 24 bit ('add_ln64', top.cpp:64) [427]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_1', top.cpp:64) [435]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_2', top.cpp:64) [471]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_3', top.cpp:64) [479]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_4', top.cpp:64) [515]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_5', top.cpp:64) [523]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_6', top.cpp:64) [559]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_7', top.cpp:64) [567]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_8', top.cpp:64) [734]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_9', top.cpp:64) [742]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_10', top.cpp:64) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_11', top.cpp:64) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_12', top.cpp:64) [822]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_13', top.cpp:64) [830]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_14', top.cpp:64) [866]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_15', top.cpp:64) [874]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_16', top.cpp:64) [1042]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_17', top.cpp:64) [1050]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_18', top.cpp:64) [1086]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_19', top.cpp:64) [1094]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_20', top.cpp:64) [1130]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_21', top.cpp:64) [1138]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_22', top.cpp:64) [1174]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_23', top.cpp:64) [1182]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_24', top.cpp:64) [1348]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_25', top.cpp:64) [1356]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_26', top.cpp:64) [1392]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_27', top.cpp:64) [1400]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_28', top.cpp:64) [1436]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_29', top.cpp:64) [1444]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_30', top.cpp:64) [1480]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_31', top.cpp:64) [1488]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_32', top.cpp:64) [1656]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_33', top.cpp:64) [1664]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_34', top.cpp:64) [1700]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_35', top.cpp:64) [1708]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_36', top.cpp:64) [1744]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_37', top.cpp:64) [1752]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_38', top.cpp:64) [1788]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_39', top.cpp:64) [1796]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_40', top.cpp:64) [1963]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_41', top.cpp:64) [1971]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_42', top.cpp:64) [2007]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_43', top.cpp:64) [2015]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_44', top.cpp:64) [2051]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_45', top.cpp:64) [2059]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_46', top.cpp:64) [2095]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_47', top.cpp:64) [2103]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_48', top.cpp:64) [2269]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_49', top.cpp:64) [2277]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_50', top.cpp:64) [2313]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_51', top.cpp:64) [2321]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_52', top.cpp:64) [2357]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_53', top.cpp:64) [2365]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_54', top.cpp:64) [2401]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_55', top.cpp:64) [2409]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_56', top.cpp:64) [2575]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_57', top.cpp:64) [2583]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_58', top.cpp:64) [2619]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_59', top.cpp:64) [2627]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_60', top.cpp:64) [2663]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_61', top.cpp:64) [2671]  (0.435 ns)
	'add' operation 24 bit ('add_ln64_62', top.cpp:64) [2707]  (1.110 ns)
	'select' operation 24 bit ('select_ln64_63', top.cpp:64) [2715]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln64', top.cpp:64) of variable 'select_ln64_63', top.cpp:64 on local variable 'empty' [2820]  (0.000 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 62.53 seconds. CPU system time: 0.61 seconds. Elapsed time: 64.04 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_10' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_1_write_ln76', top.cpp:76) of variable 'select_ln76_19', top.cpp:76 on array 'C_25' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_10' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_3_write_ln76', top.cpp:76) of variable 'select_ln76_51', top.cpp:76 on array 'C_25' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_10' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_5_write_ln76', top.cpp:76) of variable 'select_ln76_83', top.cpp:76 on array 'C_25' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.05 seconds. CPU system time: 0.33 seconds. Elapsed time: 52.27 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_107' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_1_write_ln76', top.cpp:76) of variable 'select_ln76_147', top.cpp:76 on array 'C_26' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_107' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_3_write_ln76', top.cpp:76) of variable 'select_ln76_179', top.cpp:76 on array 'C_26' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_107' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_5_write_ln76', top.cpp:76) of variable 'select_ln76_211', top.cpp:76 on array 'C_26' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.74 seconds. CPU system time: 0.33 seconds. Elapsed time: 51.84 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_108' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_1_write_ln76', top.cpp:76) of variable 'select_ln76_146', top.cpp:76 on array 'C_27' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_108' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_3_write_ln76', top.cpp:76) of variable 'select_ln76_178', top.cpp:76 on array 'C_27' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_108' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_5_write_ln76', top.cpp:76) of variable 'select_ln76_210', top.cpp:76 on array 'C_27' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.75 seconds. CPU system time: 0.29 seconds. Elapsed time: 52.7 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_73_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_109' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_1_write_ln76', top.cpp:76) of variable 'select_ln76_19', top.cpp:76 on array 'C_28' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_109' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_3_write_ln76', top.cpp:76) of variable 'select_ln76_51', top.cpp:76 on array 'C_28' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_73_109' (loop 'VITIS_LOOP_73_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_5_write_ln76', top.cpp:76) of variable 'select_ln76_83', top.cpp:76 on array 'C_28' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_73_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.69 seconds. CPU system time: 0.46 seconds. Elapsed time: 53.12 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_11_VITIS_LOOP_82_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_11_VITIS_LOOP_82_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_24_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_24_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3' pipeline 'VITIS_LOOP_30_2_VITIS_LOOP_31_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_5' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_6' pipeline 'VITIS_LOOP_50_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_51' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_62' pipeline 'VITIS_LOOP_50_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_53' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_64' pipeline 'VITIS_LOOP_50_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_42_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_42_55' pipeline 'VITIS_LOOP_42_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_42_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_50_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_50_66' pipeline 'VITIS_LOOP_50_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_50_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Outline_VITIS_LOOP_38_4' is 5248 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_38_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8' pipeline 'VITIS_LOOP_60_7_VITIS_LOOP_61_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_10' pipeline 'VITIS_LOOP_73_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.2 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_107' pipeline 'VITIS_LOOP_73_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.71 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_108' pipeline 'VITIS_LOOP_73_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.97 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_73_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_73_109' pipeline 'VITIS_LOOP_73_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_73_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.96 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12' pipeline 'VITIS_LOOP_81_11_VITIS_LOOP_82_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 7 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.73 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.78 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.04 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.75 seconds; current allocated memory: 1.792 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 20.03 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:58; Allocated memory: 1.135 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_24_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_24_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_51.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_51
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_66.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_66
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Outline_VITIS_LOOP_38_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Outline_VITIS_LOOP_38_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_107.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_107
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_108
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_109.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_109
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_65_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_65_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_17_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_17_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_mul_24s_17s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_24s_17s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_9_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_tmp_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_col_sums_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_col_sums_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_A_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_C_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_tmp_RAM_1WNR_AUTO_1R1...
Compiling module xil_defaultlib.top_kernel_col_sums_RAM_AUTO_1R1...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Outline_VI...
Compiling module xil_defaultlib.top_kernel_sparsemux_65_5_24_1_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_17_5_24_1_1...
Compiling module xil_defaultlib.top_kernel_mul_24s_17s_41_1_1(NU...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_9_2_24_1_1(...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_kernel_A_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_kernel_A_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_store(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=26)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 18:15:06 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_A             uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_C             uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      A_rtr_imp              uvm_analysis_imp_axi_rtr_A        -     @526             
      A_wtr_imp              uvm_analysis_imp_axi_wtr_A        -     @516             
      C_rtr_imp              uvm_analysis_imp_axi_rtr_C        -     @546             
      C_wtr_imp              uvm_analysis_imp_axi_wtr_C        -     @536             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      A_cfg                  axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      C_cfg                  axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "372015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 372085 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:35 . Memory (MB): peak = 1606.934 ; gain = 0.000 ; free physical = 18776 ; free virtual = 64861
## quit
INFO: xsimkernel Simulation Memory Usage: 1069076 KB (Peak: 1069076 KB), Simulation CPU Usage: 36440 ms
INFO: [Common 17-206] Exiting xsim at Sat Feb  7 18:15:46 2026...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED!!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:29; Allocated memory: 16.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 18:16:05 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls_data.json outdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip srcdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/misc
INFO: Copied 32 verilog file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 31 vhdl file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/drivers
INFO: Import ports from HDL: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add axi4full interface m_axi_A
INFO: Add axi4full interface m_axi_C
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 18:16:27 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 18:16:51 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module top_kernel
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:top_kernel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "top_kernel"
# dict set report_options funcmodules {top_kernel_top_kernel_Pipeline_VITIS_LOOP_24_1 top_kernel_top_kernel_Pipeline_VITIS_LOOP_30_2_VITIS_LOOP_31_3 top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_5 top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_6 top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_51 top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_62 top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_53 top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_64 top_kernel_top_kernel_Pipeline_VITIS_LOOP_42_55 top_kernel_top_kernel_Pipeline_VITIS_LOOP_50_66 top_kernel_top_kernel_Outline_VITIS_LOOP_38_4 top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_7_VITIS_LOOP_61_8 top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_10 top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_107 top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_108 top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_109 top_kernel_top_kernel_Pipeline_VITIS_LOOP_81_11_VITIS_LOOP_82_12}
# dict set report_options bindmodules {top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_65_5_24_1_1 top_kernel_sparsemux_17_5_24_1_1 top_kernel_mul_24s_17s_41_1_1 top_kernel_sparsemux_9_2_24_1_1 top_kernel_A_1_RAM_AUTO_1R1W top_kernel_C_1_RAM_AUTO_1R1W top_kernel_tmp_RAM_1WNR_AUTO_1R1W top_kernel_col_sums_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_A/Reg' is being assigned into address space '/hls_inst/Data_m_axi_A' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_C/Reg' is being assigned into address space '/hls_inst/Data_m_axi_C' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2047.883 ; gain = 40.020 ; free physical = 37846 ; free virtual = 83802
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-02-07 18:17:19 EST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb  7 18:17:19 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Feb  7 18:17:19 2026] Launched synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Feb  7 18:17:19 2026] Waiting for synth_1 to finish...
