// Seed: 3022198530
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2
);
  reg   id_4;
  uwire id_5 = -1'h0 - 1;
  assign module_1.id_1 = 0;
  generate
    for (id_6 = 1'h0; id_5; id_4 = id_0) begin : LABEL_0
      assign id_5 = id_6;
    end
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    output supply0 id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  logic [1 : 1] id_6;
endmodule
