Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Oct  4 23:36:22 2018
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_interconnect_control_sets_placed.rpt
| Design       : main_interconnect
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            5 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------+----------------------------------+------------------+----------------+
|     Clock Signal    |       Enable Signal      |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+---------------------+--------------------------+----------------------------------+------------------+----------------+
|  EXT_OSC_IBUF_BUFG  | mult_inst/done_i_1_n_0   |                                  |                1 |              1 |
|  EXT_OSC_IBUF_BUFG  |                          |                                  |                3 |              6 |
|  EXT_OSC_IBUF_BUFG  | mult_inst/S_i[7]_i_2_n_0 | mult_inst/S_i[7]_i_1_n_0         |                2 |              7 |
|  EXT_OSC_IBUF_BUFG  | mult_inst/B_i            |                                  |                2 |              8 |
|  EXT_OSC_IBUF_BUFG  | mult_inst/S[7]_i_1_n_0   |                                  |                2 |              8 |
|  Freq_Divider_0/CLK |                          |                                  |                4 |             14 |
|  EXT_OSC_IBUF_BUFG  |                          | Freq_Divider_0/BUFG_inst_i_1_n_0 |                5 |             18 |
+---------------------+--------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     2 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


