Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Jun 20 19:45:08 2018
| Host         : DESKTOP-O4425SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file C:/Users/admin/Desktop/.txt
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: reset (HIGH)

sccpu/unsign_mult1/busy_reg/G
sccpu/unsign_mult1/data_sel_reg[0]/G
sccpu/unsign_mult1/data_sel_reg[1]/G
sccpu/unsign_mult1/data_sel_reg[2]/G
sccpu/unsign_mult1/data_sel_reg[3]/G
sccpu/unsign_mult1/data_sel_reg[4]/G
sccpu/unsign_mult1/data_sel_reg[5]/G

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/controler/input_data_reg[12]/C (HIGH)

sccpu/ALU/carry_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/controler/input_data_reg[13]/C (HIGH)

sccpu/ALU/carry_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/controler/input_data_reg[14]/C (HIGH)

sccpu/ALU/carry_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: sccpu/controler/input_data_reg[15]/C (HIGH)

sccpu/ALU/carry_reg/G

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/controler/input_data_reg[47]/C (HIGH)

sccpu/regfile_Z/outdata_reg[0]/G
sccpu/regfile_Z/outdata_reg[10]/G
sccpu/regfile_Z/outdata_reg[11]/G
sccpu/regfile_Z/outdata_reg[12]/G
sccpu/regfile_Z/outdata_reg[13]/G
sccpu/regfile_Z/outdata_reg[14]/G
sccpu/regfile_Z/outdata_reg[15]/G
sccpu/regfile_Z/outdata_reg[16]/G
sccpu/regfile_Z/outdata_reg[17]/G
sccpu/regfile_Z/outdata_reg[18]/G
sccpu/regfile_Z/outdata_reg[19]/G
sccpu/regfile_Z/outdata_reg[1]/G
sccpu/regfile_Z/outdata_reg[20]/G
sccpu/regfile_Z/outdata_reg[21]/G
sccpu/regfile_Z/outdata_reg[22]/G
sccpu/regfile_Z/outdata_reg[23]/G
sccpu/regfile_Z/outdata_reg[24]/G
sccpu/regfile_Z/outdata_reg[25]/G
sccpu/regfile_Z/outdata_reg[26]/G
sccpu/regfile_Z/outdata_reg[27]/G
sccpu/regfile_Z/outdata_reg[28]/G
sccpu/regfile_Z/outdata_reg[29]/G
sccpu/regfile_Z/outdata_reg[2]/G
sccpu/regfile_Z/outdata_reg[30]/G
sccpu/regfile_Z/outdata_reg[31]/G
sccpu/regfile_Z/outdata_reg[3]/G
sccpu/regfile_Z/outdata_reg[4]/G
sccpu/regfile_Z/outdata_reg[5]/G
sccpu/regfile_Z/outdata_reg[6]/G
sccpu/regfile_Z/outdata_reg[7]/G
sccpu/regfile_Z/outdata_reg[8]/G
sccpu/regfile_Z/outdata_reg[9]/G

 There are 71 register/latch pins with no clock driven by root clock pin: sccpu/controler/input_data_reg[55]/C (HIGH)

sccpu/unsign_mult1/busy_reg/G
sccpu/unsign_mult1/data_sel_reg[0]/G
sccpu/unsign_mult1/data_sel_reg[1]/G
sccpu/unsign_mult1/data_sel_reg[2]/G
sccpu/unsign_mult1/data_sel_reg[3]/G
sccpu/unsign_mult1/data_sel_reg[4]/G
sccpu/unsign_mult1/data_sel_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/controler/input_data_reg[58]/C (HIGH)

sccpu/selector_1/out_put_reg[0]/G
sccpu/selector_1/out_put_reg[10]/G
sccpu/selector_1/out_put_reg[11]/G
sccpu/selector_1/out_put_reg[12]/G
sccpu/selector_1/out_put_reg[13]/G
sccpu/selector_1/out_put_reg[14]/G
sccpu/selector_1/out_put_reg[15]/G
sccpu/selector_1/out_put_reg[16]/G
sccpu/selector_1/out_put_reg[17]/G
sccpu/selector_1/out_put_reg[18]/G
sccpu/selector_1/out_put_reg[19]/G
sccpu/selector_1/out_put_reg[1]/G
sccpu/selector_1/out_put_reg[20]/G
sccpu/selector_1/out_put_reg[21]/G
sccpu/selector_1/out_put_reg[22]/G
sccpu/selector_1/out_put_reg[23]/G
sccpu/selector_1/out_put_reg[24]/G
sccpu/selector_1/out_put_reg[25]/G
sccpu/selector_1/out_put_reg[26]/G
sccpu/selector_1/out_put_reg[27]/G
sccpu/selector_1/out_put_reg[28]/G
sccpu/selector_1/out_put_reg[29]/G
sccpu/selector_1/out_put_reg[2]/G
sccpu/selector_1/out_put_reg[30]/G
sccpu/selector_1/out_put_reg[31]/G
sccpu/selector_1/out_put_reg[3]/G
sccpu/selector_1/out_put_reg[4]/G
sccpu/selector_1/out_put_reg[5]/G
sccpu/selector_1/out_put_reg[6]/G
sccpu/selector_1/out_put_reg[7]/G
sccpu/selector_1/out_put_reg[8]/G
sccpu/selector_1/out_put_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: sccpu/controler/input_data_reg[59]/C (HIGH)

sccpu/selector_1/out_put_reg[0]/G
sccpu/selector_1/out_put_reg[10]/G
sccpu/selector_1/out_put_reg[11]/G
sccpu/selector_1/out_put_reg[12]/G
sccpu/selector_1/out_put_reg[13]/G
sccpu/selector_1/out_put_reg[14]/G
sccpu/selector_1/out_put_reg[15]/G
sccpu/selector_1/out_put_reg[16]/G
sccpu/selector_1/out_put_reg[17]/G
sccpu/selector_1/out_put_reg[18]/G
sccpu/selector_1/out_put_reg[19]/G
sccpu/selector_1/out_put_reg[1]/G
sccpu/selector_1/out_put_reg[20]/G
sccpu/selector_1/out_put_reg[21]/G
sccpu/selector_1/out_put_reg[22]/G
sccpu/selector_1/out_put_reg[23]/G
sccpu/selector_1/out_put_reg[24]/G
sccpu/selector_1/out_put_reg[25]/G
sccpu/selector_1/out_put_reg[26]/G
sccpu/selector_1/out_put_reg[27]/G
sccpu/selector_1/out_put_reg[28]/G
sccpu/selector_1/out_put_reg[29]/G
sccpu/selector_1/out_put_reg[2]/G
sccpu/selector_1/out_put_reg[30]/G
sccpu/selector_1/out_put_reg[31]/G
sccpu/selector_1/out_put_reg[3]/G
sccpu/selector_1/out_put_reg[4]/G
sccpu/selector_1/out_put_reg[5]/G
sccpu/selector_1/out_put_reg[6]/G
sccpu/selector_1/out_put_reg[7]/G
sccpu/selector_1/out_put_reg[8]/G
sccpu/selector_1/out_put_reg[9]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[0]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[16]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[17]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[18]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[19]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[1]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[20]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[21]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[22]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[24]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[25]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[26]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[27]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[28]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[29]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[2]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[30]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[31]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[3]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[4]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 6 register/latch pins with no clock driven by root clock pin: sccpu/instruction_temp/output_temp_reg[5]/C (HIGH)

sccpu/decoder/decoder_instruction_reg[0]/G
sccpu/decoder/decoder_instruction_reg[1]/G
sccpu/decoder/decoder_instruction_reg[2]/G
sccpu/decoder/decoder_instruction_reg[3]/G
sccpu/decoder/decoder_instruction_reg[4]/G
sccpu/decoder/decoder_instruction_reg[5]/G

 There are 3 register/latch pins with no clock driven by root clock pin: sccpu/seg7/cnt_reg[14]/C (HIGH)

sccpu/seg7/seg7_addr_reg[0]/C
sccpu/seg7/seg7_addr_reg[1]/C
sccpu/seg7/seg7_addr_reg[2]/C

 There are 70 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/busy_reg/G (HIGH)

sccpu/unsign_mult1/data_sel_reg[0]/G
sccpu/unsign_mult1/data_sel_reg[1]/G
sccpu/unsign_mult1/data_sel_reg[2]/G
sccpu/unsign_mult1/data_sel_reg[3]/G
sccpu/unsign_mult1/data_sel_reg[4]/G
sccpu/unsign_mult1/data_sel_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[0]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[1]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[2]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[3]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[4]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sccpu/unsign_mult1/data_sel_reg[5]/G (HIGH)

sccpu/unsign_mult1/temp_data_reg[0]/G
sccpu/unsign_mult1/temp_data_reg[10]/G
sccpu/unsign_mult1/temp_data_reg[11]/G
sccpu/unsign_mult1/temp_data_reg[12]/G
sccpu/unsign_mult1/temp_data_reg[13]/G
sccpu/unsign_mult1/temp_data_reg[14]/G
sccpu/unsign_mult1/temp_data_reg[15]/G
sccpu/unsign_mult1/temp_data_reg[16]/G
sccpu/unsign_mult1/temp_data_reg[17]/G
sccpu/unsign_mult1/temp_data_reg[18]/G
sccpu/unsign_mult1/temp_data_reg[19]/G
sccpu/unsign_mult1/temp_data_reg[1]/G
sccpu/unsign_mult1/temp_data_reg[20]/G
sccpu/unsign_mult1/temp_data_reg[21]/G
sccpu/unsign_mult1/temp_data_reg[22]/G
sccpu/unsign_mult1/temp_data_reg[23]/G
sccpu/unsign_mult1/temp_data_reg[24]/G
sccpu/unsign_mult1/temp_data_reg[25]/G
sccpu/unsign_mult1/temp_data_reg[26]/G
sccpu/unsign_mult1/temp_data_reg[27]/G
sccpu/unsign_mult1/temp_data_reg[28]/G
sccpu/unsign_mult1/temp_data_reg[29]/G
sccpu/unsign_mult1/temp_data_reg[2]/G
sccpu/unsign_mult1/temp_data_reg[30]/G
sccpu/unsign_mult1/temp_data_reg[31]/G
sccpu/unsign_mult1/temp_data_reg[32]/G
sccpu/unsign_mult1/temp_data_reg[33]/G
sccpu/unsign_mult1/temp_data_reg[34]/G
sccpu/unsign_mult1/temp_data_reg[35]/G
sccpu/unsign_mult1/temp_data_reg[36]/G
sccpu/unsign_mult1/temp_data_reg[37]/G
sccpu/unsign_mult1/temp_data_reg[38]/G
sccpu/unsign_mult1/temp_data_reg[39]/G
sccpu/unsign_mult1/temp_data_reg[3]/G
sccpu/unsign_mult1/temp_data_reg[40]/G
sccpu/unsign_mult1/temp_data_reg[41]/G
sccpu/unsign_mult1/temp_data_reg[42]/G
sccpu/unsign_mult1/temp_data_reg[43]/G
sccpu/unsign_mult1/temp_data_reg[44]/G
sccpu/unsign_mult1/temp_data_reg[45]/G
sccpu/unsign_mult1/temp_data_reg[46]/G
sccpu/unsign_mult1/temp_data_reg[47]/G
sccpu/unsign_mult1/temp_data_reg[48]/G
sccpu/unsign_mult1/temp_data_reg[49]/G
sccpu/unsign_mult1/temp_data_reg[4]/G
sccpu/unsign_mult1/temp_data_reg[50]/G
sccpu/unsign_mult1/temp_data_reg[51]/G
sccpu/unsign_mult1/temp_data_reg[52]/G
sccpu/unsign_mult1/temp_data_reg[53]/G
sccpu/unsign_mult1/temp_data_reg[54]/G
sccpu/unsign_mult1/temp_data_reg[55]/G
sccpu/unsign_mult1/temp_data_reg[56]/G
sccpu/unsign_mult1/temp_data_reg[57]/G
sccpu/unsign_mult1/temp_data_reg[58]/G
sccpu/unsign_mult1/temp_data_reg[59]/G
sccpu/unsign_mult1/temp_data_reg[5]/G
sccpu/unsign_mult1/temp_data_reg[60]/G
sccpu/unsign_mult1/temp_data_reg[61]/G
sccpu/unsign_mult1/temp_data_reg[62]/G
sccpu/unsign_mult1/temp_data_reg[63]/G
sccpu/unsign_mult1/temp_data_reg[6]/G
sccpu/unsign_mult1/temp_data_reg[7]/G
sccpu/unsign_mult1/temp_data_reg[8]/G
sccpu/unsign_mult1/temp_data_reg[9]/G


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

sccpu/ALU/carry_reg/D
sccpu/decoder/decoder_instruction_reg[0]/D
sccpu/decoder/decoder_instruction_reg[1]/D
sccpu/decoder/decoder_instruction_reg[2]/D
sccpu/decoder/decoder_instruction_reg[3]/D
sccpu/decoder/decoder_instruction_reg[4]/D
sccpu/decoder/decoder_instruction_reg[5]/D
sccpu/regfile_Z/outdata_reg[0]/D
sccpu/regfile_Z/outdata_reg[10]/D
sccpu/regfile_Z/outdata_reg[11]/D
sccpu/regfile_Z/outdata_reg[12]/D
sccpu/regfile_Z/outdata_reg[13]/D
sccpu/regfile_Z/outdata_reg[14]/D
sccpu/regfile_Z/outdata_reg[15]/D
sccpu/regfile_Z/outdata_reg[16]/D
sccpu/regfile_Z/outdata_reg[17]/D
sccpu/regfile_Z/outdata_reg[18]/D
sccpu/regfile_Z/outdata_reg[19]/D
sccpu/regfile_Z/outdata_reg[1]/D
sccpu/regfile_Z/outdata_reg[20]/D
sccpu/regfile_Z/outdata_reg[21]/D
sccpu/regfile_Z/outdata_reg[22]/D
sccpu/regfile_Z/outdata_reg[23]/D
sccpu/regfile_Z/outdata_reg[24]/D
sccpu/regfile_Z/outdata_reg[25]/D
sccpu/regfile_Z/outdata_reg[26]/D
sccpu/regfile_Z/outdata_reg[27]/D
sccpu/regfile_Z/outdata_reg[28]/D
sccpu/regfile_Z/outdata_reg[29]/D
sccpu/regfile_Z/outdata_reg[2]/D
sccpu/regfile_Z/outdata_reg[30]/D
sccpu/regfile_Z/outdata_reg[31]/D
sccpu/regfile_Z/outdata_reg[3]/D
sccpu/regfile_Z/outdata_reg[4]/D
sccpu/regfile_Z/outdata_reg[5]/D
sccpu/regfile_Z/outdata_reg[6]/D
sccpu/regfile_Z/outdata_reg[7]/D
sccpu/regfile_Z/outdata_reg[8]/D
sccpu/regfile_Z/outdata_reg[9]/D
sccpu/seg7/seg7_addr_reg[0]/CLR
sccpu/seg7/seg7_addr_reg[0]/D
sccpu/seg7/seg7_addr_reg[1]/CLR
sccpu/seg7/seg7_addr_reg[1]/D
sccpu/seg7/seg7_addr_reg[2]/CLR
sccpu/seg7/seg7_addr_reg[2]/D
sccpu/selector_1/out_put_reg[0]/D
sccpu/selector_1/out_put_reg[10]/D
sccpu/selector_1/out_put_reg[11]/D
sccpu/selector_1/out_put_reg[12]/D
sccpu/selector_1/out_put_reg[13]/D
sccpu/selector_1/out_put_reg[14]/D
sccpu/selector_1/out_put_reg[15]/D
sccpu/selector_1/out_put_reg[16]/D
sccpu/selector_1/out_put_reg[17]/D
sccpu/selector_1/out_put_reg[18]/D
sccpu/selector_1/out_put_reg[19]/D
sccpu/selector_1/out_put_reg[1]/D
sccpu/selector_1/out_put_reg[20]/D
sccpu/selector_1/out_put_reg[21]/D
sccpu/selector_1/out_put_reg[22]/D
sccpu/selector_1/out_put_reg[23]/D
sccpu/selector_1/out_put_reg[24]/D
sccpu/selector_1/out_put_reg[25]/D
sccpu/selector_1/out_put_reg[26]/D
sccpu/selector_1/out_put_reg[27]/D
sccpu/selector_1/out_put_reg[28]/D
sccpu/selector_1/out_put_reg[29]/D
sccpu/selector_1/out_put_reg[2]/D
sccpu/selector_1/out_put_reg[30]/D
sccpu/selector_1/out_put_reg[31]/D
sccpu/selector_1/out_put_reg[3]/D
sccpu/selector_1/out_put_reg[4]/D
sccpu/selector_1/out_put_reg[5]/D
sccpu/selector_1/out_put_reg[6]/D
sccpu/selector_1/out_put_reg[7]/D
sccpu/selector_1/out_put_reg[8]/D
sccpu/selector_1/out_put_reg[9]/D
sccpu/unsign_mult1/busy_reg/D
sccpu/unsign_mult1/data_sel_reg[0]/D
sccpu/unsign_mult1/data_sel_reg[1]/D
sccpu/unsign_mult1/data_sel_reg[2]/D
sccpu/unsign_mult1/data_sel_reg[3]/D
sccpu/unsign_mult1/data_sel_reg[4]/D
sccpu/unsign_mult1/data_sel_reg[5]/D
sccpu/unsign_mult1/temp_data_reg[0]/CLR
sccpu/unsign_mult1/temp_data_reg[0]/D
sccpu/unsign_mult1/temp_data_reg[10]/CLR
sccpu/unsign_mult1/temp_data_reg[10]/D
sccpu/unsign_mult1/temp_data_reg[11]/CLR
sccpu/unsign_mult1/temp_data_reg[11]/D
sccpu/unsign_mult1/temp_data_reg[12]/CLR
sccpu/unsign_mult1/temp_data_reg[12]/D
sccpu/unsign_mult1/temp_data_reg[13]/CLR
sccpu/unsign_mult1/temp_data_reg[13]/D
sccpu/unsign_mult1/temp_data_reg[14]/CLR
sccpu/unsign_mult1/temp_data_reg[14]/D
sccpu/unsign_mult1/temp_data_reg[15]/CLR
sccpu/unsign_mult1/temp_data_reg[15]/D
sccpu/unsign_mult1/temp_data_reg[16]/CLR
sccpu/unsign_mult1/temp_data_reg[16]/D
sccpu/unsign_mult1/temp_data_reg[17]/CLR
sccpu/unsign_mult1/temp_data_reg[17]/D
sccpu/unsign_mult1/temp_data_reg[18]/CLR
sccpu/unsign_mult1/temp_data_reg[18]/D
sccpu/unsign_mult1/temp_data_reg[19]/CLR
sccpu/unsign_mult1/temp_data_reg[19]/D
sccpu/unsign_mult1/temp_data_reg[1]/CLR
sccpu/unsign_mult1/temp_data_reg[1]/D
sccpu/unsign_mult1/temp_data_reg[20]/CLR
sccpu/unsign_mult1/temp_data_reg[20]/D
sccpu/unsign_mult1/temp_data_reg[21]/CLR
sccpu/unsign_mult1/temp_data_reg[21]/D
sccpu/unsign_mult1/temp_data_reg[22]/CLR
sccpu/unsign_mult1/temp_data_reg[22]/D
sccpu/unsign_mult1/temp_data_reg[23]/CLR
sccpu/unsign_mult1/temp_data_reg[23]/D
sccpu/unsign_mult1/temp_data_reg[24]/CLR
sccpu/unsign_mult1/temp_data_reg[24]/D
sccpu/unsign_mult1/temp_data_reg[25]/CLR
sccpu/unsign_mult1/temp_data_reg[25]/D
sccpu/unsign_mult1/temp_data_reg[26]/CLR
sccpu/unsign_mult1/temp_data_reg[26]/D
sccpu/unsign_mult1/temp_data_reg[27]/CLR
sccpu/unsign_mult1/temp_data_reg[27]/D
sccpu/unsign_mult1/temp_data_reg[28]/CLR
sccpu/unsign_mult1/temp_data_reg[28]/D
sccpu/unsign_mult1/temp_data_reg[29]/CLR
sccpu/unsign_mult1/temp_data_reg[29]/D
sccpu/unsign_mult1/temp_data_reg[2]/CLR
sccpu/unsign_mult1/temp_data_reg[2]/D
sccpu/unsign_mult1/temp_data_reg[30]/CLR
sccpu/unsign_mult1/temp_data_reg[30]/D
sccpu/unsign_mult1/temp_data_reg[31]/CLR
sccpu/unsign_mult1/temp_data_reg[31]/D
sccpu/unsign_mult1/temp_data_reg[32]/CLR
sccpu/unsign_mult1/temp_data_reg[32]/D
sccpu/unsign_mult1/temp_data_reg[33]/CLR
sccpu/unsign_mult1/temp_data_reg[33]/D
sccpu/unsign_mult1/temp_data_reg[34]/CLR
sccpu/unsign_mult1/temp_data_reg[34]/D
sccpu/unsign_mult1/temp_data_reg[35]/CLR
sccpu/unsign_mult1/temp_data_reg[35]/D
sccpu/unsign_mult1/temp_data_reg[36]/CLR
sccpu/unsign_mult1/temp_data_reg[36]/D
sccpu/unsign_mult1/temp_data_reg[37]/CLR
sccpu/unsign_mult1/temp_data_reg[37]/D
sccpu/unsign_mult1/temp_data_reg[38]/CLR
sccpu/unsign_mult1/temp_data_reg[38]/D
sccpu/unsign_mult1/temp_data_reg[39]/CLR
sccpu/unsign_mult1/temp_data_reg[39]/D
sccpu/unsign_mult1/temp_data_reg[3]/CLR
sccpu/unsign_mult1/temp_data_reg[3]/D
sccpu/unsign_mult1/temp_data_reg[40]/CLR
sccpu/unsign_mult1/temp_data_reg[40]/D
sccpu/unsign_mult1/temp_data_reg[41]/CLR
sccpu/unsign_mult1/temp_data_reg[41]/D
sccpu/unsign_mult1/temp_data_reg[42]/CLR
sccpu/unsign_mult1/temp_data_reg[42]/D
sccpu/unsign_mult1/temp_data_reg[43]/CLR
sccpu/unsign_mult1/temp_data_reg[43]/D
sccpu/unsign_mult1/temp_data_reg[44]/CLR
sccpu/unsign_mult1/temp_data_reg[44]/D
sccpu/unsign_mult1/temp_data_reg[45]/CLR
sccpu/unsign_mult1/temp_data_reg[45]/D
sccpu/unsign_mult1/temp_data_reg[46]/CLR
sccpu/unsign_mult1/temp_data_reg[46]/D
sccpu/unsign_mult1/temp_data_reg[47]/CLR
sccpu/unsign_mult1/temp_data_reg[47]/D
sccpu/unsign_mult1/temp_data_reg[48]/CLR
sccpu/unsign_mult1/temp_data_reg[48]/D
sccpu/unsign_mult1/temp_data_reg[49]/CLR
sccpu/unsign_mult1/temp_data_reg[49]/D
sccpu/unsign_mult1/temp_data_reg[4]/CLR
sccpu/unsign_mult1/temp_data_reg[4]/D
sccpu/unsign_mult1/temp_data_reg[50]/CLR
sccpu/unsign_mult1/temp_data_reg[50]/D
sccpu/unsign_mult1/temp_data_reg[51]/CLR
sccpu/unsign_mult1/temp_data_reg[51]/D
sccpu/unsign_mult1/temp_data_reg[52]/CLR
sccpu/unsign_mult1/temp_data_reg[52]/D
sccpu/unsign_mult1/temp_data_reg[53]/CLR
sccpu/unsign_mult1/temp_data_reg[53]/D
sccpu/unsign_mult1/temp_data_reg[54]/CLR
sccpu/unsign_mult1/temp_data_reg[54]/D
sccpu/unsign_mult1/temp_data_reg[55]/CLR
sccpu/unsign_mult1/temp_data_reg[55]/D
sccpu/unsign_mult1/temp_data_reg[56]/CLR
sccpu/unsign_mult1/temp_data_reg[56]/D
sccpu/unsign_mult1/temp_data_reg[57]/CLR
sccpu/unsign_mult1/temp_data_reg[57]/D
sccpu/unsign_mult1/temp_data_reg[58]/CLR
sccpu/unsign_mult1/temp_data_reg[58]/D
sccpu/unsign_mult1/temp_data_reg[59]/CLR
sccpu/unsign_mult1/temp_data_reg[59]/D
sccpu/unsign_mult1/temp_data_reg[5]/CLR
sccpu/unsign_mult1/temp_data_reg[5]/D
sccpu/unsign_mult1/temp_data_reg[60]/CLR
sccpu/unsign_mult1/temp_data_reg[60]/D
sccpu/unsign_mult1/temp_data_reg[61]/CLR
sccpu/unsign_mult1/temp_data_reg[61]/D
sccpu/unsign_mult1/temp_data_reg[62]/CLR
sccpu/unsign_mult1/temp_data_reg[62]/D
sccpu/unsign_mult1/temp_data_reg[63]/CLR
sccpu/unsign_mult1/temp_data_reg[63]/D
sccpu/unsign_mult1/temp_data_reg[6]/CLR
sccpu/unsign_mult1/temp_data_reg[6]/D
sccpu/unsign_mult1/temp_data_reg[7]/CLR
sccpu/unsign_mult1/temp_data_reg[7]/D
sccpu/unsign_mult1/temp_data_reg[8]/CLR
sccpu/unsign_mult1/temp_data_reg[8]/D
sccpu/unsign_mult1/temp_data_reg[9]/CLR
sccpu/unsign_mult1/temp_data_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)

sccpu/unsign_mult1/busy_reg/D
sccpu/unsign_mult1/data_sel_reg[0]/D
sccpu/unsign_mult1/data_sel_reg[1]/D
sccpu/unsign_mult1/data_sel_reg[2]/D
sccpu/unsign_mult1/data_sel_reg[3]/D
sccpu/unsign_mult1/data_sel_reg[4]/D
sccpu/unsign_mult1/data_sel_reg[5]/D



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.329    -5881.433                   1720                23006        0.113        0.000                      0                23006        3.000        0.000                       0                  3734  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.333}      16.667          60.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -5.001     -230.780                     75                21680        0.113        0.000                      0                21680        7.083        0.000                       0                  3730  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_in                   -0.575       -3.258                      6                    6        0.361        0.000                      0                    6  
clk_in              clk_out1_clk_wiz_0       -5.329    -1987.840                    619                  619        1.153        0.000                      0                  619  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_in              clk_out1_clk_wiz_0       -3.624    -3742.397                   1040                 1040        1.293        0.000                      0                 1040  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_in                                  
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           75  Failing Endpoints,  Worst Slack       -5.001ns,  Total Violation     -230.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  sccpu/controler/input_data[32]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[32]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[28]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  sccpu/controler/input_data[32]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[32]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[29]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[29]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  sccpu/controler/input_data[32]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[32]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[30]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[30]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  sccpu/controler/input_data[32]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[32]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[31]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[31]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[32]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    18.632 r  sccpu/controler/input_data[32]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[32]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[32]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[32]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.632 r  sccpu/controler/input_data[37]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[37]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[33]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[33]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.632 r  sccpu/controler/input_data[37]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[37]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[34]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[34]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.632 r  sccpu/controler/input_data[37]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[37]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[35]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[35]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.632 r  sccpu/controler/input_data[37]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[37]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[36]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[36]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    

Slack (VIOLATED) :        -5.001ns  (required time - arrival time)
  Source:                 sccpu/cpu_ref/array_reg_reg[23][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/controler/input_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        12.498ns  (logic 4.075ns (32.605%)  route 8.423ns (67.395%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 14.429 - 16.667 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 6.771 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][1]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][1]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_209/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_209/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_209_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_79/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_79/O
                         net (fo=1, unplaced)         0.735     9.505    sccpu/cpu_ref/temp_data0__1_i_79_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_16/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.803 r  sccpu/cpu_ref/temp_data0__1_i_16/O
                         net (fo=16, unplaced)        0.503    10.306    sccpu/controler/reg_temp_CPU[33]_16[1]
                                                                      r  sccpu/controler/outdata_reg[1]_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    10.430 r  sccpu/controler/outdata_reg[1]_i_7/O
                         net (fo=1, unplaced)         0.449    10.879    sccpu/controler/outdata_reg[1]_i_7_n_2
                                                                      r  sccpu/controler/outdata_reg[1]_i_4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  sccpu/controler/outdata_reg[1]_i_4/O
                         net (fo=27, unplaced)        0.516    11.519    sccpu/controler/reg_temp_CPU[20]_0[1]
                                                                      r  sccpu/controler/outdata_reg[3]_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.643 r  sccpu/controler/outdata_reg[3]_i_13/O
                         net (fo=1, unplaced)         0.000    11.643    sccpu/controler/outdata_reg[3]_i_13_n_2
                                                                      r  sccpu/controler/outdata_reg[3]_i_3/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.176 r  sccpu/controler/outdata_reg[3]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.176    sccpu/controler/outdata_reg[3]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[7]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.293 r  sccpu/controler/outdata_reg[7]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.293    sccpu/controler/outdata_reg[7]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[11]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.410 r  sccpu/controler/outdata_reg[11]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.410    sccpu/controler/outdata_reg[11]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.527 r  sccpu/controler/outdata_reg[15]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.527    sccpu/controler/outdata_reg[15]_i_3_n_2
                                                                      r  sccpu/controler/outdata_reg[19]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.858 f  sccpu/controler/outdata_reg[19]_i_3/O[3]
                         net (fo=2, unplaced)         0.611    13.469    sccpu/controler/outdata_reg[19]_i_3_n_6
                                                                      f  sccpu/controler/regfile_temp[15]_i_88/I1
                         LUT4 (Prop_lut4_I1_O)        0.307    13.776 f  sccpu/controler/regfile_temp[15]_i_88/O
                         net (fo=1, unplaced)         0.449    14.225    sccpu/controler/regfile_temp[15]_i_88_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_62/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    14.349 f  sccpu/controler/regfile_temp[15]_i_62/O
                         net (fo=1, unplaced)         0.964    15.313    sccpu/controler/regfile_temp[15]_i_62_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_40/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.437 f  sccpu/controler/regfile_temp[15]_i_40/O
                         net (fo=1, unplaced)         0.419    15.856    sccpu/controler/regfile_temp[15]_i_40_n_2
                                                                      f  sccpu/controler/regfile_temp[15]_i_30/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.980 r  sccpu/controler/regfile_temp[15]_i_30/O
                         net (fo=5, unplaced)         0.477    16.457    sccpu/controler/regfile_temp[15]_i_30_n_2
                                                                      r  sccpu/controler/regfile_temp[15]_i_39/I4
                         LUT5 (Prop_lut5_I4_O)        0.116    16.573 r  sccpu/controler/regfile_temp[15]_i_39/O
                         net (fo=3, unplaced)         0.467    17.040    sccpu/decoder/input_data_reg[13]_0
                                                                      r  sccpu/decoder/input_data[37]_i_11/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  sccpu/decoder/input_data[37]_i_11/O
                         net (fo=5, unplaced)         0.760    17.924    sccpu/decoder/input_data[37]_i_11_n_2
                                                                      f  sccpu/decoder/input_data[37]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.048 r  sccpu/decoder/input_data[37]_i_7/O
                         net (fo=2, unplaced)         0.460    18.508    sccpu/controler/regfile_temp_reg[12]_6
                                                                      r  sccpu/controler/input_data[37]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    18.632 r  sccpu/controler/input_data[37]_i_1/O
                         net (fo=5, unplaced)         0.637    19.269    sccpu/controler/input_data[37]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    18.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    13.136 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    13.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    13.990 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    14.429    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[37]/C
                         clock pessimism              0.531    14.959    
                         clock uncertainty           -0.135    14.825    
                         FDRE (Setup_fdre_C_R)       -0.557    14.268    sccpu/controler/input_data_reg[37]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.269    
  -------------------------------------------------------------------
                         slack                                 -5.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sccpu/seg7/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/seg7/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.257ns (69.272%)  route 0.114ns (30.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -0.788 r  sccpu/seg7/cnt_reg[14]/Q
                         net (fo=4, unplaced)         0.114    -0.674    sccpu/seg7/seg7_clk
                                                                      r  sccpu/seg7/cnt_reg[12]_i_1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.564 r  sccpu/seg7/cnt_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.564    sccpu/seg7/cnt_reg[12]_i_1_n_7
                         FDCE                                         r  sccpu/seg7/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[14]/C
                         clock pessimism              0.280    -0.790    
                         FDCE (Hold_fdce_C_D)         0.113    -0.677    sccpu/seg7/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[64]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[0]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[0]
                                                                      r  sccpu/regfile_CP0/data_out[64]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[64]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[64]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[64]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[64]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[65]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[1]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[1]
                                                                      r  sccpu/regfile_CP0/data_out[65]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[65]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[65]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[65]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[65]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[66]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[2]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[2]
                                                                      r  sccpu/regfile_CP0/data_out[66]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[66]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[66]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[66]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[66]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[67]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[3]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[3]
                                                                      r  sccpu/regfile_CP0/data_out[67]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[67]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[67]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[67]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[68]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[4]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[4]
                                                                      r  sccpu/regfile_CP0/data_out[68]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[68]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[68]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[68]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[69]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[5]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[5]
                                                                      r  sccpu/regfile_CP0/data_out[69]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[69]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[69]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[69]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[70]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[6]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[6]
                                                                      r  sccpu/regfile_CP0/data_out[70]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[70]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[70]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[70]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[70]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[71]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[7]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[7]
                                                                      r  sccpu/regfile_CP0/data_out[71]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[71]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[71]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[71]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[71]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sccpu/regfile_CP0/reg_cau_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/regfile_CP0/data_out_reg[72]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@8.333ns - clk_out1_clk_wiz_0 fall@8.333ns)
  Data Path Delay:        0.381ns  (logic 0.250ns (65.601%)  route 0.131ns (34.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 7.263 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.935ns = ( 7.398 - 8.333 ) 
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     8.583 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     8.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777     6.919 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338     7.258    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026     7.284 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114     7.398    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.152     7.550 r  sccpu/regfile_CP0/reg_cau_reg[8]/Q
                         net (fo=1, unplaced)         0.131     7.681    sccpu/regfile_CP0/reg_cau[8]
                                                                      r  sccpu/regfile_CP0/data_out[72]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     7.779 r  sccpu/regfile_CP0/data_out[72]_i_1/O
                         net (fo=1, unplaced)         0.000     7.779    sccpu/regfile_CP0/data_out[72]_i_1_n_2
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     8.771 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     9.030    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411     6.619 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356     6.975    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     7.004 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259     7.263    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/data_out_reg[72]/C  (IS_INVERTED)
                         clock pessimism              0.280     7.543    
                         FDRE (Hold_fdre_C_D)         0.106     7.649    sccpu/regfile_CP0/data_out_reg[72]
  -------------------------------------------------------------------
                         required time                         -7.649    
                         arrival time                           7.779    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511               sccpu/CLK_DIVIDER/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418               sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667               sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693              sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_17_17/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_17_17/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_17_17/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_17_17/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.333       7.083                sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               sccpu/CLK_DIVIDER/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_in

Setup :            6  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation       -3.258ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        5.033ns  (logic 4.230ns (84.045%)  route 0.803ns (15.955%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    T10                                                               r  o_seg_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         3.752    20.137 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.137    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.137    
  -------------------------------------------------------------------
                         slack                                 -0.575    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        5.017ns  (logic 4.214ns (83.993%)  route 0.803ns (16.007%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    T11                                                               r  o_seg_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         3.736    20.121 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.121    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.121    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.553ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        5.011ns  (logic 4.208ns (83.977%)  route 0.803ns (16.023%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    R10                                                               r  o_seg_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         3.730    20.116 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.116    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 -0.553    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        5.006ns  (logic 4.203ns (83.960%)  route 0.803ns (16.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    K13                                                               r  o_seg_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         3.725    20.111 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.111    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.111    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.531ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        4.990ns  (logic 4.187ns (83.906%)  route 0.803ns (16.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    P15                                                               r  o_seg_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         3.709    20.094 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.094    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.094    
  -------------------------------------------------------------------
                         slack                                 -0.531    

Slack (VIOLATED) :        -0.491ns  (required time - arrival time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Max at Slow Process Corner
  Requirement:            3.333ns  (clk_in rise@20.000ns - clk_out1_clk_wiz_0 rise@16.667ns)
  Data Path Delay:        4.949ns  (logic 4.146ns (83.775%)  route 0.803ns (16.225%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.562ns = ( 15.104 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482    18.148 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    18.732    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    13.621 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    14.424    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    14.520 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584    15.104    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.478    15.582 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.803    16.385    o_seg_OBUF[0]
    K16                                                               r  o_seg_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         3.668    20.054 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.054    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.437    19.563    
                         output delay                -0.000    19.563    
  -------------------------------------------------------------------
                         required time                         19.563    
                         arrival time                         -20.054    
  -------------------------------------------------------------------
                         slack                                 -0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[2]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 1.395ns (80.477%)  route 0.338ns (19.523%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    K16                                                               r  o_seg_OBUF[2]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.248     0.798 r  o_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.798    o_seg[2]
    K16                                                               r  o_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[4]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 1.435ns (80.918%)  route 0.338ns (19.082%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    P15                                                               r  o_seg_OBUF[4]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         1.288     0.838 r  o_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     0.838    o_seg[4]
    P15                                                               r  o_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[3]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 1.452ns (81.095%)  route 0.338ns (18.905%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    K13                                                               r  o_seg_OBUF[3]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         1.305     0.855 r  o_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.855    o_seg[3]
    K13                                                               r  o_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[1]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 1.457ns (81.149%)  route 0.338ns (18.851%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    R10                                                               r  o_seg_OBUF[1]_inst/I
    R10                  OBUF (Prop_obuf_I_O)         1.310     0.860 r  o_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.860    o_seg[1]
    R10                                                               r  o_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[5]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 1.462ns (81.203%)  route 0.338ns (18.797%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    T11                                                               r  o_seg_OBUF[5]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         1.315     0.865 r  o_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     0.865    o_seg[5]
    T11                                                               r  o_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 sccpu/seg7/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            o_seg[0]
                            (output port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 1.478ns (81.371%)  route 0.338ns (18.629%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.114    -0.935    sccpu/seg7/clk_out1
                         FDPE                                         r  sccpu/seg7/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147    -0.788 r  sccpu/seg7/o_seg_r_reg[5]/Q
                         net (fo=6, unplaced)         0.338    -0.450    o_seg_OBUF[0]
    T10                                                               r  o_seg_OBUF[0]_inst/I
    T10                  OBUF (Prop_obuf_I_O)         1.331     0.882 r  o_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.882    o_seg[0]
    T10                                                               r  o_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.437     0.437    
                         output delay                -0.000     0.437    
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_out1_clk_wiz_0

Setup :          619  Failing Endpoints,  Worst Slack       -5.329ns,  Total Violation    -1987.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        4.121ns  (logic 1.839ns (44.631%)  route 2.282ns (55.369%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.521    43.499    sccpu/controler/reg_cau_reg[31]
                                                                      r  sccpu/controler/reg_cau[5]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    43.623 r  sccpu/controler/reg_cau[5]_i_1/O
                         net (fo=4, unplaced)         0.498    44.121    sccpu/regfile_CP0/E[0]
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[2]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -44.121    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        4.121ns  (logic 1.839ns (44.631%)  route 2.282ns (55.369%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.521    43.499    sccpu/controler/reg_cau_reg[31]
                                                                      r  sccpu/controler/reg_cau[5]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    43.623 r  sccpu/controler/reg_cau[5]_i_1/O
                         net (fo=4, unplaced)         0.498    44.121    sccpu/regfile_CP0/E[0]
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[3]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -44.121    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        4.121ns  (logic 1.839ns (44.631%)  route 2.282ns (55.369%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.521    43.499    sccpu/controler/reg_cau_reg[31]
                                                                      r  sccpu/controler/reg_cau[5]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    43.623 r  sccpu/controler/reg_cau[5]_i_1/O
                         net (fo=4, unplaced)         0.498    44.121    sccpu/regfile_CP0/E[0]
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[4]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -44.121    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        4.121ns  (logic 1.839ns (44.631%)  route 2.282ns (55.369%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.521    43.499    sccpu/controler/reg_cau_reg[31]
                                                                      r  sccpu/controler/reg_cau[5]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    43.623 r  sccpu/controler/reg_cau[5]_i_1/O
                         net (fo=4, unplaced)         0.498    44.121    sccpu/regfile_CP0/E[0]
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[5]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -44.121    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[0]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[10]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[11]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[12]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[13]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[13]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/regfile_CP0/reg_cau_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        3.524ns  (logic 1.715ns (48.673%)  route 1.809ns (51.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/instruction_temp/reset_IBUF
                                                                      f  sccpu/instruction_temp/reg_cau[31]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    42.394 r  sccpu/instruction_temp/reg_cau[31]_i_2/O
                         net (fo=2, unplaced)         0.460    42.854    sccpu/controler/output_temp_reg[28]_16
                                                                      r  sccpu/controler/reg_cau[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    42.978 r  sccpu/controler/reg_cau[31]_i_1/O
                         net (fo=33, unplaced)        0.546    43.524    sccpu/regfile_CP0/input_data_reg[4]_4
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/regfile_CP0/clk_out1
                         FDRE                                         r  sccpu/regfile_CP0/reg_cau_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDRE (Setup_fdre_C_CE)      -0.199    38.792    sccpu/regfile_CP0/reg_cau_reg[14]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 -4.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                                                                      r  sccpu/controler/input_data[51]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  sccpu/controler/input_data[51]_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/controler/input_data[51]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[51]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/controler/input_data_reg[51]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                                                                      r  sccpu/controler/input_data[54]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.619 r  sccpu/controler/input_data[54]_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/controler/input_data[54]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[54]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/controler/input_data_reg[54]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                                                                      f  sccpu/controler/input_data[55]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  sccpu/controler/input_data[55]_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/controler/input_data[55]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/controler/input_data_reg[55]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                                                                      f  sccpu/controler/input_data[56]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.619 r  sccpu/controler/input_data[56]_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/controler/input_data[56]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[56]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/controler/input_data_reg[56]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                                                                      r  sccpu/controler/input_data[66]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.619 r  sccpu/controler/input_data[66]_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/controler/input_data[66]_i_1_n_2
                         FDRE                                         r  sccpu/controler/input_data_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[66]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/controler/input_data_reg[66]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/sign/para_nal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/cpu_ref/reset_IBUF
                                                                      r  sccpu/cpu_ref/para_nal_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.619 r  sccpu/cpu_ref/para_nal_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/sign/input_data_reg[57]
                         FDRE                                         r  sccpu/sign/para_nal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/sign/clk_out1
                         FDRE                                         r  sccpu/sign/para_nal_reg/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/sign/para_nal_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/sign_mul/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/sign_mul/reset_IBUF
                                                                      r  sccpu/sign_mul/busy_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.619 r  sccpu/sign_mul/busy_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/sign_mul/busy_i_1_n_2
                         FDRE                                         r  sccpu/sign_mul/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/sign_mul/clk_out1
                         FDRE                                         r  sccpu/sign_mul/busy_reg/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/sign_mul/busy_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/sign_mul/enble_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.280ns (45.308%)  route 0.338ns (54.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/sign_mul/reset_IBUF
                                                                      r  sccpu/sign_mul/enble_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.619 r  sccpu/sign_mul/enble_i_1/O
                         net (fo=1, unplaced)         0.000     0.619    sccpu/sign_mul/enble_i_1_n_2
                         FDRE                                         r  sccpu/sign_mul/enble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/sign_mul/clk_out1
                         FDRE                                         r  sccpu/sign_mul/enble_reg/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_D)         0.099    -0.534    sccpu/sign_mul/enble_reg
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                         FDSE                                         r  sccpu/controler/input_data_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDSE                                         r  sccpu/controler/input_data_reg[10]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDSE (Hold_fdse_C_S)        -0.010    -0.643    sccpu/controler/input_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/controler/input_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               r  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/controler/reset_IBUF
                         FDRE                                         r  sccpu/controler/input_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[12]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDRE (Hold_fdre_C_R)        -0.010    -0.643    sccpu/controler/input_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_in
  To Clock:  clk_out1_clk_wiz_0

Setup :         1040  Failing Endpoints,  Worst Slack       -3.624ns,  Total Violation    -3742.397ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][11]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][12]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][14]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][16]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 fall@41.667ns - clk_in rise@40.000ns)
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 39.429 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 40.000 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)    40.000    40.000 r  
                         input delay                  0.000    40.000    
    M17                                               0.000    40.000 f  reset (IN)
                         net (fo=0)                   0.000    40.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467    41.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803    42.270    sccpu/cpu_ref/reset_IBUF
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    E3                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    43.078 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    43.517    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    38.136 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    38.899    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    38.990 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    39.429    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C  (IS_INVERTED)
                         clock pessimism              0.000    39.429    
                         clock uncertainty           -0.437    38.991    
                         FDCE (Recov_fdce_C_CLR)     -0.345    38.646    sccpu/cpu_ref/array_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         38.646    
                         arrival time                         -42.270    
  -------------------------------------------------------------------
                         slack                                 -3.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[0]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[10]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[11]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[12]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[13]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[14]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[1]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[2]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[3]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.437ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/seg7/clk_out1
                         FDCE                                         r  sccpu/seg7/cnt_reg[4]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.437    -0.633    
                         FDCE (Remov_fdce_C_CLR)     -0.086    -0.719    sccpu/seg7/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.293    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.189ns  (logic 4.582ns (74.036%)  route 1.607ns (25.964%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  sccpu/seg7/seg7_addr_reg[2]/Q
                         net (fo=9, unplaced)         0.804     1.493    sccpu/seg7/seg7_addr[2]
                                                                      r  sccpu/seg7/o_sel_OBUF[2]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.812 r  sccpu/seg7/o_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.615    o_sel_OBUF[2]
    T9                                                                r  o_sel_OBUF[2]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.189 r  o_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.189    o_sel[2]
    T9                                                                r  o_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.168ns  (logic 4.561ns (73.948%)  route 1.607ns (26.052%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  sccpu/seg7/seg7_addr_reg[2]/Q
                         net (fo=9, unplaced)         0.804     1.493    sccpu/seg7/seg7_addr[2]
                                                                      f  sccpu/seg7/o_sel_OBUF[7]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.812 r  sccpu/seg7/o_sel_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.615    o_sel_OBUF[7]
    U13                                                               r  o_sel_OBUF[7]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         3.553     6.168 r  o_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.168    o_sel[7]
    U13                                                               r  o_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 4.558ns (73.909%)  route 1.609ns (26.091%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.806     1.495    sccpu/seg7/seg7_addr[1]
                                                                      r  sccpu/seg7/o_sel_OBUF[4]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.814 r  sccpu/seg7/o_sel_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.617    o_sel_OBUF[4]
    P14                                                               r  o_sel_OBUF[4]_inst/I
    P14                  OBUF (Prop_obuf_I_O)         3.550     6.167 r  o_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.167    o_sel[4]
    P14                                                               r  o_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 4.544ns (73.848%)  route 1.609ns (26.152%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.806     1.495    sccpu/seg7/seg7_addr[1]
                                                                      r  sccpu/seg7/o_sel_OBUF[0]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.814 r  sccpu/seg7/o_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.617    o_sel_OBUF[0]
    J17                                                               r  o_sel_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.153 r  o_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.153    o_sel[0]
    J17                                                               r  o_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 4.536ns (73.816%)  route 1.609ns (26.184%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.806     1.495    sccpu/seg7/seg7_addr[1]
                                                                      f  sccpu/seg7/o_sel_OBUF[3]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.790 r  sccpu/seg7/o_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.593    o_sel_OBUF[3]
    J14                                                               r  o_sel_OBUF[3]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.145 r  o_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.145    o_sel[3]
    J14                                                               r  o_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.143ns  (logic 4.536ns (73.839%)  route 1.607ns (26.161%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  sccpu/seg7/seg7_addr_reg[2]/Q
                         net (fo=9, unplaced)         0.804     1.493    sccpu/seg7/seg7_addr[2]
                                                                      f  sccpu/seg7/o_sel_OBUF[5]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.788 r  sccpu/seg7/o_sel_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.591    o_sel_OBUF[5]
    T14                                                               r  o_sel_OBUF[5]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         3.552     6.143 r  o_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.143    o_sel[5]
    T14                                                               r  o_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.526ns (73.771%)  route 1.609ns (26.229%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 f  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.806     1.495    sccpu/seg7/seg7_addr[1]
                                                                      f  sccpu/seg7/o_sel_OBUF[6]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     1.814 r  sccpu/seg7/o_sel_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.617    o_sel_OBUF[6]
    K2                                                                r  o_sel_OBUF[6]_inst/I
    K2                   OBUF (Prop_obuf_I_O)         3.518     6.135 r  o_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.135    o_sel[6]
    K2                                                                r  o_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.129ns  (logic 4.520ns (73.746%)  route 1.609ns (26.254%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.689     0.689 r  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.806     1.495    sccpu/seg7/seg7_addr[1]
                                                                      r  sccpu/seg7/o_sel_OBUF[1]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.790 r  sccpu/seg7/o_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.803     2.593    o_sel_OBUF[1]
    J18                                                               r  o_sel_OBUF[1]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.129 r  o_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.129    o_sel[1]
    J18                                                               r  o_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/selector_1/out_put_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 2.322ns (38.888%)  route 3.649ns (61.112%))
  Logic Levels:           10  (LDCE=1 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=5, unplaced)         0.639     5.053    sccpu/regfile_Z/spo[9]
                                                                      r  sccpu/regfile_Z/out_put_reg[17]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.345     5.398 r  sccpu/regfile_Z/out_put_reg[17]_i_3/O
                         net (fo=1, unplaced)         0.449     5.847    sccpu/cpu_ref/input_data_reg[14]_1
                                                                      r  sccpu/cpu_ref/out_put_reg[17]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  sccpu/cpu_ref/out_put_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     5.971    sccpu/selector_1/D[17]
                         LDCE                                         r  sccpu/selector_1/out_put_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/selector_1/out_put_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 2.322ns (38.888%)  route 3.649ns (61.112%))
  Logic Levels:           10  (LDCE=1 LUT3=2 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=5, unplaced)         0.639     5.053    sccpu/regfile_Z/spo[11]
                                                                      r  sccpu/regfile_Z/out_put_reg[19]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.345     5.398 r  sccpu/regfile_Z/out_put_reg[19]_i_3/O
                         net (fo=1, unplaced)         0.449     5.847    sccpu/cpu_ref/input_data_reg[14]_3
                                                                      r  sccpu/cpu_ref/out_put_reg[19]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.971 r  sccpu/cpu_ref/out_put_reg[19]_i_1/O
                         net (fo=1, unplaced)         0.000     5.971    sccpu/selector_1/D[19]
                         LDCE                                         r  sccpu/selector_1/out_put_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.223ns (54.764%)  route 0.184ns (45.236%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/unsign_mult1/data_sel_reg[4]/Q
                         net (fo=3, unplaced)         0.184     0.362    sccpu/unsign_mult1/data_sel[4]
                                                                      r  sccpu/unsign_mult1/data_sel_reg[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.407 r  sccpu/unsign_mult1/data_sel_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.407    sccpu/unsign_mult1/data_sel_reg[5]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.426%)  route 0.187ns (45.574%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/unsign_mult1/data_sel_reg[3]/Q
                         net (fo=4, unplaced)         0.187     0.365    sccpu/unsign_mult1/data_sel[3]
                                                                      r  sccpu/unsign_mult1/data_sel_reg[4]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.045     0.410 r  sccpu/unsign_mult1/data_sel_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.410    sccpu/unsign_mult1/data_sel_reg[4]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.224ns (54.314%)  route 0.188ns (45.686%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/unsign_mult1/data_sel_reg[2]/Q
                         net (fo=5, unplaced)         0.188     0.366    sccpu/unsign_mult1/data_sel[2]
                                                                      r  sccpu/unsign_mult1/data_sel_reg[3]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.412 r  sccpu/unsign_mult1/data_sel_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.412    sccpu/unsign_mult1/data_sel_reg[3]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.224ns (54.092%)  route 0.190ns (45.908%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/unsign_mult1/data_sel_reg[1]/Q
                         net (fo=6, unplaced)         0.190     0.368    sccpu/unsign_mult1/data_sel[1]
                                                                      r  sccpu/unsign_mult1/data_sel_reg[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.414 r  sccpu/unsign_mult1/data_sel_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.414    sccpu/unsign_mult1/data_sel_reg[2]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.223ns (53.817%)  route 0.191ns (46.183%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  sccpu/unsign_mult1/data_sel_reg[0]/Q
                         net (fo=7, unplaced)         0.191     0.369    sccpu/unsign_mult1/data_sel[0]
                                                                      r  sccpu/unsign_mult1/data_sel_reg[1]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.414 r  sccpu/unsign_mult1/data_sel_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.414    sccpu/unsign_mult1/data_sel_reg[1]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/unsign_mult1/data_sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/unsign_mult1/data_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.223ns (52.223%)  route 0.204ns (47.777%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/unsign_mult1/data_sel_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  sccpu/unsign_mult1/data_sel_reg[0]/Q
                         net (fo=7, unplaced)         0.204     0.382    sccpu/unsign_mult1/data_sel[0]
                                                                      f  sccpu/unsign_mult1/data_sel_reg[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.427 r  sccpu/unsign_mult1/data_sel_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.427    sccpu/unsign_mult1/data_sel_reg[0]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/data_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sccpu/seg7/seg7_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.315ns (67.979%)  route 0.148ns (32.021%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  sccpu/seg7/seg7_addr_reg[2]/Q
                         net (fo=9, unplaced)         0.148     0.365    sccpu/seg7/seg7_addr[2]
                                                                      r  sccpu/seg7/seg7_addr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     0.463 r  sccpu/seg7/seg7_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.463    sccpu/seg7/seg7_addr[2]_i_1_n_2
                         FDCE                                         r  sccpu/seg7/seg7_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sccpu/seg7/seg7_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.315ns (67.856%)  route 0.149ns (32.144%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[1]/C
                         FDCE (Prop_fdce_C_Q)         0.217     0.217 r  sccpu/seg7/seg7_addr_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.366    sccpu/seg7/seg7_addr[1]
                                                                      r  sccpu/seg7/seg7_addr[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     0.464 r  sccpu/seg7/seg7_addr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.464    sccpu/seg7/p_0_in[1]
                         FDCE                                         r  sccpu/seg7/seg7_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/seg7/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sccpu/seg7/seg7_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.315ns (67.672%)  route 0.150ns (32.328%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  sccpu/seg7/seg7_addr_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.217     0.217 f  sccpu/seg7/seg7_addr_reg[0]/Q
                         net (fo=11, unplaced)        0.150     0.367    sccpu/seg7/seg7_addr[0]
                                                                      f  sccpu/seg7/seg7_addr[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     0.465 r  sccpu/seg7/seg7_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.465    sccpu/seg7/p_0_in[0]
                         FDCE                                         r  sccpu/seg7/seg7_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/selector_1/out_put_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.206ns (39.839%)  route 0.311ns (60.161%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/regfile_Z/outdata_reg[0]/Q
                         net (fo=34, unplaced)        0.311     0.472    sccpu/controler/input_data_reg[14]_0[0]
                                                                      r  sccpu/controler/out_put_reg[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.517 r  sccpu/controler/out_put_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.517    sccpu/selector_1/D[0]
                         LDCE                                         r  sccpu/selector_1/out_put_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_in
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 1.467ns (64.632%)  route 0.803ns (35.368%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.803     2.270    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/seg7/seg7_addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/seg7/reset_IBUF
                         FDCE                                         f  sccpu/seg7/seg7_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.235ns (41.019%)  route 0.338ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
                         input delay                  0.000     0.000    
    M17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M17                                                               f  reset_IBUF_inst/I
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1438, unplaced)      0.338     0.574    sccpu/unsign_mult1/reset_IBUF
                         LDCE                                         f  sccpu/unsign_mult1/temp_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.108ns  (logic 9.332ns (71.193%)  route 3.776ns (28.807%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.801    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    19.132 r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    19.580    sccpu/controler/O[3]
                                                                      r  sccpu/controler/temp_data_reg[63]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    19.879 r  sccpu/controler/temp_data_reg[63]_i_1/O
                         net (fo=1, unplaced)         0.000    19.879    sccpu/unsign_mult1/D[35]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.031ns  (logic 9.251ns (70.992%)  route 3.780ns (29.008%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.801    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.057 r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    19.509    sccpu/controler/O[2]
                                                                      r  sccpu/controler/temp_data_reg[62]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.293    19.802 r  sccpu/controler/temp_data_reg[62]_i_1/O
                         net (fo=1, unplaced)         0.000    19.802    sccpu/unsign_mult1/D[34]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[59]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.991ns  (logic 9.215ns (70.934%)  route 3.776ns (29.066%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    19.015 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    19.463    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_6
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    19.762 r  sccpu/unsign_mult1/temp_data_reg[59]_i_1/O
                         net (fo=1, unplaced)         0.000    19.762    sccpu/unsign_mult1/temp_data_reg[59]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[61]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.985ns  (logic 9.345ns (71.968%)  route 3.640ns (28.032%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.801    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.138 r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    19.450    sccpu/controler/O[1]
                                                                      r  sccpu/controler/temp_data_reg[61]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.306    19.756 r  sccpu/controler/temp_data_reg[61]_i_1/O
                         net (fo=1, unplaced)         0.000    19.756    sccpu/unsign_mult1/D[33]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[58]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.922ns  (logic 9.142ns (70.748%)  route 3.780ns (29.252%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.940 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    19.392    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_7
                                                                      r  sccpu/unsign_mult1/temp_data_reg[58]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    19.693 r  sccpu/unsign_mult1/temp_data_reg[58]_i_1/O
                         net (fo=1, unplaced)         0.000    19.693    sccpu/unsign_mult1/temp_data_reg[58]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.874ns  (logic 9.098ns (70.670%)  route 3.776ns (29.330%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.898 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    19.346    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_6
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    19.645 r  sccpu/unsign_mult1/temp_data_reg[55]_i_1/O
                         net (fo=1, unplaced)         0.000    19.645    sccpu/unsign_mult1/temp_data_reg[55]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.868ns  (logic 9.229ns (71.721%)  route 3.639ns (28.279%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.801    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    19.033 r  sccpu/unsign_mult1/temp_data_reg[63]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    19.344    sccpu/controler/O[0]
                                                                      r  sccpu/controler/temp_data_reg[60]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    19.639 r  sccpu/controler/temp_data_reg[60]_i_1/O
                         net (fo=1, unplaced)         0.000    19.639    sccpu/unsign_mult1/D[32]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[57]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.860ns  (logic 9.220ns (71.695%)  route 3.640ns (28.305%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.684 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.684    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    19.021 r  sccpu/unsign_mult1/temp_data_reg[59]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    19.333    sccpu/unsign_mult1/temp_data_reg[59]_i_2_n_8
                                                                      r  sccpu/unsign_mult1/temp_data_reg[57]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.298    19.631 r  sccpu/unsign_mult1/temp_data_reg[57]_i_1/O
                         net (fo=1, unplaced)         0.000    19.631    sccpu/unsign_mult1/temp_data_reg[57]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.805ns  (logic 9.025ns (70.480%)  route 3.780ns (29.520%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.567 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.567    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    18.823 r  sccpu/unsign_mult1/temp_data_reg[55]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    19.275    sccpu/unsign_mult1/temp_data_reg[55]_i_2_n_7
                                                                      r  sccpu/unsign_mult1/temp_data_reg[54]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.301    19.576 r  sccpu/unsign_mult1/temp_data_reg[54]_i_1/O
                         net (fo=1, unplaced)         0.000    19.576    sccpu/unsign_mult1/temp_data_reg[54]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/cpu_ref/array_reg_reg[23][0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.757ns  (logic 8.981ns (70.401%)  route 3.776ns (29.599%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      8.333     8.333 f  
    E3                                                0.000     8.333 f  clk_in (IN)
                         net (fo=0)                   0.000     8.333    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     9.815 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    10.399    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111     5.288 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803     6.091    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096     6.187 f  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.584     6.771    sccpu/cpu_ref/clk_out1
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[23][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.481     7.252 r  sccpu/cpu_ref/array_reg_reg[23][0]/Q
                         net (fo=2, unplaced)         0.976     8.228    sccpu/cpu_ref/array_reg_reg_n_2_[23][0]
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_217/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     8.523 r  sccpu/cpu_ref/temp_data0__1_i_217/O
                         net (fo=1, unplaced)         0.000     8.523    sccpu/cpu_ref/temp_data0__1_i_217_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_83/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.770 r  sccpu/cpu_ref/temp_data0__1_i_83/O
                         net (fo=2, unplaced)         0.746     9.516    sccpu/cpu_ref/temp_data0__1_i_83_n_2
                                                                      r  sccpu/cpu_ref/temp_data0__1_i_17/I1
                         LUT6 (Prop_lut6_I1_O)        0.298     9.814 r  sccpu/cpu_ref/temp_data0__1_i_17/O
                         net (fo=15, unplaced)        0.803    10.617    sccpu/unsign_mult1/reg_temp_CPU[33]_16[0]
                                                                      r  sccpu/unsign_mult1/temp_data0__1/A[0]
                         DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      4.036    14.653 r  sccpu/unsign_mult1/temp_data0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.000    14.653    sccpu/unsign_mult1/temp_data0__1_n_108
                                                                      r  sccpu/unsign_mult1/temp_data0__2/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.171 r  sccpu/unsign_mult1/temp_data0__2/P[0]
                         net (fo=2, unplaced)         0.803    16.974    sccpu/unsign_mult1/temp_data0__2_n_107
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    17.098 r  sccpu/unsign_mult1/temp_data_reg[19]_i_5/O
                         net (fo=1, unplaced)         0.000    17.098    sccpu/unsign_mult1/temp_data_reg[19]_i_5_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.631 r  sccpu/unsign_mult1/temp_data_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.631    sccpu/unsign_mult1/temp_data_reg[19]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.748 r  sccpu/unsign_mult1/temp_data_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.748    sccpu/unsign_mult1/temp_data_reg[23]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.865 r  sccpu/unsign_mult1/temp_data_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.865    sccpu/unsign_mult1/temp_data_reg[27]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.982 r  sccpu/unsign_mult1/temp_data_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    17.982    sccpu/unsign_mult1/temp_data_reg[31]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.099 r  sccpu/unsign_mult1/temp_data_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.099    sccpu/unsign_mult1/temp_data_reg[35]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.216 r  sccpu/unsign_mult1/temp_data_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.216    sccpu/unsign_mult1/temp_data_reg[39]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.333 r  sccpu/unsign_mult1/temp_data_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.333    sccpu/unsign_mult1/temp_data_reg[43]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.450 r  sccpu/unsign_mult1/temp_data_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    18.450    sccpu/unsign_mult1/temp_data_reg[47]_i_2_n_2
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    18.781 r  sccpu/unsign_mult1/temp_data_reg[51]_i_2/O[3]
                         net (fo=1, unplaced)         0.448    19.229    sccpu/unsign_mult1/temp_data_reg[51]_i_2_n_6
                                                                      r  sccpu/unsign_mult1/temp_data_reg[51]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.299    19.528 r  sccpu/unsign_mult1/temp_data_reg[51]_i_1/O
                         net (fo=1, unplaced)         0.000    19.528    sccpu/unsign_mult1/temp_data_reg[51]_i_1_n_2
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[51]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.623ns (55.965%)  route 0.490ns (44.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.490    -1.363    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[3]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.238    -1.125 r  sccpu/instruction_temp/decoder_instruction_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.125    sccpu/decoder/D[3]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.623ns (55.965%)  route 0.490ns (44.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.490    -1.363    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.238    -1.125 r  sccpu/instruction_temp/decoder_instruction_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.125    sccpu/decoder/D[5]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.776ns (68.136%)  route 0.363ns (31.864%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.363    -1.490    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[0]_i_1/S
                         MUXF7 (Prop_muxf7_S_O)       0.391    -1.099 r  sccpu/instruction_temp/decoder_instruction_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.099    sccpu/decoder/D[0]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.776ns (68.136%)  route 0.363ns (31.864%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.363    -1.490    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[1]_i_1/S
                         MUXF7 (Prop_muxf7_S_O)       0.391    -1.099 r  sccpu/instruction_temp/decoder_instruction_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.099    sccpu/decoder/D[1]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.776ns (68.136%)  route 0.363ns (31.864%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.363    -1.490    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[2]_i_1/S
                         MUXF7 (Prop_muxf7_S_O)       0.391    -1.099 r  sccpu/instruction_temp/decoder_instruction_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.099    sccpu/decoder/D[2]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/instruction_temp/output_temp_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/decoder/decoder_instruction_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.139ns  (logic 0.776ns (68.136%)  route 0.363ns (31.864%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/instruction_temp/clk_out1
                         FDRE                                         r  sccpu/instruction_temp/output_temp_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/instruction_temp/output_temp_reg[28]/Q
                         net (fo=11, unplaced)        0.363    -1.490    sccpu/instruction_temp/Q[28]
                                                                      r  sccpu/instruction_temp/decoder_instruction_reg[4]_i_1/S
                         MUXF7 (Prop_muxf7_S_O)       0.391    -1.099 r  sccpu/instruction_temp/decoder_instruction_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.099    sccpu/decoder/D[4]
                         LDCE                                         r  sccpu/decoder/decoder_instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/controler/input_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.155ns  (logic 0.623ns (53.939%)  route 0.532ns (46.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/controler/input_data_reg[55]/Q
                         net (fo=69, unplaced)        0.532    -1.321    sccpu/controler/data_in_12
                                                                      r  sccpu/controler/busy_reg_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.238    -1.083 r  sccpu/controler/busy_reg_i_1/O
                         net (fo=1, unplaced)         0.000    -1.083    sccpu/unsign_mult1/input_data_reg[55]
                         LDCE                                         r  sccpu/unsign_mult1/busy_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/controler/input_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.155ns  (logic 0.623ns (53.939%)  route 0.532ns (46.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/controler/input_data_reg[55]/Q
                         net (fo=69, unplaced)        0.532    -1.321    sccpu/cpu_ref/data_in_12
                                                                      r  sccpu/cpu_ref/temp_data_reg[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.238    -1.083 r  sccpu/cpu_ref/temp_data_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.083    sccpu/unsign_mult1/D[0]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/controler/input_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.155ns  (logic 0.623ns (53.939%)  route 0.532ns (46.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/controler/input_data_reg[55]/Q
                         net (fo=69, unplaced)        0.532    -1.321    sccpu/cpu_ref/data_in_12
                                                                      r  sccpu/cpu_ref/temp_data_reg[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.238    -1.083 r  sccpu/cpu_ref/temp_data_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.083    sccpu/unsign_mult1/D[10]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/controler/input_data_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            sccpu/unsign_mult1/temp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.155ns  (logic 0.623ns (53.939%)  route 0.532ns (46.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/controler/clk_out1
                         FDRE                                         r  sccpu/controler/input_data_reg[55]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.385    -1.853 r  sccpu/controler/input_data_reg[55]/Q
                         net (fo=69, unplaced)        0.532    -1.321    sccpu/cpu_ref/data_in_12
                                                                      r  sccpu/cpu_ref/temp_data_reg[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.238    -1.083 r  sccpu/cpu_ref/temp_data_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000    -1.083    sccpu/unsign_mult1/D[11]
                         LDCE                                         r  sccpu/unsign_mult1/temp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.029ns (4.501%)  route 0.615ns (95.499%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in (IN)
                         net (fo=0)                   0.000    25.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    25.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.411    23.285 f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.356    23.642    sccpu/CLK_DIVIDER/inst/clkfbout_clk_wiz_0
                                                                      f  sccpu/CLK_DIVIDER/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    23.671 f  sccpu/CLK_DIVIDER/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.259    23.930    sccpu/CLK_DIVIDER/inst/clkfbout_buf_clk_wiz_0
                         MMCME2_ADV                                   f  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.293ns  (logic 0.091ns (7.039%)  route 1.202ns (92.961%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                                                                r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clkfbout_clk_wiz_0
                                                                      r  sccpu/CLK_DIVIDER/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.238    sccpu/CLK_DIVIDER/inst/clkfbout_buf_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         21778 Endpoints
Min Delay         21778 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_15_15_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[15]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[15]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_16_16_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[16]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_17_17_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[17]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_18_18_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[18]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_19_19_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[19]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[19]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_20_20_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[20]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[20]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_21_21_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[21]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[21]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_22_22_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[22]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_23_23_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[23]/C

Slack:                    inf
  Source:                 sccpu/regfile_Z/outdata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.968ns  (logic 1.853ns (37.299%)  route 3.115ns (62.701%))
  Logic Levels:           8  (LDCE=1 LUT3=1 LUT6=1 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/regfile_Z/outdata_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  sccpu/regfile_Z/outdata_reg[3]/Q
                         net (fo=3, unplaced)         0.750     1.335    sccpu/selector4_4/Q[1]
                                                                      r  sccpu/selector4_4/DMEM_i_11/I0
                         LUT3 (Prop_lut3_I0_O)        0.148     1.483 r  sccpu/selector4_4/DMEM_i_11/O
                         net (fo=2048, unplaced)      1.094     2.577    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/A1
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111     2.688 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000     2.688    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/OC
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     2.935 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/F7.B/O
                         net (fo=1, unplaced)         0.000     2.935    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/O0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     3.033 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24/F8/O
                         net (fo=1, unplaced)         0.717     3.750    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_24_24_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     4.069 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.000     4.069    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_4_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.316 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     4.316    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0_i_1_n_0
                                                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.414 r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]_INST_0/O
                         net (fo=5, unplaced)         0.554     4.968    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[24]
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.850    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    -3.531 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    -2.768    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.677 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.439    -2.238    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/clk
                         FDRE                                         r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/qspo_int_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[0]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[0]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[0]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[0]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[10]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[10]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_B/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[10]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_C/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[10]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[10]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_D/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[11]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_A/CLK

Slack:                    inf
  Source:                 sccpu/selector_1/out_put_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.161ns (47.509%)  route 0.178ns (52.491%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.426ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  sccpu/selector_1/out_put_reg[11]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  sccpu/selector_1/out_put_reg[11]/Q
                         net (fo=64, unplaced)        0.178     0.339    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/D
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    sccpu/CLK_DIVIDER/inst/clk_in1
    E3                   IBUF                                         r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sccpu/CLK_DIVIDER/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    sccpu/CLK_DIVIDER/inst/clk_in1_clk_wiz_0
                         MMCME2_ADV                                   r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  sccpu/CLK_DIVIDER/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    sccpu/CLK_DIVIDER/inst/clk_out1_clk_wiz_0
                         BUFG                                         r  sccpu/CLK_DIVIDER/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  sccpu/CLK_DIVIDER/inst/clkout1_buf/O
                         net (fo=3728, unplaced)      0.259    -1.070    sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/WCLK
                         RAMS64E                                      r  sccpu/DMEM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_11_11/RAMS64E_B/CLK





