# Useful Skill about Packed and Unpacked Array in Design

Basically, in verilog, it is supposed to use vectors in 1-D and
