[{"DBLP title": "Deep-Submicron MOS Transistor Matching: A Case Study.", "DBLP authors": ["Dimitar P. Dimitrov"], "year": 2008, "MAG papers": [{"PaperId": 2150712358, "PaperTitle": "deep submicron mos transistor matching a case study", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology.", "DBLP authors": ["H\u00e5vard Pedersen Alstad", "Snorre Aunet"], "year": 2008, "MAG papers": [{"PaperId": 2163601309, "PaperTitle": "three subthreshold flip flop cells characterized in 90 nm and 65 nm cmos technology", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of oslo", "university of oslo"]}], "source": "ES"}, {"DBLP title": "Controllable Local Clock Signal Generator for Deep Submicron GALS Architectures.", "DBLP authors": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2008, "MAG papers": [{"PaperId": 2126394559, "PaperTitle": "controllable local clock signal generator for deep submicron gals architectures", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["warsaw university of technology", "warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Computation of a nonlinear squashing function in digital neural networks.", "DBLP authors": ["Vladimir Havel", "Karel K. Vlcek"], "year": 2008, "MAG papers": [{"PaperId": 2113863500, "PaperTitle": "computation of a nonlinear squashing function in digital neural networks", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of ostrava", "university of ostrava"]}], "source": "ES"}, {"DBLP title": "An Integrated Input Encoding and Symbolic Functional Decomposition for LUT-Based FPGAs.", "DBLP authors": ["Stanislaw Deniziak", "Mariusz Wisniewski"], "year": 2008, "MAG papers": [{"PaperId": 2130682515, "PaperTitle": "an integrated input encoding and symbolic functional decomposition for lut based fpgas", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kielce university of technology", null]}], "source": "ES"}, {"DBLP title": "Portable Measurement Equipment for Continuous Biomedical Monitoring using Microelectrodes.", "DBLP authors": ["Libor Majer", "Viera Stopjakov\u00e1"], "year": 2008, "MAG papers": [{"PaperId": 2151704750, "PaperTitle": "portable measurement equipment for continuous biomedical monitoring using microelectrodes", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Design of Erasure Codes for Digital Multimedia Transmitting.", "DBLP authors": ["Konstantin V. Shinkarenko", "Karel K. Vlcek"], "year": 2008, "MAG papers": [{"PaperId": 2160013356, "PaperTitle": "design of erasure codes for digital multimedia transmitting", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Process Tolerant Design Using Thermal and Power-Supply Tolerance in Pipeline Based Circuits.", "DBLP authors": ["Jorge Semi\u00e3o", "Juan J. Rodr\u00edguez-Andina", "Fabian Vargas", "Marcelino B. Santos", "Isabel C. Teixeira", "Jo\u00e3o Paulo Teixeira"], "year": 2008, "MAG papers": [{"PaperId": 2168608602, "PaperTitle": "process tolerant design using thermal and power supply tolerance in pipeline based circuits", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of vigo", "university of the algarve", "inesc id", "pontificia universidade catolica do rio grande do sul", "inesc id", "inesc id"]}], "source": "ES"}, {"DBLP title": "A Resistorless Voltage Reference Source for 90 nm CMOS Technology with Low Sensitivity to Process and Temperature Variations.", "DBLP authors": ["Tomasz Borejko", "Witold A. Pleskacz"], "year": 2008, "MAG papers": [{"PaperId": 2097396281, "PaperTitle": "a resistorless voltage reference source for 90 nm cmos technology with low sensitivity to process and temperature variations", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["warsaw university of technology", "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Temperature-Aware Task Mapping for Energy Optimization with Dynamic Voltage Scaling.", "DBLP authors": ["Min Bao", "Alexandru Andrei", "Petru Eles", "Zebo Peng"], "year": 2008, "MAG papers": [{"PaperId": 2121788584, "PaperTitle": "temperature aware task mapping for energy optimization with dynamic voltage scaling", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["linkoping university", "linkoping university", "linkoping university", "linkoping university"]}], "source": "ES"}, {"DBLP title": "Gain reduction by gate-leakage currents in regulated cascodes.", "DBLP authors": ["Franz Schl\u00f6gl", "Kerstin Schneider-Hornstein", "Horst Zimmermann"], "year": 2008, "MAG papers": [{"PaperId": 2172053431, "PaperTitle": "gain reduction by gate leakage currents in regulated cascodes", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["vienna university of technology", "vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A Trapezoidal Approach to Corner Stitching Data Structures for Arbitrary Routing Angles.", "DBLP authors": ["Thomas Jambor", "Daniel Zaum", "Markus Olbrich", "Erich Barke"], "year": 2008, "MAG papers": [{"PaperId": 2110755497, "PaperTitle": "a trapezoidal approach to corner stitching data structures for arbitrary routing angles", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Continuous-Time Common-Mode Feedback Circuit for Applications with Large Output Swing and High Output Impedance.", "DBLP authors": ["Weixun Yan", "Horst Zimmermann"], "year": 2008, "MAG papers": [{"PaperId": 2143145965, "PaperTitle": "continuous time common mode feedback circuit for applications with large output swing and high output impedance", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["vienna university of technology", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "A Spread-Spectrum Clock Generator Using Fractional PLL Controlled Delta-Sigma Modulator for Serial-ATA III.", "DBLP authors": ["Kuo-Hsing Cheng", "Cheng-Liang Hung", "Chih-Hsien Chang", "Yu-Lung Lo", "Wei-Bin Yang", "Jiunn-Way Miaw"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Incremental SAT Instance Generation for SAT-based ATPG.", "DBLP authors": ["Daniel Tille", "Rolf Drechsler"], "year": 2008, "MAG papers": [{"PaperId": 2118289054, "PaperTitle": "incremental sat instance generation for sat based atpg", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of bremen", "university of bremen"]}], "source": "ES"}, {"DBLP title": "Concurrent Error Detection for Combinational Logic Blocks Implemented with Embedded Memory Blocks of FPGAs.", "DBLP authors": ["Andrzej Krasniewski"], "year": 2008, "MAG papers": [{"PaperId": 2109454924, "PaperTitle": "concurrent error detection for combinational logic blocks implemented with embedded memory blocks of fpgas", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Analysis of the influence of intermittent faults in a microcontroller.", "DBLP authors": ["Joaquin Gracia", "Luis J. Saiz", "Juan Carlos Baraza", "Daniel Gil", "Pedro J. Gil"], "year": 2008, "MAG papers": [{"PaperId": 2171085247, "PaperTitle": "analysis of the influence of intermittent faults in a microcontroller", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["grupo mexico", "grupo mexico", "grupo mexico", "grupo mexico", "grupo mexico"]}], "source": "ES"}, {"DBLP title": "Mapping of 40 MHz MIMO SDM-OFDM Baseband Processing on Multi-Processor SDR Platform.", "DBLP authors": ["Martin Palkovic", "Hans Cappelle", "Miguel Glassee", "Bruno Bougard", "Liesbet Van der Perre"], "year": 2008, "MAG papers": [{"PaperId": 2124029090, "PaperTitle": "mapping of 40 mhz mimo sdm ofdm baseband processing on multi processor sdr platform", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Cluster-based Simulated Annealing for Mapping Cores onto 2D Mesh Networks on Chip.", "DBLP authors": ["Zhonghai Lu", "Lei Xia", "Axel Jantsch"], "year": 2008, "MAG papers": [{"PaperId": 2157139605, "PaperTitle": "cluster based simulated annealing for mapping cores onto 2d mesh networks on chip", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 73, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC.", "DBLP authors": ["Rishad A. Shafik", "Paul M. Rosinger", "Bashir M. Al-Hashimi"], "year": 2008, "MAG papers": [{"PaperId": 2098128647, "PaperTitle": "mpeg based performance comparison between network on chip and amba mpsoc", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of southampton", "university of southampton", "university of southampton"]}], "source": "ES"}, {"DBLP title": "Rapid Prototyping of NoC Architectures from a SystemC Specification.", "DBLP authors": ["Stanislaw Deniziak", "Robert Tomaszewski"], "year": 2008, "MAG papers": [{"PaperId": 2117320771, "PaperTitle": "rapid prototyping of noc architectures from a systemc specification", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kielce university of technology", null]}], "source": "ES"}, {"DBLP title": "Novel Hardware Implementation of Adaptive Median Filters.", "DBLP authors": ["Zdenek Vas\u00edcek", "Luk\u00e1s Sekanina"], "year": 2008, "MAG papers": [{"PaperId": 2146809054, "PaperTitle": "novel hardware implementation of adaptive median filters", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 61, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "A New Design Technique for Weakly Indicating Function Blocks.", "DBLP authors": ["P. Balasubramanian", "David A. Edwards"], "year": 2008, "MAG papers": [{"PaperId": 2152229138, "PaperTitle": "a new design technique for weakly indicating function blocks", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of manchester", "university of manchester"]}], "source": "ES"}, {"DBLP title": "Fast Boolean Minimizer for Completely Specified Functions.", "DBLP authors": ["Petr Fiser", "Pemysl Ruck\u00fd", "Irena Vanov\u00e1"], "year": 2008, "MAG papers": [{"PaperId": 2154975563, "PaperTitle": "fast boolean minimizer for completely specified functions", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "The HDL and FE Thermal Modeling of Heterogeneous Systems.", "DBLP authors": ["Grzegorz Janczyk", "Tomasz Bieniek"], "year": 2008, "MAG papers": [{"PaperId": 2149079077, "PaperTitle": "the hdl and fe thermal modeling of heterogeneous systems", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A System-On-Chip for Wireless Body Area Sensor Network Node.", "DBLP authors": ["Zoran Stamenkovic", "Goran Panic", "G\u00fcnter Schoof"], "year": 2008, "MAG papers": [{"PaperId": 2099400104, "PaperTitle": "a system on chip for wireless body area sensor network node", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Mixed-Signal DFT for fully testable ASIC.", "DBLP authors": ["Frantisek Reznicek"], "year": 2008, "MAG papers": [{"PaperId": 2112884966, "PaperTitle": "mixed signal dft for fully testable asic", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "On Minimizing RTOS Aperiodic Tasks Server Energy Consumption.", "DBLP authors": ["Karel Dudacek"], "year": 2008, "MAG papers": [{"PaperId": 2119558797, "PaperTitle": "on minimizing rtos aperiodic tasks server energy consumption", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of west bohemia"]}], "source": "ES"}, {"DBLP title": "A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units.", "DBLP authors": ["Virgil E. Petcu", "Alexandru Amaricai", "Mircea Vladutiu"], "year": 2008, "MAG papers": [{"PaperId": 2111419547, "PaperTitle": "a dual threaded architecture for interval arithmetic coprocessor with shared floating point units", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Design of Time-to-Digital Converter Output Interface.", "DBLP authors": ["Marek Miskowicz"], "year": 2008, "MAG papers": [{"PaperId": 2109464348, "PaperTitle": "design of time to digital converter output interface", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["agh university of science and technology"]}], "source": "ES"}, {"DBLP title": "Design and Simulation of Runtime Reconfigurable Systems.", "DBLP authors": ["Thilo Pionteck", "Carsten Albrecht", "Roman Koch", "Torben Brix", "Erik Maehle"], "year": 2008, "MAG papers": [{"PaperId": 2113557880, "PaperTitle": "design and simulation of runtime reconfigurable systems", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of lubeck", "university of lubeck", "university of lubeck", "university of lubeck", "university of lubeck"]}], "source": "ES"}, {"DBLP title": "Modeling and observing the jitter in ring oscillators implemented in FPGAs.", "DBLP authors": ["Boyan Valtchanov", "Alain Aubert", "Florent Bernard", "Viktor Fischer"], "year": 2008, "MAG papers": [{"PaperId": 2135205174, "PaperTitle": "modeling and observing the jitter in ring oscillators implemented in fpgas", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Cryptographic System on a Chip based on Actel ARM7 Soft-Core with Embedded True Random Number Generator.", "DBLP authors": ["Milos Drutarovsk\u00fd", "Michal Varchola"], "year": 2008, "MAG papers": [{"PaperId": 2114517568, "PaperTitle": "cryptographic system on a chip based on actel arm7 soft core with embedded true random number generator", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Various MDCT implementations in 0.35\u00b5m CMOS.", "DBLP authors": ["Peter Mal\u00edk", "Marcel Bal\u00e1z", "Martin Simlast\u00edk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz"], "year": 2008, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Allocation of Verification Resources using Revision History Information.", "DBLP authors": ["Jos\u00e9 Augusto Miranda Nacif", "Thiago S. F. Silva", "Andr\u00e9a Iabrudi Tavares", "Ant\u00f4nio Ot\u00e1vio Fernandes", "Claudionor Jos\u00e9 Nunes Coelho Jr."], "year": 2008, "MAG papers": [{"PaperId": 2096889561, "PaperTitle": "efficient allocation of verification resources using revision history information", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["universidade federal de minas gerais", null, "universidade federal de minas gerais", null, null]}], "source": "ES"}, {"DBLP title": "Ad-Hoc Translations to Close Verilog Semantics Gap.", "DBLP authors": ["Christian Haufe", "Frank Rogin"], "year": 2008, "MAG papers": [{"PaperId": 2103820086, "PaperTitle": "ad hoc translations to close verilog semantics gap", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["fraunhofer society", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Code Coverage Analysis using High-Level Decision Diagrams.", "DBLP authors": ["Jaan Raik", "Uljana Reinsalu", "Raimund Ubar", "Maksim Jenihhin", "Peeter Ellervee"], "year": 2008, "MAG papers": [{"PaperId": 2131493224, "PaperTitle": "code coverage analysis using high level decision diagrams", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Probabilistic Model Checking and Reliability of Results.", "DBLP authors": ["Ralf Wimmer", "Alexander Kortus", "Marc Herbstritt", "Bernd Becker"], "year": 2008, "MAG papers": [{"PaperId": 2149123442, "PaperTitle": "probabilistic model checking and reliability of results", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of freiburg", "university of freiburg", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Network Probe for Flexible Flow Monitoring.", "DBLP authors": ["Martin Z\u00e1dn\u00edk", "Jan Korenek", "Petr Kobiersk\u00fd", "Ondrej Leng\u00e1l"], "year": 2008, "MAG papers": [{"PaperId": 2111186225, "PaperTitle": "network probe for flexible flow monitoring", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["cesnet", "brno university of technology", "brno university of technology", "cesnet"]}], "source": "ES"}, {"DBLP title": "NetCOPE: Platform for Rapid Development of Network Applications.", "DBLP authors": ["Tom\u00e1s Mart\u00ednek", "Martin Kosek"], "year": 2008, "MAG papers": [{"PaperId": 2147039189, "PaperTitle": "netcope platform for rapid development of network applications", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["cesnet", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "IP-based Systematic Design of Power-and Matching-limited Circuits.", "DBLP authors": ["David Smola", "Ludk Pantucek"], "year": 2008, "MAG papers": [{"PaperId": 2157806599, "PaperTitle": "ip based systematic design of power and matching limited circuits", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A Low Leakage Non-Volatile Memory Voltage Pulse Generator for RFID Applications.", "DBLP authors": ["Marco Bucci", "Raimondo Luzzi", "Santos Torres Vargas"], "year": 2008, "MAG papers": [{"PaperId": 2160829404, "PaperTitle": "a low leakage non volatile memory voltage pulse generator for rfid applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, "continental ag", null]}], "source": "ES"}, {"DBLP title": "Calculating the fault coverage for dual neighboring faults using single stuck-at fault patterns.", "DBLP authors": ["Jan Schat"], "year": 2008, "MAG papers": [{"PaperId": 2118470112, "PaperTitle": "calculating the fault coverage for dual neighboring faults using single stuck at fault patterns", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Evaluation of the Iddq Signature in devices with Gauss-distributed background current.", "DBLP authors": ["Jan Schat"], "year": 2008, "MAG papers": [{"PaperId": 2134852588, "PaperTitle": "evaluation of the iddq signature in devices with gauss distributed background current", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Interconnect Faults Identification and Localization Using Modified Ring LFSRs.", "DBLP authors": ["Andrzej Hlawiczka", "Krzysztof Gucwa", "Tomasz Garbolino", "Michal Kopec"], "year": 2008, "MAG papers": [{"PaperId": 2132095698, "PaperTitle": "interconnect faults identification and localization using modified ring lfsrs", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["silesian university of technology", "silesian university of technology", "silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Testing an Emergency Luminaire Circuit Using a Fault Dictionary Approach.", "DBLP authors": ["Dimitrios K. Konstantinou", "Michael G. Dimopoulos", "Dimitris K. Papakostas", "Alkis A. Hatzopoulos", "Alexios Spyronasios"], "year": 2008, "MAG papers": [{"PaperId": 2171686153, "PaperTitle": "testing an emergency luminaire circuit using a fault dictionary approach", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["alexander technological educational institute of thessaloniki", "aristotle university of thessaloniki", "aristotle university of thessaloniki", null, "aristotle university of thessaloniki"]}], "source": "ES"}, {"DBLP title": "Reduction of Test Vectors Volume by Means of Gate-Level Reconfiguration.", "DBLP authors": ["Luk\u00e1s Starecek", "Luk\u00e1s Sekanina", "Zdenek Kot\u00e1sek"], "year": 2008, "MAG papers": [{"PaperId": 2167713469, "PaperTitle": "reduction of test vectors volume by means of gate level reconfiguration", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["brno university of technology", "brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Built-In Current Monitor for IDDQ Testing in CMOS 90 nm Technology.", "DBLP authors": ["Marcin J. Beresinski", "Tomasz Borejko", "Witold A. Pleskacz", "Viera Stopjakov\u00e1"], "year": 2008, "MAG papers": [{"PaperId": 2149006461, "PaperTitle": "built in current monitor for iddq testing in cmos 90 nm technology", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["warsaw university of technology", "warsaw university of technology", null, "warsaw university of technology"]}], "source": "ES"}, {"DBLP title": "Diagnosis of Realistic Defects Based on the X-Fault Model.", "DBLP authors": ["Ilia Polian", "Kohei Miyase", "Yusuke Nakamura", "Seiji Kajihara", "Piet Engelke", "Bernd Becker", "Stefan Spinner", "Xiaoqing Wen"], "year": 2008, "MAG papers": [{"PaperId": 2133672555, "PaperTitle": "diagnosis of realistic defects based on the x fault model", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, null, null, "university of freiburg", null, "university of freiburg", null, "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits.", "DBLP authors": ["Werner Friesenbichler", "Thomas Panhofer", "Martin Delvai"], "year": 2008, "MAG papers": [{"PaperId": 2134592230, "PaperTitle": "improving fault tolerance by using reconfigurable asynchronous circuits", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, "vienna university of technology", null]}], "source": "ES"}, {"DBLP title": "Web-Based Framework for Parallel Distributed Test.", "DBLP authors": ["Eero Ivask", "Jaan Raik", "Raimund Ubar"], "year": 2008, "MAG papers": [{"PaperId": 2105609369, "PaperTitle": "web based framework for parallel distributed test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Calculation of LFSR Seed and Polynomial Pair for BIST Applications.", "DBLP authors": ["Artur Jutman", "Anton Tsertov", "Raimund Ubar"], "year": 2008, "MAG papers": [{"PaperId": 2105289686, "PaperTitle": "calculation of lfsr seed and polynomial pair for bist applications", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tallinn university of technology", "tallinn university of technology", "tallinn university of technology"]}], "source": "ES"}, {"DBLP title": "Excitation optimization in fault diagnosis of analog electronic circuits.", "DBLP authors": ["Lukas Chruszczyk", "Jerzy Rutkowski"], "year": 2008, "MAG papers": [{"PaperId": 2151527553, "PaperTitle": "excitation optimization in fault diagnosis of analog electronic circuits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "Virtual Testing Environment for A/D Converters in Verilog-A and Maple Platform.", "DBLP authors": ["Ondrej Subrt", "Petr Struhovsk\u00fd", "Pravoslav Mart\u00ednek", "Jir\u00ed Hospodka"], "year": 2008, "MAG papers": [{"PaperId": 2167785150, "PaperTitle": "virtual testing environment for a d converters in verilog a and maple platform", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["czech technical university in prague", null, "czech technical university in prague", "czech technical university in prague"]}], "source": "ES"}, {"DBLP title": "Efficient Estimation of Die-Level Process Parameter Variations via the EM-Algorithm.", "DBLP authors": ["Amir Zjajo", "Shaji Krishnan", "Jos\u00e9 Pineda de Gyvez"], "year": 2008, "MAG papers": [{"PaperId": 2128791717, "PaperTitle": "efficient estimation of die level process parameter variations via the em algorithm", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nxp semiconductors", "nxp semiconductors", "nxp semiconductors"]}], "source": "ES"}, {"DBLP title": "Experimental Analog Circuit for Parametric Test Methods Efficiency Evaluation.", "DBLP authors": ["Juraj Brenkus", "Viera Stopjakov\u00e1", "Jozef Mih\u00e1lov"], "year": 2008, "MAG papers": [{"PaperId": 2110181702, "PaperTitle": "experimental analog circuit for parametric test methods efficiency evaluation", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "The Influence of Global Parametric Faults on Analogue Electronic Circuits Time Domain Response Features.", "DBLP authors": ["Piotr Jantos", "Damian Grzechca", "Tomasz Golonek", "Jerzy Rutkowski"], "year": 2008, "MAG papers": [{"PaperId": 2106867248, "PaperTitle": "the influence of global parametric faults on analogue electronic circuits time domain response features", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["silesian university of technology", "silesian university of technology", "silesian university of technology", "silesian university of technology"]}], "source": "ES"}, {"DBLP title": "A novel method for test and calibration of capacitive accelerometers with a fully electrical setup.", "DBLP authors": ["Norbert Dumas", "Florence Aza\u00efs", "Fr\u00e9d\u00e9rick Mailly", "Andrew Richardson", "Pascal Nouet"], "year": 2008, "MAG papers": [{"PaperId": 2096814969, "PaperTitle": "a novel method for test and calibration of capacitive accelerometers with a fully electrical setup", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of montpellier", "lancaster university", "university of montpellier", "university of montpellier", "university of montpellier"]}], "source": "ES"}, {"DBLP title": "On-chip Integration of Magnetic Force Sensing Current Monitors.", "DBLP authors": ["Martin Donoval", "Martin Daricek", "Viera Stopjakov\u00e1", "Juraj Marek"], "year": 2008, "MAG papers": [{"PaperId": 2136337486, "PaperTitle": "on chip integration of magnetic force sensing current monitors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A Cost Effective BIST Second-Order Sigma-Delta-Modulator.", "DBLP authors": ["Hao-Chiao Hong", "Sheng-Chuan Liang", "Hong-Chin Song"], "year": 2008, "MAG papers": [{"PaperId": 95148092, "PaperTitle": "a cost effective bist second order sigma delta modulator", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "SoC Symbolic Simulation: a case study on delay fault testing.", "DBLP authors": ["Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Paolo Bernardi"], "year": 2008, "MAG papers": [{"PaperId": 2108923520, "PaperTitle": "soc symbolic simulation a case study on delay fault testing", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": [null, null, null, "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "SoCECT: System on Chip Embedded Core Test.", "DBLP authors": ["Michael Higgins", "Ciaran MacNamee", "Brendan Mullane"], "year": 2008, "MAG papers": [{"PaperId": 2100663632, "PaperTitle": "socect system on chip embedded core test", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of limerick", "university of limerick", "university of limerick"]}], "source": "ES"}, {"DBLP title": "Optimal Backgrounds Selection for Multi Run Memory Testing.", "DBLP authors": ["Ireneusz Mrozek", "Vyacheslav N. Yarmolik"], "year": 2008, "MAG papers": [{"PaperId": 2153473538, "PaperTitle": "optimal backgrounds selection for multi run memory testing", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "Software-Based Self-Test Strategy for Data Cache Memories Embedded in SoCs.", "DBLP authors": ["Wilson J. Perez", "Jaime Velasco-Medina", "Danilo Ravotto", "Edgar E. S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2008, "MAG papers": [{"PaperId": 2158972829, "PaperTitle": "software based self test strategy for data cache memories embedded in socs", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "grupo mexico"]}], "source": "ES"}]