../rtl/core/core_top.sv 
../rtl/core_wrapper.v
../rtl/core/registerFile.sv 
../rtl/core/pipelineStages/execute/EX_stage.sv 
../rtl/core/pipelineStages/execute/alu.sv 
../rtl/core/pipelineStages/execute/executer.sv 
../rtl/core/pipelineStages/instructionDecode/ID_stage.sv 
../rtl/core/pipelineStages/instructionDecode/decoder.sv 
../rtl/core/pipelineStages/instructionFetch/IF_stage.sv 
../rtl/core/pipelineStages/mem/MEM_stage.sv 
../rtl/core/pipelineStages/write_back/WB_stage.sv 
../rtl/memory/dual_ram.sv

-I../rtl/includes