Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan  9 21:43:04 2026
| Host         : LenovoDeRaul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.730        0.000                      0                  461        0.145        0.000                      0                  461        4.020        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.730        0.000                      0                  461        0.145        0.000                      0                  461        4.020        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[1].u/contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[1].u/contador_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.918ns (20.514%)  route 3.557ns (79.486%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.711     5.313    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X88Y113        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  u_db_i_vec/gen[1].u/contador_reg[4]/Q
                         net (fo=2, routed)           1.000     6.831    u_db_i_vec/gen[1].u/contador_reg[4]
    SLICE_X89Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.955 f  u_db_i_vec/gen[1].u/contador[0]_i_8__2/O
                         net (fo=1, routed)           0.665     7.620    u_db_i_vec/gen[1].u/contador[0]_i_8__2_n_0
    SLICE_X89Y113        LUT5 (Prop_lut5_I3_O)        0.124     7.744 f  u_db_i_vec/gen[1].u/contador[0]_i_3__2/O
                         net (fo=2, routed)           0.809     8.554    u_db_i_vec/gen[1].u/contador[0]_i_3__2_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.152     8.706 r  u_db_i_vec/gen[1].u/contador[0]_i_1__2/O
                         net (fo=21, routed)          1.083     9.788    u_db_i_vec/gen[1].u/contador[0]_i_1__2_n_0
    SLICE_X88Y117        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.588    15.010    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X88Y117        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[20]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X88Y117        FDRE (Setup_fdre_C_R)       -0.732    14.518    u_db_i_vec/gen[1].u/contador_reg[20]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_db_e_vec/gen[2].u/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_e_vec/gen[2].u/contador_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.854ns (19.149%)  route 3.606ns (80.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.703     5.305    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y110        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  u_db_e_vec/gen[2].u/contador_reg[1]/Q
                         net (fo=2, routed)           0.961     6.722    u_db_e_vec/gen[2].u/contador_reg[1]
    SLICE_X78Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  u_db_e_vec/gen[2].u/contador[0]_i_6__5/O
                         net (fo=1, routed)           0.906     7.753    u_db_e_vec/gen[2].u/contador[0]_i_6__5_n_0
    SLICE_X78Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.877 f  u_db_e_vec/gen[2].u/contador[0]_i_3__5/O
                         net (fo=2, routed)           0.745     8.621    u_db_e_vec/gen[2].u/contador[0]_i_3__5_n_0
    SLICE_X81Y116        LUT4 (Prop_lut4_I3_O)        0.150     8.771 r  u_db_e_vec/gen[2].u/contador[0]_i_1__5/O
                         net (fo=21, routed)          0.994     9.765    u_db_e_vec/gen[2].u/contador[0]_i_1__5_n_0
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.581    15.003    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[4]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X79Y111        FDRE (Setup_fdre_C_R)       -0.631    14.613    u_db_e_vec/gen[2].u/contador_reg[4]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_db_e_vec/gen[2].u/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_e_vec/gen[2].u/contador_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.854ns (19.149%)  route 3.606ns (80.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.703     5.305    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y110        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  u_db_e_vec/gen[2].u/contador_reg[1]/Q
                         net (fo=2, routed)           0.961     6.722    u_db_e_vec/gen[2].u/contador_reg[1]
    SLICE_X78Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  u_db_e_vec/gen[2].u/contador[0]_i_6__5/O
                         net (fo=1, routed)           0.906     7.753    u_db_e_vec/gen[2].u/contador[0]_i_6__5_n_0
    SLICE_X78Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.877 f  u_db_e_vec/gen[2].u/contador[0]_i_3__5/O
                         net (fo=2, routed)           0.745     8.621    u_db_e_vec/gen[2].u/contador[0]_i_3__5_n_0
    SLICE_X81Y116        LUT4 (Prop_lut4_I3_O)        0.150     8.771 r  u_db_e_vec/gen[2].u/contador[0]_i_1__5/O
                         net (fo=21, routed)          0.994     9.765    u_db_e_vec/gen[2].u/contador[0]_i_1__5_n_0
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.581    15.003    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[5]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X79Y111        FDRE (Setup_fdre_C_R)       -0.631    14.613    u_db_e_vec/gen[2].u/contador_reg[5]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_db_e_vec/gen[2].u/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_e_vec/gen[2].u/contador_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.854ns (19.149%)  route 3.606ns (80.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.703     5.305    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y110        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  u_db_e_vec/gen[2].u/contador_reg[1]/Q
                         net (fo=2, routed)           0.961     6.722    u_db_e_vec/gen[2].u/contador_reg[1]
    SLICE_X78Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  u_db_e_vec/gen[2].u/contador[0]_i_6__5/O
                         net (fo=1, routed)           0.906     7.753    u_db_e_vec/gen[2].u/contador[0]_i_6__5_n_0
    SLICE_X78Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.877 f  u_db_e_vec/gen[2].u/contador[0]_i_3__5/O
                         net (fo=2, routed)           0.745     8.621    u_db_e_vec/gen[2].u/contador[0]_i_3__5_n_0
    SLICE_X81Y116        LUT4 (Prop_lut4_I3_O)        0.150     8.771 r  u_db_e_vec/gen[2].u/contador[0]_i_1__5/O
                         net (fo=21, routed)          0.994     9.765    u_db_e_vec/gen[2].u/contador[0]_i_1__5_n_0
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.581    15.003    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[6]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X79Y111        FDRE (Setup_fdre_C_R)       -0.631    14.613    u_db_e_vec/gen[2].u/contador_reg[6]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_db_e_vec/gen[2].u/contador_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_e_vec/gen[2].u/contador_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.854ns (19.149%)  route 3.606ns (80.851%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.703     5.305    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y110        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.456     5.761 r  u_db_e_vec/gen[2].u/contador_reg[1]/Q
                         net (fo=2, routed)           0.961     6.722    u_db_e_vec/gen[2].u/contador_reg[1]
    SLICE_X78Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.846 f  u_db_e_vec/gen[2].u/contador[0]_i_6__5/O
                         net (fo=1, routed)           0.906     7.753    u_db_e_vec/gen[2].u/contador[0]_i_6__5_n_0
    SLICE_X78Y113        LUT5 (Prop_lut5_I1_O)        0.124     7.877 f  u_db_e_vec/gen[2].u/contador[0]_i_3__5/O
                         net (fo=2, routed)           0.745     8.621    u_db_e_vec/gen[2].u/contador[0]_i_3__5_n_0
    SLICE_X81Y116        LUT4 (Prop_lut4_I3_O)        0.150     8.771 r  u_db_e_vec/gen[2].u/contador[0]_i_1__5/O
                         net (fo=21, routed)          0.994     9.765    u_db_e_vec/gen[2].u/contador[0]_i_1__5_n_0
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.581    15.003    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X79Y111        FDRE                                         r  u_db_e_vec/gen[2].u/contador_reg[7]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X79Y111        FDRE (Setup_fdre_C_R)       -0.631    14.613    u_db_e_vec/gen[2].u/contador_reg[7]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[3].u/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[3].u/contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.369%)  route 3.563ns (80.631%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.714     5.316    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_db_i_vec/gen[3].u/contador_reg[10]/Q
                         net (fo=2, routed)           0.589     6.362    u_db_i_vec/gen[3].u/contador_reg[10]
    SLICE_X86Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.486 f  u_db_i_vec/gen[3].u/contador[0]_i_5__0/O
                         net (fo=1, routed)           1.004     7.490    u_db_i_vec/gen[3].u/contador[0]_i_5__0_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I0_O)        0.124     7.614 f  u_db_i_vec/gen[3].u/contador[0]_i_3__0/O
                         net (fo=2, routed)           0.937     8.551    u_db_i_vec/gen[3].u/contador[0]_i_3__0_n_0
    SLICE_X88Y111        LUT4 (Prop_lut4_I3_O)        0.152     8.703 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     9.736    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595    15.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y107        FDRE (Setup_fdre_C_R)       -0.653    14.604    u_db_i_vec/gen[3].u/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[3].u/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[3].u/contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.369%)  route 3.563ns (80.631%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.714     5.316    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_db_i_vec/gen[3].u/contador_reg[10]/Q
                         net (fo=2, routed)           0.589     6.362    u_db_i_vec/gen[3].u/contador_reg[10]
    SLICE_X86Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.486 f  u_db_i_vec/gen[3].u/contador[0]_i_5__0/O
                         net (fo=1, routed)           1.004     7.490    u_db_i_vec/gen[3].u/contador[0]_i_5__0_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I0_O)        0.124     7.614 f  u_db_i_vec/gen[3].u/contador[0]_i_3__0/O
                         net (fo=2, routed)           0.937     8.551    u_db_i_vec/gen[3].u/contador[0]_i_3__0_n_0
    SLICE_X88Y111        LUT4 (Prop_lut4_I3_O)        0.152     8.703 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     9.736    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595    15.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y107        FDRE (Setup_fdre_C_R)       -0.653    14.604    u_db_i_vec/gen[3].u/contador_reg[1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[3].u/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[3].u/contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.369%)  route 3.563ns (80.631%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.714     5.316    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_db_i_vec/gen[3].u/contador_reg[10]/Q
                         net (fo=2, routed)           0.589     6.362    u_db_i_vec/gen[3].u/contador_reg[10]
    SLICE_X86Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.486 f  u_db_i_vec/gen[3].u/contador[0]_i_5__0/O
                         net (fo=1, routed)           1.004     7.490    u_db_i_vec/gen[3].u/contador[0]_i_5__0_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I0_O)        0.124     7.614 f  u_db_i_vec/gen[3].u/contador[0]_i_3__0/O
                         net (fo=2, routed)           0.937     8.551    u_db_i_vec/gen[3].u/contador[0]_i_3__0_n_0
    SLICE_X88Y111        LUT4 (Prop_lut4_I3_O)        0.152     8.703 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     9.736    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595    15.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y107        FDRE (Setup_fdre_C_R)       -0.653    14.604    u_db_i_vec/gen[3].u/contador_reg[2]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[3].u/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[3].u/contador_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.856ns (19.369%)  route 3.563ns (80.631%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.714     5.316    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y109        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.456     5.772 r  u_db_i_vec/gen[3].u/contador_reg[10]/Q
                         net (fo=2, routed)           0.589     6.362    u_db_i_vec/gen[3].u/contador_reg[10]
    SLICE_X86Y110        LUT3 (Prop_lut3_I0_O)        0.124     6.486 f  u_db_i_vec/gen[3].u/contador[0]_i_5__0/O
                         net (fo=1, routed)           1.004     7.490    u_db_i_vec/gen[3].u/contador[0]_i_5__0_n_0
    SLICE_X86Y110        LUT5 (Prop_lut5_I0_O)        0.124     7.614 f  u_db_i_vec/gen[3].u/contador[0]_i_3__0/O
                         net (fo=2, routed)           0.937     8.551    u_db_i_vec/gen[3].u/contador[0]_i_3__0_n_0
    SLICE_X88Y111        LUT4 (Prop_lut4_I3_O)        0.152     8.703 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     9.736    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595    15.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[3]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y107        FDRE (Setup_fdre_C_R)       -0.653    14.604    u_db_i_vec/gen[3].u/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 u_db_i_vec/gen[1].u/contador_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[1].u/contador_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.918ns (21.169%)  route 3.419ns (78.831%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.711     5.313    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X88Y113        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y113        FDRE (Prop_fdre_C_Q)         0.518     5.831 r  u_db_i_vec/gen[1].u/contador_reg[4]/Q
                         net (fo=2, routed)           1.000     6.831    u_db_i_vec/gen[1].u/contador_reg[4]
    SLICE_X89Y113        LUT4 (Prop_lut4_I0_O)        0.124     6.955 f  u_db_i_vec/gen[1].u/contador[0]_i_8__2/O
                         net (fo=1, routed)           0.665     7.620    u_db_i_vec/gen[1].u/contador[0]_i_8__2_n_0
    SLICE_X89Y113        LUT5 (Prop_lut5_I3_O)        0.124     7.744 f  u_db_i_vec/gen[1].u/contador[0]_i_3__2/O
                         net (fo=2, routed)           0.809     8.554    u_db_i_vec/gen[1].u/contador[0]_i_3__2_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.152     8.706 r  u_db_i_vec/gen[1].u/contador[0]_i_1__2/O
                         net (fo=21, routed)          0.944     9.650    u_db_i_vec/gen[1].u/contador[0]_i_1__2_n_0
    SLICE_X88Y116        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.589    15.011    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X88Y116        FDRE                                         r  u_db_i_vec/gen[1].u/contador_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X88Y116        FDRE (Setup_fdre_C_R)       -0.732    14.519    u_db_i_vec/gen[1].u/contador_reg[16]
  -------------------------------------------------------------------
                         required time                         14.519    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  4.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_db_i_vec/gen[1].u/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X86Y112        FDRE                                         r  u_db_i_vec/gen[1].u/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_db_i_vec/gen[1].u/debounced_reg/Q
                         net (fo=3, routed)           0.142     1.801    u_sin_i_vec/gen[1].u/sreg_reg[0]
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.868     2.033    u_sin_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.655    u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_db_i_vec/gen[3].u/entrada_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_i_vec/gen[3].u/debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.599     1.518    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X89Y111        FDRE                                         r  u_db_i_vec/gen[3].u/entrada_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_db_i_vec/gen[3].u/entrada_reg/Q
                         net (fo=3, routed)           0.098     1.758    u_db_i_vec/gen[3].u/entrada_reg_n_0
    SLICE_X88Y111        LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  u_db_i_vec/gen[3].u/debounced_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    u_db_i_vec/gen[3].u/debounced_i_1__0_n_0
    SLICE_X88Y111        FDRE                                         r  u_db_i_vec/gen[3].u/debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  u_db_i_vec/gen[3].u/debounced_reg/C
                         clock pessimism             -0.504     1.531    
    SLICE_X88Y111        FDRE (Hold_fdre_C_D)         0.120     1.651    u_db_i_vec/gen[3].u/debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_db_e_vec/gen[1].u/entrada_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_db_e_vec/gen[1].u/debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.593     1.512    u_db_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X85Y118        FDRE                                         r  u_db_e_vec/gen[1].u/entrada_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u_db_e_vec/gen[1].u/entrada_reg/Q
                         net (fo=3, routed)           0.098     1.752    u_db_e_vec/gen[1].u/entrada_reg_n_0
    SLICE_X84Y118        LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  u_db_e_vec/gen[1].u/debounced_i_1__6/O
                         net (fo=1, routed)           0.000     1.797    u_db_e_vec/gen[1].u/debounced_i_1__6_n_0
    SLICE_X84Y118        FDRE                                         r  u_db_e_vec/gen[1].u/debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     2.028    u_db_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X84Y118        FDRE                                         r  u_db_e_vec/gen[1].u/debounced_reg/C
                         clock pessimism             -0.502     1.525    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.120     1.645    u_db_e_vec/gen[1].u/debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_des_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.143%)  route 0.140ns (49.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X86Y114        FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/Q
                         net (fo=4, routed)           0.140     1.798    u_piso_actual/piso_deseado_0[2]
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y114        FDRE (Hold_fdre_C_D)         0.070     1.622    u_piso_actual/piso_des_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_db_i_vec/gen[4].u/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sin_i_vec/gen[4].u/SYNC_OUT_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.622%)  route 0.136ns (45.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    u_db_i_vec/gen[4].u/CLK_IBUF_BUFG
    SLICE_X84Y113        FDRE                                         r  u_db_i_vec/gen[4].u/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_db_i_vec/gen[4].u/debounced_reg/Q
                         net (fo=3, routed)           0.136     1.816    u_sin_i_vec/gen[4].u/sreg_reg[0]
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[4].u/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.868     2.033    u_sin_i_vec/gen[4].u/CLK_IBUF_BUFG
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[4].u/SYNC_OUT_reg_srl3/CLK
                         clock pessimism             -0.501     1.531    
    SLICE_X84Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.639    u_sin_i_vec/gen[4].u/SYNC_OUT_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_db_e_vec/gen[1].u/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.593     1.512    u_db_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X84Y118        FDRE                                         r  u_db_e_vec/gen[1].u/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.164     1.676 r  u_db_e_vec/gen[1].u/debounced_reg/Q
                         net (fo=3, routed)           0.132     1.809    u_sin_e_vec/gen[1].u/sreg_reg[0]
    SLICE_X84Y117        SRL16E                                       r  u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     2.029    u_sin_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X84Y117        SRL16E                                       r  u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X84Y117        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.629    u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_edge_e_vec/gen[1].u/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_edge_e_vec/gen[1].u/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.513    u_edge_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X84Y117        FDRE                                         r  u_edge_e_vec/gen[1].u/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_edge_e_vec/gen[1].u/sreg_reg[0]/Q
                         net (fo=2, routed)           0.119     1.796    u_edge_e_vec/gen[1].u/sreg[0]
    SLICE_X85Y116        FDRE                                         r  u_edge_e_vec/gen[1].u/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    u_edge_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X85Y116        FDRE                                         r  u_edge_e_vec/gen[1].u/sreg_reg[1]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.070     1.598    u_edge_e_vec/gen[1].u/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_db_i_vec/gen[2].u/debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sin_i_vec/gen[2].u/SYNC_OUT_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.779%)  route 0.165ns (50.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    u_db_i_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X84Y113        FDRE                                         r  u_db_i_vec/gen[2].u/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_fdre_C_Q)         0.164     1.679 r  u_db_i_vec/gen[2].u/debounced_reg/Q
                         net (fo=3, routed)           0.165     1.845    u_sin_i_vec/gen[2].u/sreg_reg[0]
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[2].u/SYNC_OUT_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.868     2.033    u_sin_i_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X84Y112        SRL16E                                       r  u_sin_i_vec/gen[2].u/SYNC_OUT_reg_srl3/CLK
                         clock pessimism             -0.501     1.531    
    SLICE_X84Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.640    u_sin_i_vec/gen[2].u/SYNC_OUT_reg_srl3
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_edge_e_vec/gen[3].u/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_edge_e_vec/gen[3].u/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.767%)  route 0.130ns (44.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.513    u_edge_e_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X84Y117        FDRE                                         r  u_edge_e_vec/gen[3].u/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y117        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  u_edge_e_vec/gen[3].u/sreg_reg[0]/Q
                         net (fo=3, routed)           0.130     1.808    u_edge_e_vec/gen[3].u/sreg_0[0]
    SLICE_X84Y118        FDRE                                         r  u_edge_e_vec/gen[3].u/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     2.028    u_edge_e_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X84Y118        FDRE                                         r  u_edge_e_vec/gen[3].u/sreg_reg[1]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X84Y118        FDRE (Hold_fdre_C_D)         0.063     1.589    u_edge_e_vec/gen[3].u/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_des_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.109%)  route 0.186ns (56.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.597     1.516    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X86Y114        FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y114        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=4, routed)           0.186     1.844    u_piso_actual/piso_deseado_0[0]
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X85Y114        FDRE (Hold_fdre_C_D)         0.070     1.622    u_piso_actual/piso_des_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y115   u_db_e_vec/gen[1].u/contador_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y117   u_db_e_vec/gen[1].u/contador_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y117   u_db_e_vec/gen[1].u/contador_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y118   u_db_e_vec/gen[1].u/contador_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y118   u_db_e_vec/gen[1].u/contador_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y118   u_db_e_vec/gen[1].u/contador_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y118   u_db_e_vec/gen[1].u/contador_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y119   u_db_e_vec/gen[1].u/contador_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X89Y119   u_db_e_vec/gen[1].u/contador_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[2].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[2].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[3].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[3].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[4].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[4].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y112   u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y112   u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[2].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[2].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[3].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[3].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[4].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y117   u_sin_e_vec/gen[4].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y112   u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X84Y112   u_sin_i_vec/gen[1].u/SYNC_OUT_reg_srl3/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.440ns  (logic 4.362ns (41.779%)  route 6.078ns (58.221%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_piso_actual/piso_des_reg[2]/Q
                         net (fo=9, routed)           0.855     6.622    u_piso_actual/piso_deseado[2]
    SLICE_X84Y114        LUT3 (Prop_lut3_I2_O)        0.152     6.774 r  u_piso_actual/LEDS_PISO_deseado_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.223    11.997    LEDS_PISO_deseado_OBUF[2]
    G13                  OBUF (Prop_obuf_I_O)         3.754    15.751 r  LEDS_PISO_deseado_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.751    LEDS_PISO_deseado[2]
    G13                                                               r  LEDS_PISO_deseado[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.333ns  (logic 4.203ns (40.671%)  route 6.131ns (59.329%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.315    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=6, routed)           0.672     6.506    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X84Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.630 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           5.458    12.088    LEDS_DISPLAYS_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.649 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.649    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 4.131ns (40.527%)  route 6.062ns (59.473%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_piso_actual/piso_des_reg[2]/Q
                         net (fo=9, routed)           1.182     6.950    u_piso_actual/piso_deseado[2]
    SLICE_X84Y111        LUT3 (Prop_lut3_I2_O)        0.124     7.074 r  u_piso_actual/LEDS_PISO_deseado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.880    11.953    LEDS_PISO_deseado_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.551    15.504 r  LEDS_PISO_deseado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.504    LEDS_PISO_deseado[1]
    F13                                                               r  LEDS_PISO_deseado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.176ns (42.179%)  route 5.724ns (57.821%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.315    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X84Y108        FDRE                                         r  u_piso_actual/piso_act_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y108        FDRE (Prop_fdre_C_Q)         0.518     5.833 f  u_piso_actual/piso_act_reg[0]/Q
                         net (fo=6, routed)           0.672     6.506    u_piso_actual/LEDS_DISPLAYS_OBUF[0]
    SLICE_X84Y107        LUT1 (Prop_lut1_I0_O)        0.124     6.630 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           5.052    11.681    LEDS_DISPLAYS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.215 r  LEDS_DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.215    LEDS_DISPLAYS[4]
    P15                                                               r  LEDS_DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 4.358ns (44.317%)  route 5.476ns (55.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456     5.767 f  u_piso_actual/piso_des_reg[2]/Q
                         net (fo=9, routed)           1.012     6.780    u_piso_actual/piso_deseado[2]
    SLICE_X85Y111        LUT3 (Prop_lut3_I0_O)        0.153     6.933 r  u_piso_actual/LEDS_PISO_deseado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.464    11.396    LEDS_PISO_deseado_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         3.749    15.145 r  LEDS_PISO_deseado_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.145    LEDS_PISO_deseado[0]
    E16                                                               r  LEDS_PISO_deseado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.106ns (43.224%)  route 5.393ns (56.776%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709     5.311    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.456     5.767 r  u_piso_actual/piso_des_reg[2]/Q
                         net (fo=9, routed)           0.855     6.622    u_piso_actual/piso_deseado[2]
    SLICE_X84Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.746 r  u_piso_actual/LEDS_PISO_deseado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.539    11.284    LEDS_PISO_deseado_OBUF[3]
    H16                  OBUF (Prop_obuf_I_O)         3.526    14.810 r  LEDS_PISO_deseado_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.810    LEDS_PISO_deseado[3]
    H16                                                               r  LEDS_PISO_deseado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.008ns (45.373%)  route 4.825ns (54.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.712     5.314    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y109        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.456     5.770 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          4.825    10.595    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    14.147 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.147    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 4.038ns (48.073%)  route 4.362ns (51.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.711     5.313    u_fsm/CLK_IBUF_BUFG
    SLICE_X84Y111        FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDPE (Prop_fdpe_C_Q)         0.518     5.831 r  u_fsm/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=5, routed)           4.362    10.193    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.714 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.714    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.118ns (56.790%)  route 3.134ns (43.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.712     5.314    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y109        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.419     5.733 r  u_fsm/FSM_onehot_estado_actual_reg[5]/Q
                         net (fo=4, routed)           3.134     8.867    LEDS_INDICADORES_ESTADOS_OBUF[5]
    E6                   OBUF (Prop_obuf_I_O)         3.699    12.566 r  LEDS_INDICADORES_ESTADOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.566    LEDS_INDICADORES_ESTADOS[5]
    E6                                                                r  LEDS_INDICADORES_ESTADOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.033ns (59.173%)  route 2.783ns (40.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.718     5.321    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  u_piso_actual/piso_act_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.783     8.559    lopt
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.136 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.136    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.379ns (79.250%)  route 0.361ns (20.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_piso_actual/piso_act_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.361     2.020    lopt_1
    D14                  OBUF (Prop_obuf_I_O)         1.238     3.258 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.258    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.359ns (74.566%)  route 0.463ns (25.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_fsm/FSM_onehot_estado_actual_reg[3]/Q
                         net (fo=3, routed)           0.463     2.122    LEDS_INDICADORES_ESTADOS_OBUF[3]
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.339 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.339    LEDS_INDICADORES_ESTADOS[3]
    J4                                                                r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.392ns (76.100%)  route 0.437ns (23.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_fsm/FSM_onehot_estado_actual_reg[2]/Q
                         net (fo=3, routed)           0.437     2.082    LEDS_INDICADORES_ESTADOS_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.264     3.346 r  LEDS_INDICADORES_ESTADOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.346    LEDS_INDICADORES_ESTADOS[2]
    J3                                                                r  LEDS_INDICADORES_ESTADOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.445ns (66.138%)  route 0.740ns (33.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_fsm/CLK_IBUF_BUFG
    SLICE_X84Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDCE (Prop_fdce_C_Q)         0.148     1.665 r  u_fsm/FSM_onehot_estado_actual_reg[1]/Q
                         net (fo=3, routed)           0.740     2.405    LEDS_INDICADORES_ESTADOS_OBUF[1]
    E7                   OBUF (Prop_obuf_I_O)         1.297     3.703 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.703    LEDS_INDICADORES_ESTADOS[1]
    E7                                                                r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_act_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.418ns (63.521%)  route 0.815ns (36.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.600     1.519    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  u_piso_actual/piso_act_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.815     2.475    lopt
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.752 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.752    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.407ns (58.886%)  route 0.983ns (41.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.599     1.518    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y109        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.128     1.646 r  u_fsm/FSM_onehot_estado_actual_reg[5]/Q
                         net (fo=4, routed)           0.983     2.629    LEDS_INDICADORES_ESTADOS_OBUF[5]
    E6                   OBUF (Prop_obuf_I_O)         1.279     3.908 r  LEDS_INDICADORES_ESTADOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.908    LEDS_INDICADORES_ESTADOS[5]
    E6                                                                r  LEDS_INDICADORES_ESTADOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.385ns (45.728%)  route 1.644ns (54.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.598     1.517    u_fsm/CLK_IBUF_BUFG
    SLICE_X84Y111        FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDPE (Prop_fdpe_C_Q)         0.164     1.681 r  u_fsm/FSM_onehot_estado_actual_reg[0]/Q
                         net (fo=5, routed)           1.644     3.326    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.547 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.547    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.227ns  (logic 1.413ns (43.785%)  route 1.814ns (56.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     1.656 f  u_piso_actual/piso_des_reg[0]/Q
                         net (fo=9, routed)           0.103     1.760    u_piso_actual/piso_deseado[0]
    SLICE_X84Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  u_piso_actual/LEDS_PISO_deseado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.711     3.515    LEDS_PISO_deseado_OBUF[3]
    H16                  OBUF (Prop_obuf_I_O)         1.227     4.742 r  LEDS_PISO_deseado_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.742    LEDS_PISO_deseado[3]
    H16                                                               r  LEDS_PISO_deseado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 1.393ns (42.027%)  route 1.922ns (57.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.599     1.518    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y109        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_fsm/FSM_onehot_estado_actual_reg[4]/Q
                         net (fo=35, routed)          1.922     3.581    LEDS_INDICADORES_ESTADOS_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.834 r  LEDS_INDICADORES_ESTADOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.834    LEDS_INDICADORES_ESTADOS[4]
    R18                                                               r  LEDS_INDICADORES_ESTADOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_des_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.482ns  (logic 1.504ns (43.196%)  route 1.978ns (56.804%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.596     1.515    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  u_piso_actual/piso_des_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_piso_actual/piso_des_reg[0]/Q
                         net (fo=9, routed)           0.283     1.940    u_piso_actual/piso_deseado[0]
    SLICE_X85Y111        LUT3 (Prop_lut3_I1_O)        0.051     1.991 r  u_piso_actual/LEDS_PISO_deseado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.695     3.685    LEDS_PISO_deseado_OBUF[0]
    E16                  OBUF (Prop_obuf_I_O)         1.312     4.997 r  LEDS_PISO_deseado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.997    LEDS_PISO_deseado[0]
    E16                                                               r  LEDS_PISO_deseado[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.631ns (18.772%)  route 7.057ns (81.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.998     8.688    u_piso_actual/u_piso_decoder/request_reg_reg[2]_1
    SLICE_X86Y114        FDCE                                         f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X86Y114        FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.631ns (18.772%)  route 7.057ns (81.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.998     8.688    u_piso_actual/u_piso_decoder/request_reg_reg[2]_1
    SLICE_X86Y114        FDCE                                         f  u_piso_actual/u_piso_decoder/request_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X86Y114        FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.631ns (18.772%)  route 7.057ns (81.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.998     8.688    u_piso_actual/u_piso_decoder/request_reg_reg[2]_1
    SLICE_X86Y114        FDCE                                         f  u_piso_actual/u_piso_decoder/request_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X86Y114        FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.792%)  route 6.610ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.550     8.241    u_fsm/RESET
    SLICE_X84Y111        FDPE                                         f  u_fsm/FSM_onehot_estado_actual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_fsm/CLK_IBUF_BUFG
    SLICE_X84Y111        FDPE                                         r  u_fsm/FSM_onehot_estado_actual_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.792%)  route 6.610ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.550     8.241    u_fsm/RESET
    SLICE_X84Y111        FDCE                                         f  u_fsm/FSM_onehot_estado_actual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_fsm/CLK_IBUF_BUFG
    SLICE_X84Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.792%)  route 6.610ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.550     8.241    u_fsm/RESET
    SLICE_X85Y111        FDCE                                         f  u_fsm/FSM_onehot_estado_actual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/FSM_onehot_estado_actual_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.241ns  (logic 1.631ns (19.792%)  route 6.610ns (80.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           5.059     6.566    u_fsm/E[0]
    SLICE_X84Y105        LUT1 (Prop_lut1_I0_O)        0.124     6.690 f  u_fsm/FSM_onehot_estado_actual[5]_i_3/O
                         net (fo=39, routed)          1.550     8.241    u_fsm/RESET
    SLICE_X85Y111        FDCE                                         f  u_fsm/FSM_onehot_estado_actual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.591     5.013    u_fsm/CLK_IBUF_BUFG
    SLICE_X85Y111        FDCE                                         r  u_fsm/FSM_onehot_estado_actual_reg[3]/C

Slack:                    inf
  Source:                 boton_i[3]
                            (input port)
  Destination:            u_db_i_vec/gen[3].u/contador_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.177ns  (logic 1.676ns (20.498%)  route 6.501ns (79.502%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  boton_i[3] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  boton_i_IBUF[3]_inst/O
                         net (fo=4, routed)           5.468     6.992    u_db_i_vec/gen[3].u/boton_i_IBUF[0]
    SLICE_X88Y111        LUT4 (Prop_lut4_I0_O)        0.152     7.144 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     8.177    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595     5.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[0]/C

Slack:                    inf
  Source:                 boton_i[3]
                            (input port)
  Destination:            u_db_i_vec/gen[3].u/contador_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.177ns  (logic 1.676ns (20.498%)  route 6.501ns (79.502%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  boton_i[3] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  boton_i_IBUF[3]_inst/O
                         net (fo=4, routed)           5.468     6.992    u_db_i_vec/gen[3].u/boton_i_IBUF[0]
    SLICE_X88Y111        LUT4 (Prop_lut4_I0_O)        0.152     7.144 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     8.177    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595     5.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[1]/C

Slack:                    inf
  Source:                 boton_i[3]
                            (input port)
  Destination:            u_db_i_vec/gen[3].u/contador_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.177ns  (logic 1.676ns (20.498%)  route 6.501ns (79.502%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  boton_i[3] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  boton_i_IBUF[3]_inst/O
                         net (fo=4, routed)           5.468     6.992    u_db_i_vec/gen[3].u/boton_i_IBUF[0]
    SLICE_X88Y111        LUT4 (Prop_lut4_I0_O)        0.152     7.144 r  u_db_i_vec/gen[3].u/contador[0]_i_1__0/O
                         net (fo=21, routed)          1.033     8.177    u_db_i_vec/gen[3].u/contador[0]_i_1__0_n_0
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.595     5.017    u_db_i_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  u_db_i_vec/gen[3].u/contador_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/piso_act_reg[0]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.275ns (39.968%)  route 0.412ns (60.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           0.412     0.687    u_piso_actual/E[0]
    SLICE_X0Y145         FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y145         FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica_2/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/piso_act_reg[0]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.275ns (17.942%)  route 1.256ns (82.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=7, routed)           1.256     1.530    u_piso_actual/E[0]
    SLICE_X0Y84          FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.871     2.036    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  u_piso_actual/piso_act_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 boton_e[2]
                            (input port)
  Destination:            u_db_e_vec/gen[2].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.665ns  (logic 0.251ns (15.049%)  route 1.415ns (84.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  boton_e[2] (IN)
                         net (fo=0)                   0.000     0.000    boton_e[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  boton_e_IBUF[2]_inst/O
                         net (fo=4, routed)           1.415     1.665    u_db_e_vec/gen[2].u/boton_e_IBUF[0]
    SLICE_X81Y116        FDRE                                         r  u_db_e_vec/gen[2].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     2.026    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X81Y116        FDRE                                         r  u_db_e_vec/gen[2].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_e[2]
                            (input port)
  Destination:            u_db_e_vec/gen[2].u/debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.296ns (17.655%)  route 1.379ns (82.345%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  boton_e[2] (IN)
                         net (fo=0)                   0.000     0.000    boton_e[2]
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  boton_e_IBUF[2]_inst/O
                         net (fo=4, routed)           1.379     1.630    u_db_e_vec/gen[2].u/boton_e_IBUF[0]
    SLICE_X81Y117        LUT4 (Prop_lut4_I0_O)        0.045     1.675 r  u_db_e_vec/gen[2].u/debounced_i_1__5/O
                         net (fo=1, routed)           0.000     1.675    u_db_e_vec/gen[2].u/debounced_i_1__5_n_0
    SLICE_X81Y117        FDRE                                         r  u_db_e_vec/gen[2].u/debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.859     2.025    u_db_e_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X81Y117        FDRE                                         r  u_db_e_vec/gen[2].u/debounced_reg/C

Slack:                    inf
  Source:                 boton_e[1]
                            (input port)
  Destination:            u_db_e_vec/gen[1].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.249ns (14.422%)  route 1.479ns (85.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D17                                               0.000     0.000 r  boton_e[1] (IN)
                         net (fo=0)                   0.000     0.000    boton_e[1]
    D17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  boton_e_IBUF[1]_inst/O
                         net (fo=4, routed)           1.479     1.729    u_db_e_vec/gen[1].u/boton_e_IBUF[0]
    SLICE_X85Y118        FDRE                                         r  u_db_e_vec/gen[1].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     2.028    u_db_e_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X85Y118        FDRE                                         r  u_db_e_vec/gen[1].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_i[4]
                            (input port)
  Destination:            u_db_i_vec/gen[4].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.234ns (13.063%)  route 1.559ns (86.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  boton_i[4] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[4]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  boton_i_IBUF[4]_inst/O
                         net (fo=4, routed)           1.559     1.793    u_db_i_vec/gen[4].u/boton_i_IBUF[0]
    SLICE_X83Y113        FDRE                                         r  u_db_i_vec/gen[4].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    u_db_i_vec/gen[4].u/CLK_IBUF_BUFG
    SLICE_X83Y113        FDRE                                         r  u_db_i_vec/gen[4].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_i[1]
                            (input port)
  Destination:            u_db_i_vec/gen[1].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.278ns (15.411%)  route 1.524ns (84.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  boton_i[1] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[1]
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  boton_i_IBUF[1]_inst/O
                         net (fo=4, routed)           1.524     1.802    u_db_i_vec/gen[1].u/boton_i_IBUF[0]
    SLICE_X85Y112        FDRE                                         r  u_db_i_vec/gen[1].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.868     2.033    u_db_i_vec/gen[1].u/CLK_IBUF_BUFG
    SLICE_X85Y112        FDRE                                         r  u_db_i_vec/gen[1].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_i[2]
                            (input port)
  Destination:            u_db_i_vec/gen[2].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.268ns (14.818%)  route 1.541ns (85.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  boton_i[2] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[2]
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  boton_i_IBUF[2]_inst/O
                         net (fo=4, routed)           1.541     1.809    u_db_i_vec/gen[2].u/boton_i_IBUF[0]
    SLICE_X83Y112        FDRE                                         r  u_db_i_vec/gen[2].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.868     2.033    u_db_i_vec/gen[2].u/CLK_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  u_db_i_vec/gen[2].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_e[3]
                            (input port)
  Destination:            u_db_e_vec/gen[3].u/entrada_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.251ns (13.542%)  route 1.601ns (86.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  boton_e[3] (IN)
                         net (fo=0)                   0.000     0.000    boton_e[3]
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  boton_e_IBUF[3]_inst/O
                         net (fo=4, routed)           1.601     1.851    u_db_e_vec/gen[3].u/boton_e_IBUF[0]
    SLICE_X83Y114        FDRE                                         r  u_db_e_vec/gen[3].u/entrada_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    u_db_e_vec/gen[3].u/CLK_IBUF_BUFG
    SLICE_X83Y114        FDRE                                         r  u_db_e_vec/gen[3].u/entrada_reg/C

Slack:                    inf
  Source:                 boton_i[4]
                            (input port)
  Destination:            u_db_i_vec/gen[4].u/debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.279ns (14.730%)  route 1.617ns (85.270%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  boton_i[4] (IN)
                         net (fo=0)                   0.000     0.000    boton_i[4]
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  boton_i_IBUF[4]_inst/O
                         net (fo=4, routed)           1.617     1.851    u_db_i_vec/gen[4].u/boton_i_IBUF[0]
    SLICE_X84Y113        LUT4 (Prop_lut4_I0_O)        0.045     1.896 r  u_db_i_vec/gen[4].u/debounced_i_1/O
                         net (fo=1, routed)           0.000     1.896    u_db_i_vec/gen[4].u/debounced_i_1_n_0
    SLICE_X84Y113        FDRE                                         r  u_db_i_vec/gen[4].u/debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.866     2.032    u_db_i_vec/gen[4].u/CLK_IBUF_BUFG
    SLICE_X84Y113        FDRE                                         r  u_db_i_vec/gen[4].u/debounced_reg/C





