// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.888000,HLS_SYN_LAT=111119,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1179,HLS_SYN_LUT=1510,HLS_VERSION=2023_2}" *)

module main (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_return
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [13:0] w_address0;
reg    w_ce0;
wire   [3:0] w_q0;
wire   [6:0] add_ln29_fu_115_p2;
reg   [6:0] add_ln29_reg_148;
wire    ap_CS_fsm_state5;
wire   [2:0] az_q0;
reg   [2:0] temp_reg_158;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln31_fu_126_p2;
reg   [0:0] icmp_ln31_reg_163;
wire    ap_CS_fsm_state7;
reg   [6:0] data_address0;
reg    data_ce0;
reg    data_we0;
reg   [31:0] data_d0;
wire   [31:0] data_q0;
reg   [6:0] data_1_address0;
reg    data_1_ce0;
reg    data_1_we0;
reg   [31:0] data_1_d0;
wire   [31:0] data_1_q0;
reg   [6:0] data_2_address0;
reg    data_2_ce0;
reg    data_2_we0;
reg   [31:0] data_2_d0;
wire   [31:0] data_2_q0;
reg   [6:0] az_address0;
reg    az_ce0;
reg    az_we0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0;
wire   [2:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0;
wire   [31:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_idle;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0;
wire   [6:0] grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0;
wire   [13:0] grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0;
wire    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0;
reg    grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln29_fu_121_p1;
wire   [0:0] icmp_ln29_fu_109_p2;
reg   [6:0] j_fu_38;
reg    ap_block_state8_on_subcall_done;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg = 1'b0;
#0 grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg = 1'b0;
#0 j_fu_38 = 7'd0;
end

main_w_ROM_AUTO_1R #(
    .DataWidth( 4 ),
    .AddressRange( 10000 ),
    .AddressWidth( 14 ))
w_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_address0),
    .ce0(w_ce0),
    .q0(w_q0)
);

main_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 67 ),
    .AddressWidth( 7 ))
data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_address0),
    .ce0(data_ce0),
    .we0(data_we0),
    .d0(data_d0),
    .q0(data_q0)
);

main_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 67 ),
    .AddressWidth( 7 ))
data_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_1_address0),
    .ce0(data_1_ce0),
    .we0(data_1_we0),
    .d0(data_1_d0),
    .q0(data_1_q0)
);

main_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 67 ),
    .AddressWidth( 7 ))
data_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_2_address0),
    .ce0(data_2_ce0),
    .we0(data_2_we0),
    .d0(data_2_d0),
    .q0(data_2_q0)
);

main_az_RAM_AUTO_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
az_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(az_address0),
    .ce0(az_ce0),
    .we0(az_we0),
    .d0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0),
    .q0(az_q0)
);

main_main_Pipeline_VITIS_LOOP_17_1 grp_main_Pipeline_VITIS_LOOP_17_1_fu_70(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready),
    .az_address0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0),
    .az_ce0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0),
    .az_we0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0),
    .az_d0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_d0),
    .data_2_address0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0),
    .data_2_ce0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0),
    .data_2_we0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0),
    .data_2_d0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0),
    .data_1_address0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0),
    .data_1_ce0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0),
    .data_1_we0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0),
    .data_1_d0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0),
    .data_we0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0),
    .data_d0(grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0)
);

main_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1 grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0),
    .data_we0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0),
    .data_d0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0),
    .data_q0(data_q0),
    .data_1_address0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0),
    .data_1_ce0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0),
    .data_1_we0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0),
    .data_1_d0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0),
    .data_1_q0(data_1_q0),
    .data_2_address0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0),
    .data_2_ce0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0),
    .data_2_we0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0),
    .data_2_d0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0),
    .data_2_q0(data_2_q0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0),
    .w_q0(w_q0)
);

main_main_Pipeline_VITIS_LOOP_32_4 grp_main_Pipeline_VITIS_LOOP_32_4_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start),
    .ap_done(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done),
    .ap_idle(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_idle),
    .ap_ready(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready),
    .zext_ln29_1(j_fu_38),
    .data_address0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0),
    .data_ce0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0),
    .data_q0(data_q0),
    .data_1_address0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0),
    .data_1_ce0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0),
    .data_1_q0(data_1_q0),
    .data_2_address0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0),
    .data_2_ce0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0),
    .data_2_q0(data_2_q0),
    .w_address0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0),
    .w_ce0(grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0),
    .w_q0(w_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_fu_126_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_ready == 1'b1)) begin
            grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_38 <= 7'd0;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        j_fu_38 <= add_ln29_reg_148;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln29_reg_148 <= add_ln29_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln31_reg_163 <= icmp_ln31_fu_126_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        temp_reg_158 <= az_q0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln29_fu_109_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln29_fu_109_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        az_address0 = zext_ln29_fu_121_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        az_address0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_address0;
    end else begin
        az_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        az_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        az_ce0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_ce0;
    end else begin
        az_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        az_we0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_az_we0;
    end else begin
        az_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_1_address0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_1_address0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_1_address0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_address0;
    end else begin
        data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_1_ce0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_1_ce0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_1_ce0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_ce0;
    end else begin
        data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_1_d0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_1_d0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_d0;
    end else begin
        data_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_1_we0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_1_we0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_1_we0;
    end else begin
        data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_2_address0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_2_address0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_2_address0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_address0;
    end else begin
        data_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_2_ce0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_2_ce0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_2_ce0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_ce0;
    end else begin
        data_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_2_d0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_2_d0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_d0;
    end else begin
        data_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_2_we0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_2_we0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_2_we0;
    end else begin
        data_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_address0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_address0;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_ce0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_ce0;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_d0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_d0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_d0;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_we0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_data_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_we0 = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_data_we0;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_address0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_address0;
    end else begin
        w_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_163 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_w_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        w_ce0 = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_w_ce0;
    end else begin
        w_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln29_fu_109_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln29_fu_115_p2 = (j_fu_38 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state8_on_subcall_done = ((icmp_ln31_reg_163 == 1'd0) & (grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_done == 1'b0));
end

assign ap_return = 32'd0;

assign grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start = grp_main_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_14_1_fu_82_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start = grp_main_Pipeline_VITIS_LOOP_17_1_fu_70_ap_start_reg;

assign grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start = grp_main_Pipeline_VITIS_LOOP_32_4_fu_91_ap_start_reg;

assign icmp_ln29_fu_109_p2 = ((j_fu_38 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_126_p2 = ((temp_reg_158 == 3'd1) ? 1'b1 : 1'b0);

assign zext_ln29_fu_121_p1 = j_fu_38;

endmodule //main
