// Seed: 2564630985
module module_0 #(
    parameter id_3 = 32'd14
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  assign module_1.id_13 = 0;
  input wire _id_3;
  output wire id_2;
  input wire id_1;
  wire [id_3 : {  1  }] id_5, id_6;
  id_7(
      -1'h0, 1'h0, id_5, id_3
  );
endmodule
module module_1 #(
    parameter id_11 = 32'd49,
    parameter id_8  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  output wire id_12;
  input wire _id_11;
  output wire id_10;
  output supply1 id_9;
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9 = 1'h0;
  assign id_7 = id_11, id_8 = $unsigned(id_8);
  ;
  logic [1 : id_11] id_13, id_14 = -1 == 1;
  assign id_9 = 1;
  wire id_15, id_16;
  wire [1 : id_8  / ""] id_17;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_8,
      id_15
  );
  wire id_18;
endmodule
