
-- VHDL Instantiation Created from source file Tb_sEU.vhd -- 15:08:12 10/17/2016
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT Tb_sEU
	PORT(       
		);
	END COMPONENT;

	Inst_Tb_sEU: Tb_sEU PORT MAP(
	);


