// Seed: 1744631966
module module_0;
  tri0 id_1;
  assign module_2.id_21 = 0;
  wand id_2;
  localparam id_3 = 1;
  id_5 :
  assert property (@(1) -1) @(id_2) @(posedge id_5) id_1 = -1;
endmodule
program module_1 (
    input wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    output wire id_4,
    output supply1 id_5,
    output wand id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_20;
  assign id_3 = id_7;
  module_0 modCall_1 ();
  for (id_21 = id_6; -1'h0; id_5 = (-1))
  always
    if (1) id_7 = 1'h0;
    else if (1 == id_6)
      if (id_20 ? id_11 : id_17) begin : LABEL_0
        #1 id_14 <= id_10 ? -1'h0 : 1 ^ 'b0;
      end else id_15 = -1;
endmodule
