// Seed: 2694271248
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3
    , id_10, id_11,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri id_8
    , id_12
);
  assign id_12[1'd0-1-:1] = id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    output wor id_11
);
  module_0(
      id_10, id_4, id_4, id_5, id_0, id_4, id_4, id_3, id_11
  );
endmodule
