Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 31 16:55:41 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2304 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5222 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.771        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.771        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 2.055ns (48.558%)  route 2.177ns (51.442%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.555 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.555    clk_gen/count20_carry__5_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.820 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.820    clk_gen/count20_carry__6_n_6
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.990ns (47.755%)  route 2.177ns (52.245%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.555 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.555    clk_gen/count20_carry__5_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.755 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.755    clk_gen/count20_carry__6_n_5
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.971ns (47.516%)  route 2.177ns (52.484%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 14.327 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.555 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.555    clk_gen/count20_carry__5_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.736 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.736    clk_gen/count20_carry__6_n_7
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.327    14.327    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.240    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.059    14.591    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.868ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.957ns (47.338%)  route 2.177ns (52.662%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.722 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.722    clk_gen/count20_carry__5_n_6
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.326    14.326    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.240    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.059    14.590    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  5.868    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.952ns (47.275%)  route 2.177ns (52.725%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.717 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.717    clk_gen/count20_carry__5_n_4
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.326    14.326    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.240    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.059    14.590    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.892ns (46.497%)  route 2.177ns (53.503%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.657 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.657    clk_gen/count20_carry__5_n_5
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.326    14.326    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.240    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.059    14.590    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 1.873ns (46.246%)  route 2.177ns (53.754%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.457 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.457    clk_gen/count20_carry__4_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.638 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.638    clk_gen/count20_carry__5_n_7
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.326    14.326    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.240    14.566    
                         clock uncertainty           -0.035    14.531    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)        0.059    14.590    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 1.859ns (46.060%)  route 2.177ns (53.940%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.624 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.624    clk_gen/count20_carry__4_n_6
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.325    14.325    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.059    14.589    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.854ns (45.993%)  route 2.177ns (54.007%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.619 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.619    clk_gen/count20_carry__4_n_4
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.325    14.325    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.059    14.589    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.794ns (45.177%)  route 2.177ns (54.823%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429     4.588    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.379     4.967 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.812     5.779    clk_gen/count2[11]
    SLICE_X59Y31         LUT4 (Prop_lut4_I2_O)        0.119     5.898 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.434     6.332    clk_gen/count20_carry_i_8_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.267     6.599 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           0.931     7.530    clk_gen/count20_carry_i_4_n_0
    SLICE_X58Y30         LUT5 (Prop_lut5_I2_O)        0.105     7.635 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.635    clk_gen/count2_0[4]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.967 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.967    clk_gen/count20_carry_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.065 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.065    clk_gen/count20_carry__0_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.163 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.163    clk_gen/count20_carry__1_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.261 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.261    clk_gen/count20_carry__2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.359 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.359    clk_gen/count20_carry__3_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.559 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.559    clk_gen/count20_carry__4_n_5
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.325    14.325    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.240    14.565    
                         clock uncertainty           -0.035    14.530    
    SLICE_X58Y35         FDRE (Setup_fdre_C_D)        0.059    14.589    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.470    clk_gen/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.778    clk_gen/count2[0]
    SLICE_X59Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_gen/count2[0]_i_1_n_0
    SLICE_X59Y31         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    clk_gen/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.561    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.470    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    clk_gen/count2[7]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.850    clk_gen/count20_carry__0_n_5
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.105     1.575    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.128     1.742    clk_gen/count2[19]
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.853    clk_gen/count20_carry__3_n_5
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     1.985    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.588     1.471    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.129     1.741    clk_gen/count2[11]
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.852    clk_gen/count20_carry__1_n_5
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.856     1.983    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.129     1.743    clk_gen/count2[23]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.854    clk_gen/count20_carry__4_n_5
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.859     1.986    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.591     1.474    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.744    clk_gen/count2[31]
    SLICE_X58Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.855    clk_gen/count20_carry__6_n_5
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.860     1.987    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X58Y37         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.586     1.469    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.129     1.739    clk_gen/count2[3]
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.850    clk_gen/count20_carry_n_5
    SLICE_X58Y30         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.854     1.981    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X58Y30         FDRE (Hold_fdre_C_D)         0.105     1.574    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.251%)  route 0.192ns (50.749%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.589     1.472    clk_gen/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.192     1.805    clk_gen/clk_5KHz_reg_0
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.850 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.850    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X59Y33         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.857     1.984    clk_gen/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.091     1.563    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.587     1.470    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.739    clk_gen/count2[7]
    SLICE_X58Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.883 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.883    clk_gen/count20_carry__0_n_4
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.855     1.982    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.105     1.575    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.590     1.473    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.128     1.742    clk_gen/count2[19]
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.886    clk_gen/count20_carry__3_n_4
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.858     1.985    clk_gen/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y31   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y48   reg_hex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y34   clk_gen/count2_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y31   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   clk_gen/count2_reg[13]/C



