Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:26:03 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[9]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[9]
                                                                      r  st/peeklatch[100]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[100]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[100]
                         FDRE                                         r  peeklatch_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[100]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[10]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[10]
                                                                      r  st/peeklatch[101]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[101]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[101]
                         FDRE                                         r  peeklatch_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[101]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[11]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[11]
                                                                      r  st/peeklatch[102]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[102]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[102]
                         FDRE                                         r  peeklatch_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[102]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[12]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[12]
                                                                      r  st/peeklatch[103]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[103]_i_2/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[103]
                         FDRE                                         r  peeklatch_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[103]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[4]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[4]
                                                                      r  st/peeklatch[95]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[95]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[95]
                         FDRE                                         r  peeklatch_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[95]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[95]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[5]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[5]
                                                                      r  st/peeklatch[96]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[96]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[96]
                         FDRE                                         r  peeklatch_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[96]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[96]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[6]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[6]
                                                                      r  st/peeklatch[97]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[97]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[97]
                         FDRE                                         r  peeklatch_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[97]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[97]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[7]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[7]
                                                                      r  st/peeklatch[98]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[98]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[98]
                         FDRE                                         r  peeklatch_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[98]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[98]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 st/data7_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            peeklatch_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  st/data7_reg[8]/Q
                         net (fo=1, unplaced)         0.100     0.803    st/data7[8]
                                                                      r  st/peeklatch[99]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.064     0.867 r  st/peeklatch[99]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    peekdata[99]
                         FDRE                                         r  peeklatch_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[99]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    peeklatch_reg[99]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 rayint/rgAddrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            rayint/rayaddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.182ns (64.459%)  route 0.100ns (35.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.253     0.585    rayint/tm3_clk_v0_IBUF_BUFG
                                                                      r  rayint/rgAddrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  rayint/rgAddrl_reg[0]/Q
                         net (fo=1, unplaced)         0.100     0.803    boundcont10/I27[0]
                                                                      r  boundcont10/rayaddr[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.064     0.867 r  boundcont10/rayaddr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.867    rayint/I3[0]
                         FDRE                                         r  rayint/rayaddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0
                                                                      r  tm3_clk_v0_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  tm3_clk_v0_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1489, unplaced)      0.267     0.781    rayint/tm3_clk_v0_IBUF_BUFG
                                                                      r  rayint/rayaddr_reg[0]/C
                         clock pessimism             -0.183     0.598    
                         FDRE (Hold_fdre_C_D)         0.087     0.685    rayint/rayaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.182    




