
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003681                       # Number of seconds simulated
sim_ticks                                  3680713050                       # Number of ticks simulated
final_tick                               533252057304                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 339162                       # Simulator instruction rate (inst/s)
host_op_rate                                   438877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 314932                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918272                       # Number of bytes of host memory used
host_seconds                                 11687.32                       # Real time elapsed on the host
sim_insts                                  3963900176                       # Number of instructions simulated
sim_ops                                    5129299566                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       746752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       551296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       735872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       387456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2442752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       309120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            309120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5834                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4307                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5749                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3027                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19084                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2415                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2415                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1460587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    202882428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1564914                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    149779674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1356259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    199926479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1425811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    105266560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               663662711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1460587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1564914                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1356259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1425811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5807570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83983727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83983727                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83983727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1460587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    202882428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1564914                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    149779674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1356259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    199926479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1425811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    105266560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              747646438                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8826651                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3088385                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2535882                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206953                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1249882                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193559                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8850                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16807851                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3088385                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492721                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3599075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040052                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        826417                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633500                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8575361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.404939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.311600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4976286     58.03%     58.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355028      4.14%     62.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335971      3.92%     66.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315531      3.68%     69.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261855      3.05%     72.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187881      2.19%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135194      1.58%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209254      2.44%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798361     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8575361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349893                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.904216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476764                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       792473                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3438458                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41591                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        826072                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496519                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19977728                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10450                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        826072                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3659548                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         431846                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        80051                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290603                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287238                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19376605                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          123                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156616                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           48                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26870304                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90263352                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90263352                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10075158                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3581                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1878                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702240                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23561                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413032                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18053443                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3488                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609924                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23558                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5720128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17486707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8575361                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703709                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840228                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3094120     36.08%     36.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1714301     19.99%     56.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353596     15.78%     71.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816912      9.53%     81.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835120      9.74%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379284      4.42%     95.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243864      2.84%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67701      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70463      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8575361                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64233     58.61%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21622     19.73%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23733     21.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12016411     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200621      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543531     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847767      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609924                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.655206                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109588                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007501                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37928354                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23777286                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14237392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14719512                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45782                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668531                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          388                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232262                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        826072                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         344288                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16437                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18056932                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900891                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014230                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1868                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1357                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116949                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14368051                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464982                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241872                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299321                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018279                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834339                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.627803                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14248031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14237392                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205315                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24914256                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.613000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369480                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5818559                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206116                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7749289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109897                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3160996     40.79%     40.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047865     26.43%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849205     10.96%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430410      5.55%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451841      5.83%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226332      2.92%     92.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154755      2.00%     94.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88947      1.15%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338938      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7749289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338938                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25467946                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36942143                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 251290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.882665                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.882665                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.132933                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.132933                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64945255                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19483334                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18743427                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8826651                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3092505                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2693690                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202590                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1560180                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1497986                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218490                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6271                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3772387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17167273                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3092505                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1716476                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3641417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         941439                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        425837                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1854977                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96789                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8577235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.309354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4935818     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          650201      7.58%     65.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          322987      3.77%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          239941      2.80%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197425      2.30%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170944      1.99%     75.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59302      0.69%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213298      2.49%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1787319     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8577235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350360                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.944936                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3906858                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       399466                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3518548                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17841                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        734518                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342629                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3094                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19212472                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4715                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        734518                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4069922                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         193934                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46175                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3371791                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       160891                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18612890                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78184                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24680725                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84781023                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84781023                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16258686                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8421999                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2307                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1206                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           404938                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2833685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       649584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8427                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       161145                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17525534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14962813                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19909                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5011532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13651565                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8577235                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.744480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.860419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3076582     35.87%     35.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1841192     21.47%     57.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       905003     10.55%     67.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1075673     12.54%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       819939      9.56%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       516942      6.03%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224674      2.62%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65754      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51476      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8577235                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63734     73.26%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13200     15.17%     88.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10068     11.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11751691     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119830      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1094      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2546918     17.02%     96.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       543280      3.63%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14962813                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.695186                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87002                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38609766                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22539485                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14450798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15049815                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24629                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       785866                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168668                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        734518                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9077                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17527842                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2833685                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       649584                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1196                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221732                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14641333                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2437324                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       321474                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2965715                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2193984                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528391                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658764                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14477628                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14450798                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8703119                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21488732                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.637178                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405008                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10890757                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12393759                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5134260                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2231                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200685                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7842717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.580289                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3664364     46.72%     46.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1673276     21.34%     68.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       908736     11.59%     79.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       332049      4.23%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283883      3.62%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125865      1.60%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       306340      3.91%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81665      1.04%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       466539      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7842717                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10890757                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12393759                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2528732                       # Number of memory references committed
system.switch_cpus1.commit.loads              2047816                       # Number of loads committed
system.switch_cpus1.commit.membars               1110                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1937801                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10825572                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169112                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       466539                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24904093                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35791572                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 249416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10890757                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12393759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10890757                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810472                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810472                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233849                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233849                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67769683                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18981034                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19798993                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2226                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8826651                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3139245                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2546250                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213850                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1297429                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1235456                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333555                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9185                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3287408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17314520                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3139245                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1569011                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3655402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1124988                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        632796                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1617091                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8481857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.516705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.322085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4826455     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          229147      2.70%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259781      3.06%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          476595      5.62%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          212664      2.51%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          329234      3.88%     74.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          180465      2.13%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          151904      1.79%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1815612     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8481857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355655                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.961618                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3470819                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       583489                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3487086                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        36283                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904177                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       534558                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2773                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20607245                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4798                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904177                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3660635                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         171727                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       146934                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3329477                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       268900                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19806433                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5643                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        144436                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1498                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27740320                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92261138                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92261138                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17060317                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10679950                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4144                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2484                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           683858                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1845912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       943080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13136                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       368181                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18605395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4139                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14975555                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29090                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6280148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18819051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          769                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8481857                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765599                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2987080     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1777169     20.95%     56.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1254455     14.79%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       849994     10.02%     80.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       694472      8.19%     89.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       383640      4.52%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375771      4.43%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        85428      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73848      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8481857                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108615     77.25%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15194     10.81%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16800     11.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12490673     83.41%     83.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212027      1.42%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1493070      9.97%     94.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       778135      5.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14975555                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.696629                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             140610                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009389                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38602662                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24889837                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14544977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15116165                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29979                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       720570                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237858                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904177                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          73300                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9758                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18609537                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1845912                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       943080                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2458                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249315                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14695718                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1392906                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279832                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2143593                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2080610                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            750687                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.664926                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14556500                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14544977                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9520888                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26722240                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.647848                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356291                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9999489                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12281405                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6328206                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3370                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216603                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7577680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.620734                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.157748                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3021556     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2046998     27.01%     66.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838538     11.07%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       420273      5.55%     83.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       430937      5.69%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       171366      2.26%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186279      2.46%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95604      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       366129      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7577680                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9999489                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12281405                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus2.commit.loads              1125339                       # Number of loads committed
system.switch_cpus2.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1765695                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11064589                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       366129                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25820993                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38124250                       # The number of ROB writes
system.switch_cpus2.timesIdled                   6800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 344794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9999489                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12281405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9999489                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.882710                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.882710                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.132875                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.132875                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66067607                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20111234                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19066691                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3362                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8826651                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3207491                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2611405                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       217235                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1340276                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1253432                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          339124                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3366712                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17509991                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3207491                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1592556                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3884181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1114728                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        540697                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1649395                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8687114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.319286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4802933     55.29%     55.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          402922      4.64%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          401560      4.62%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          502165      5.78%     70.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          152700      1.76%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          195992      2.26%     74.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162039      1.87%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          151310      1.74%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1915493     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8687114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.363387                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.983764                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3530451                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       513044                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3713010                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        35394                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        895208                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       544580                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20878011                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1774                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        895208                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3690593                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          69859                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       257377                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3586070                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       188000                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20160437                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        117180                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        50205                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28302887                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93937151                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93937151                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17606915                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10695901                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3760                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2010                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           517538                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1865820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       967193                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8964                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       398783                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18953091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3772                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15269016                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30674                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6296601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19049149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8687114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.757663                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.901907                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3110786     35.81%     35.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1769670     20.37%     56.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1249736     14.39%     70.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       839728      9.67%     80.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       810837      9.33%     89.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       401321      4.62%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       374814      4.31%     98.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59923      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70299      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8687114                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96411     76.18%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15592     12.32%     88.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14561     11.50%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12767071     83.61%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       191225      1.25%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1746      0.01%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1513910      9.91%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       795064      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15269016                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729876                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126564                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008289                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39382380                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25253591                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14846887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15395580                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        18764                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       716604                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237624                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        895208                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          45761                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5539                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18956867                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1865820                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       967193                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1995                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       132086                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254141                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15009677                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1413033                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       259335                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2184755                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2144884                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771722                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.700495                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14864296                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14846887                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9641072                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27200348                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.682052                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354447                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10241587                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12624811                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6332080                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       218846                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7791906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620247                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155774                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3098183     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2112477     27.11%     66.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       857130     11.00%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466933      5.99%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       413154      5.30%     89.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       170906      2.19%     91.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191781      2.46%     93.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111293      1.43%     95.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370049      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7791906                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10241587                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12624811                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1878785                       # Number of memory references committed
system.switch_cpus3.commit.loads              1149216                       # Number of loads committed
system.switch_cpus3.commit.membars               1774                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1832104                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11364802                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       260923                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370049                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26378566                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38809850                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 139537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10241587                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12624811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10241587                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861844                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861844                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160303                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160303                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67374994                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20639577                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19281370                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3554                       # number of misc regfile writes
system.l2.replacements                          19222                       # number of replacements
system.l2.tagsinuse                       2046.857319                       # Cycle average of tags in use
system.l2.total_refs                            14997                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21270                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.705078                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            32.600165                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.878712                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    614.085400                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.673740                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    417.709607                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.295224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    503.832208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.349539                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    305.644518                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             74.452296                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             29.433011                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             33.450793                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             21.452104                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015918                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001894                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.299846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.203960                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.246012                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001636                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.149240                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.036354                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.014372                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.016333                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.010475                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999442                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4532                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1767                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          959                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8643                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3159                       # number of Writeback hits
system.l2.Writeback_hits::total                  3159                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   143                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4573                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1000                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8786                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4573                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1387                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1818                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1000                       # number of overall hits
system.l2.overall_hits::total                    8786                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5827                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4295                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5739                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3027                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19055                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  30                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5834                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5749                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3027                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19085                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5834                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4308                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5749                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3027                       # number of overall misses
system.l2.overall_misses::total                 19085                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2042048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    290884595                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2011319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    198634939                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1989472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    265192099                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2103065                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    138557138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       901414675                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       286449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       604695                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       466836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1357980                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2042048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    291171044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2011319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    199239634                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1989472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    265658935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2103065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    138557138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        902772655                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2042048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    291171044                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2011319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    199239634                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1989472                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    265658935                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2103065                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    138557138                       # number of overall miss cycles
system.l2.overall_miss_latency::total       902772655                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5672                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7506                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3986                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27698                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3159                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               173                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5695                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27871                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5695                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27871                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.562506                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.757228                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.764588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.759408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.687956                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.145833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.565217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.163934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.173410                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.560584                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.756453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.759746                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.751676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684762                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.560584                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.756453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.906977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.759746                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.751676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684762                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48620.190476                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49920.129569                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44695.977778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46247.948545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51012.102564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46208.764419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 51294.268293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45773.748926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47305.939386                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 40921.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        46515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 46683.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        45266                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48620.190476                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49909.332191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44695.977778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46248.754410                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51012.102564                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46209.590364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 51294.268293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45773.748926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47302.732774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48620.190476                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49909.332191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44695.977778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46248.754410                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51012.102564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46209.590364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 51294.268293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45773.748926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47302.732774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2415                       # number of writebacks
system.l2.writebacks::total                      2415                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5827                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4294                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5739                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3027                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19054                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             30                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19084                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19084                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1802722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    257750308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1755066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    173869524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1771119                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    232298619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1874748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    121165462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    792287568                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       247283                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       532050                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       408144                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1187477                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1802722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    257997591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1755066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    174401574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1771119                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    232706763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1874748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    121165462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    793475045                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1802722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    257997591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1755066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    174401574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1771119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    232706763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1874748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    121165462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    793475045                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.562506                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.757052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.764588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.759408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.687920                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.145833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.565217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.163934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.173410                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.560584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.756277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.759746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.751676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.684726                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.560584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.756277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.906977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.759746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.751676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.684726                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42921.952381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44233.792346                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39001.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40491.272473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45413.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40477.194459                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45725.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40028.233234                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41581.167629                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 35326.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 40926.923077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 40814.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 39582.566667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42921.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44223.104388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39001.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40492.587416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 45413.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40477.781005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 45725.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40028.233234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41578.025833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42921.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44223.104388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39001.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40492.587416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 45413.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40477.781005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 45725.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40028.233234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41578.025833                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.727260                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001642137                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1715140.645548                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.523702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.203557                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063339                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862506                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925845                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633443                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633443                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633443                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633443                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633443                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633443                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2880251                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2880251                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2880251                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2880251                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2880251                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2880251                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633500                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633500                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633500                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633500                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50530.719298                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50530.719298                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50530.719298                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50530.719298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50530.719298                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50530.719298                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2208683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2208683                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2208683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2208683                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2208683                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2208683                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51364.720930                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51364.720930                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51364.720930                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51364.720930                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51364.720930                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51364.720930                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10407                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371286                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10663                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16352.929382                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.239187                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.760813                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899372                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100628                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126559                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126559                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778464                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778464                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1736                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905023                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905023                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        39073                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        39073                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39254                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39254                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39254                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39254                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1694994379                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1694994379                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5470925                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5470925                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1700465304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1700465304                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1700465304                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1700465304                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1165632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1165632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944277                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944277                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944277                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944277                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033521                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033521                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020190                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020190                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020190                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020190                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43380.195506                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43380.195506                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30226.104972                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30226.104972                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43319.542059                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43319.542059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43319.542059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43319.542059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu0.dcache.writebacks::total              894                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28714                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28714                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28847                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28847                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    341485793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    341485793                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1017996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1017996                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    342503789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    342503789                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    342503789                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    342503789                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008887                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008887                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 32965.131094                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32965.131094                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21208.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21208.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 32910.905064                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32910.905064                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 32910.905064                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32910.905064                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               557.201364                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913296233                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616453.509735                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.430913                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.770450                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067998                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824953                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1854924                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1854924                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1854924                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1854924                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1854924                       # number of overall hits
system.cpu1.icache.overall_hits::total        1854924                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2577600                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2577600                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2577600                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2577600                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2577600                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2577600                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1854977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1854977                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1854977                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1854977                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1854977                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1854977                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48633.962264                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48633.962264                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48633.962264                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48633.962264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48633.962264                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48633.962264                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2199519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2199519                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2199519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2199519                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2199519                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2199519                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46798.276596                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46798.276596                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46798.276596                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46798.276596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46798.276596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46798.276596                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5695                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206903925                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5951                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34767.925559                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.144472                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.855528                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805252                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194748                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2214618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2214618                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       478553                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        478553                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1175                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1175                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2693171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2693171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2693171                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2693171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21069                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21069                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           68                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21137                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21137                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1050547929                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1050547929                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3469013                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3469013                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1054016942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1054016942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1054016942                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1054016942                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2235687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2235687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478621                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2714308                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2714308                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2714308                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2714308                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007787                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49862.258721                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49862.258721                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 51014.897059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51014.897059                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 49865.966883                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49865.966883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 49865.966883                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49865.966883                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          605                       # number of writebacks
system.cpu1.dcache.writebacks::total              605                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15397                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15442                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15442                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5672                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5695                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5695                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5695                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5695                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    217782016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    217782016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       842157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       842157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    218624173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    218624173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    218624173                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    218624173                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002098                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002098                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002098                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002098                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38395.983075                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38395.983075                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 36615.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36615.521739                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38388.792450                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38388.792450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38388.792450                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38388.792450                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.767985                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006661282                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1954682.100971                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.767985                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060526                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.816936                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1617036                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1617036                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1617036                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1617036                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1617036                       # number of overall hits
system.cpu2.icache.overall_hits::total        1617036                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2664618                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2664618                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2664618                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2664618                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2664618                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2664618                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1617091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1617091                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1617091                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1617091                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1617091                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1617091                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48447.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48447.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48447.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48447.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48447.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48447.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2160771                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2160771                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2160771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2160771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2160771                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2160771                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50250.488372                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50250.488372                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50250.488372                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50250.488372                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50250.488372                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50250.488372                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7567                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165345272                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7823                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21135.788317                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.254288                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.745712                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887712                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112288                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084122                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084122                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2382                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2382                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1681                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1681                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1785691                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1785691                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1785691                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1785691                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15876                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15876                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          209                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          209                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16085                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16085                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16085                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16085                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    778181374                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    778181374                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8584991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8584991                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    786766365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    786766365                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    786766365                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    786766365                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1099998                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1099998                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1681                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1801776                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1801776                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1801776                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1801776                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014433                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014433                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000298                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008927                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008927                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008927                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008927                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49016.211514                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49016.211514                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41076.511962                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41076.511962                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48913.047249                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48913.047249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48913.047249                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48913.047249                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu2.dcache.writebacks::total              821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8370                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8370                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          148                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8518                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8518                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7506                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7506                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7567                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    295032268                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    295032268                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1806655                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1806655                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    296838923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    296838923                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    296838923                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    296838923                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006824                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004200                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004200                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39306.190781                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39306.190781                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29617.295082                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29617.295082                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39228.085503                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39228.085503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39228.085503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39228.085503                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.661345                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007982088                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1976435.466667                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.661345                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063560                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.813560                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1649340                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1649340                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1649340                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1649340                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1649340                       # number of overall hits
system.cpu3.icache.overall_hits::total        1649340                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3330873                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3330873                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3330873                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3330873                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3330873                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3330873                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1649395                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1649395                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1649395                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1649395                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1649395                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1649395                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60561.327273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60561.327273                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60561.327273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60561.327273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60561.327273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60561.327273                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2544738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2544738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2544738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2544738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2544738                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2544738                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        60589                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        60589                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        60589                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        60589                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        60589                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        60589                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4027                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148909588                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4283                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34767.590007                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.278996                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.721004                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.872184                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.127816                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1106398                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1106398                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       725745                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        725745                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1929                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1777                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1777                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1832143                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1832143                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1832143                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1832143                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9088                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9088                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          143                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          143                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9231                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9231                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9231                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9231                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    461517672                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    461517672                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5149999                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5149999                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    466667671                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    466667671                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    466667671                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    466667671                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1115486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1115486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       725888                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       725888                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1929                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1841374                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1841374                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1841374                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1841374                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.008147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000197                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000197                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005013                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005013                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005013                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005013                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 50783.194542                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 50783.194542                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 36013.979021                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36013.979021                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 50554.400498                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50554.400498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 50554.400498                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50554.400498                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          839                       # number of writebacks
system.cpu3.dcache.writebacks::total              839                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5102                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5102                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          102                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5204                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5204                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5204                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5204                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3986                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3986                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4027                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4027                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4027                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4027                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    156729464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    156729464                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1113562                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1113562                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    157843026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    157843026                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    157843026                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    157843026                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003573                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002187                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002187                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39319.985951                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39319.985951                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27160.048780                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27160.048780                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39196.182270                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39196.182270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39196.182270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39196.182270                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
