-- VHDL for IBM SMS ALD page 12.60.15.1
-- Title: BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/13/2020 4:02:33 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_15_1_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_ONE_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		PS_TWO_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_COND_TEST_BRANCH_OP_CODE:	 in STD_LOGIC;
		PS_OP_MOD_SYM_FOR_I_O_STATUS:	 in STD_LOGIC;
		PS_SPECIAL_BRANCH_LATCH:	 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_F_CH_NOT_READY:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		PS_F_CH_BUSY:	 in STD_LOGIC;
		PS_OP_MOD_REG_4_BIT:	 in STD_LOGIC;
		PS_F_CH_CHECK:	 in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_2:	 in STD_LOGIC;
		PS_F_CH_CONDITION:	 in STD_LOGIC;
		PS_OP_MOD_REG_8_BIT:	 in STD_LOGIC;
		PS_OP_MOD_REG_B_BIT:	 in STD_LOGIC;
		PS_F_CH_WRONG_LENGTH_RECORD:	 in STD_LOGIC;
		PS_OP_MOD_REG_A_BIT:	 in STD_LOGIC;
		PS_F_CH_NO_TRANSFER_LATCH:	 in STD_LOGIC;
		PS_2ND_CND_A_BRANCH_JRJ:	 out STD_LOGIC);
end ALD_12_60_15_1_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_15_1_BRANCH_CONDITIONS is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_4I_NoPin: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_E_CH_OVLP_IN_PROCESS AND PS_ONE_SYMBOL_OP_MODIFIER AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_4B_NoPin <= NOT(PS_F_CH_OVLP_IN_PROCESS AND PS_TWO_SYMBOL_OP_MODIFIER AND PS_COND_TEST_BRANCH_OP_CODE );
	OUT_2B_D <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin );
	OUT_4C_NoPin <= NOT(PS_COND_TEST_BRANCH_OP_CODE AND PS_OP_MOD_SYM_FOR_I_O_STATUS AND PS_SPECIAL_BRANCH_LATCH );
	OUT_4D_NoPin <= NOT(PS_OP_MOD_REG_1_BIT AND PS_F_CH_NOT_READY AND PS_BRANCH_ON_STATUS_CH_2 );
	OUT_4E_NoPin <= NOT(PS_OP_MOD_REG_2_BIT AND PS_F_CH_BUSY AND PS_BRANCH_ON_STATUS_CH_2 );
	OUT_2E_D <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4F_NoPin <= NOT(PS_OP_MOD_REG_4_BIT AND PS_F_CH_CHECK AND PS_BRANCH_ON_STATUS_CH_2 );
	OUT_4G_NoPin <= NOT(PS_BRANCH_ON_STATUS_CH_2 AND PS_F_CH_CONDITION AND PS_OP_MOD_REG_8_BIT );
	OUT_4H_NoPin <= NOT(PS_OP_MOD_REG_B_BIT AND PS_BRANCH_ON_STATUS_CH_2 AND PS_F_CH_WRONG_LENGTH_RECORD );
	OUT_2H_D <= NOT(OUT_4G_NoPin AND OUT_4H_NoPin AND OUT_4I_NoPin );
	OUT_4I_NoPin <= NOT(PS_BRANCH_ON_STATUS_CH_2 AND PS_OP_MOD_REG_A_BIT AND PS_F_CH_NO_TRANSFER_LATCH );
	OUT_DOT_1B <= OUT_2B_D OR OUT_2E_D OR OUT_2H_D;

	PS_2ND_CND_A_BRANCH_JRJ <= OUT_DOT_1B;


end;
