Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date             : Mon May 30 14:15:09 2016
| Host             : UML-02 running 64-bit major release  (build 9200)
| Command          : 
| Design           : basic_dmt_bd_wrapper
| Device           : xc7z020clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 31.990 (Junction temp exceeded!) |
| Dynamic (W)              | 30.935                           |
| Device Static (W)        | 1.055                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     6.816 |     8954 |       --- |             --- |
|   LUT as Logic          |     5.097 |     1490 |     53200 |            2.80 |
|   Register              |     0.905 |     4604 |    106400 |            4.32 |
|   LUT as Shift Register |     0.567 |      460 |     17400 |            2.64 |
|   CARRY4                |     0.207 |       75 |     13300 |            0.56 |
|   F7/F8 Muxes           |     0.034 |       98 |     53200 |            0.18 |
|   BUFG                  |     0.006 |        1 |        32 |            3.12 |
|   Others                |     0.000 |     1466 |       --- |             --- |
| Signals                 |    11.125 |     6107 |       --- |             --- |
| Block RAM               |     0.320 |        6 |       140 |            4.28 |
| DSPs                    |    11.946 |       22 |       220 |           10.00 |
| I/O                     |     0.728 |       40 |       125 |           32.00 |
| Static Power            |     1.055 |          |           |                 |
| Total                   |    31.990 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    30.583 |      30.278 |      0.306 |
| Vccaux    |       1.800 |     0.124 |       0.024 |      0.100 |
| Vcco33    |       3.300 |     0.185 |       0.184 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.042 |       0.009 |      0.033 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                       | Power (W) |
+------------------------------------------------------------------------------------------------------------+-----------+
| basic_dmt_bd_wrapper                                                                                       |    30.935 |
|   basic_dmt_bd_i                                                                                           |    29.815 |
|     basic_dmt_1                                                                                            |    29.815 |
|       U0                                                                                                   |    29.815 |
|         basic_dmt_default_clock_driver                                                                     |     1.116 |
|           clockdriver                                                                                      |     0.130 |
|             clr_reg                                                                                        |     0.000 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.000 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[5].ce_reg                                                             |     0.007 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.007 |
|           clockdriver_x0                                                                                   |     0.136 |
|             clr_reg                                                                                        |     0.000 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.000 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                             |     0.033 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.033 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                             |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |    <0.001 |
|             pipelined_ce.ce_pipeline[5].ce_reg                                                             |     0.008 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.008 |
|           clockdriver_x2                                                                                   |     0.041 |
|             clr_reg                                                                                        |     0.002 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.002 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                             |     0.022 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.022 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                             |     0.002 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.002 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                             |     0.002 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.002 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                             |     0.002 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.002 |
|             pipelined_ce.ce_pipeline[5].ce_reg                                                             |     0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.001 |
|           clockdriver_x3                                                                                   |     0.133 |
|             clr_reg                                                                                        |     0.017 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.017 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                             |     0.023 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.023 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                             |     0.004 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.004 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                             |     0.004 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.004 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                             |     0.004 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.004 |
|             pipelined_ce.ce_pipeline[5].ce_reg                                                             |     0.017 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.017 |
|           clockdriver_x4                                                                                   |     0.675 |
|             pipelined_ce.ce_pipeline[1].ce_reg                                                             |     0.607 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.607 |
|             pipelined_ce.ce_pipeline[2].ce_reg                                                             |     0.004 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.004 |
|             pipelined_ce.ce_pipeline[3].ce_reg                                                             |     0.007 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.007 |
|             pipelined_ce.ce_pipeline[4].ce_reg                                                             |     0.007 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.007 |
|             pipelined_ce.ce_pipeline[5].ce_reg                                                             |     0.016 |
|               latency_gt_0.fd_array[1].reg_comp                                                            |     0.016 |
|         basic_dmt_struct                                                                                   |    28.699 |
|           delay2                                                                                           |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                                                   |    <0.001 |
|               complete_ones.srl17e_array[0].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[10].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[11].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[12].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[13].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[14].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[15].delay_comp                                                    |    <0.001 |
|               complete_ones.srl17e_array[1].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[2].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[3].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[4].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[5].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[6].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[7].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[8].delay_comp                                                     |    <0.001 |
|               complete_ones.srl17e_array[9].delay_comp                                                     |    <0.001 |
|               partial_one.last_srl17e                                                                      |    <0.001 |
|           delay_for_demodulation_geht_nicht_ganz_auf2                                                      |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                                                   |    <0.001 |
|               complete_ones.srl17e_array[0].delay_comp                                                     |    <0.001 |
|               partial_one.last_srl17e                                                                      |    <0.001 |
|           delay_rem_gi1                                                                                    |    <0.001 |
|             delay_gi_ofdm_x2                                                                               |    <0.001 |
|               delay2                                                                                       |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                               |    <0.001 |
|                   complete_ones.srl17e_array[0].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[1].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[2].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[3].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[4].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[5].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[6].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[7].delay_comp                                                 |    <0.001 |
|                   complete_ones.srl17e_array[8].delay_comp                                                 |    <0.001 |
|                   partial_one.last_srl17e                                                                  |    <0.001 |
|           logical                                                                                          |    <0.001 |
|           ofdmordmt1                                                                                       |    <0.001 |
|             ofdm_x4                                                                                        |    <0.001 |
|               delay2                                                                                       |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                               |    <0.001 |
|                   partial_one.last_srl17e                                                                  |    <0.001 |
|           sysgen_demodulation                                                                              |    <0.001 |
|             delay                                                                                          |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay1                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay10                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay11                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay12                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay13                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay14                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay15                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay16                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay17                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay18                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay19                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay2                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay20                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay21                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay22                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay23                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay24                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay25                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay26                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay27                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay28                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay29                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay3                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay30                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay31                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay32                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay33                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay34                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay35                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay36                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay37                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay38                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay39                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay4                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay40                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay41                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay42                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay43                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay44                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay45                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay46                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay47                                                                                        |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay5                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay6                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay7                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay8                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay9                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|           sysgen_ifftapis                                                                                  |    14.192 |
|             delay1                                                                                         |     0.014 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.014 |
|                 partial_one.last_srl17e                                                                    |     0.014 |
|             delay2                                                                                         |     0.015 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.015 |
|                 partial_one.last_srl17e                                                                    |     0.015 |
|             delay3                                                                                         |     0.018 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.018 |
|                 partial_one.last_srl17e                                                                    |     0.018 |
|             delay4                                                                                         |     0.020 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.020 |
|                 partial_one.last_srl17e                                                                    |     0.020 |
|             delay5                                                                                         |     0.036 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.036 |
|                 partial_one.last_srl17e                                                                    |     0.036 |
|             delay6                                                                                         |     0.002 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.002 |
|                 partial_one.last_srl17e                                                                    |     0.002 |
|             down_sample                                                                                    |     0.005 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |    <0.001 |
|               latency_gt_0.latency_pipe                                                                    |     0.002 |
|             down_sample1                                                                                   |     0.004 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |    <0.001 |
|               latency_gt_0.latency_pipe                                                                    |     0.001 |
|             fifo1                                                                                          |     0.129 |
|               comp0.core_instance0                                                                         |     0.129 |
|                 U0                                                                                         |     0.129 |
|                   inst_fifo_gen                                                                            |     0.129 |
|                     gconvfifo.rf                                                                           |     0.129 |
|                       grf.rf                                                                               |     0.129 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.054 |
|                           grss.rsts                                                                        |     0.014 |
|                           rpntr                                                                            |     0.040 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.048 |
|                           gwss.wsts                                                                        |     0.012 |
|                           wpntr                                                                            |     0.036 |
|                         gntv_or_sync_fifo.mem                                                              |     0.027 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.027 |
|                             inst_blk_mem_gen                                                               |     0.027 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.027 |
|                                 valid.cstr                                                                 |     0.027 |
|                                   ramloop[0].ram.r                                                         |     0.027 |
|                                     prim_noinit.ram                                                        |     0.027 |
|             fifo2                                                                                          |     0.129 |
|               comp1.core_instance1                                                                         |     0.129 |
|                 U0                                                                                         |     0.129 |
|                   inst_fifo_gen                                                                            |     0.129 |
|                     gconvfifo.rf                                                                           |     0.129 |
|                       grf.rf                                                                               |     0.129 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.051 |
|                           grss.rsts                                                                        |     0.012 |
|                           rpntr                                                                            |     0.039 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.054 |
|                           gwss.wsts                                                                        |     0.014 |
|                           wpntr                                                                            |     0.040 |
|                         gntv_or_sync_fifo.mem                                                              |     0.025 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.025 |
|                             inst_blk_mem_gen                                                               |     0.025 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.025 |
|                                 valid.cstr                                                                 |     0.025 |
|                                   ramloop[0].ram.r                                                         |     0.025 |
|                                     prim_noinit.ram                                                        |     0.025 |
|             guard_interval_x0                                                                              |     0.708 |
|               set_gi_ofdm_x0                                                                               |     0.708 |
|                 delay28                                                                                    |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay34                                                                                    |     0.004 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.004 |
|                     partial_one.last_srl17e                                                                |     0.004 |
|                 delay35                                                                                    |     0.005 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.005 |
|                     partial_one.last_srl17e                                                                |     0.005 |
|                 down_sample                                                                                |     0.001 |
|                   latency_gt_0.dbl_reg_test.smpl_d_reg                                                     |    <0.001 |
|                   latency_gt_0.latency_pipe                                                                |    <0.001 |
|                 mcode                                                                                      |     0.697 |
|                 up_sample                                                                                  |    <0.001 |
|             mcode1                                                                                         |     0.126 |
|             ofdmordmt_x3                                                                                   |    12.879 |
|               ifft_ofdm                                                                                    |    12.879 |
|                 convert                                                                                    |     0.000 |
|                   latency_test.reg                                                                         |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 convert1                                                                                   |     0.003 |
|                   latency_test.reg                                                                         |     0.003 |
|                     partial_one.last_srl17e                                                                |     0.003 |
|                 convert2                                                                                   |     0.003 |
|                   latency_test.reg                                                                         |     0.003 |
|                     partial_one.last_srl17e                                                                |     0.003 |
|                 counter                                                                                    |     0.057 |
|                   comp0.core_instance0                                                                     |     0.057 |
|                     U0                                                                                     |     0.057 |
|                       i_synth                                                                              |     0.057 |
|                         i_baseblox.i_baseblox_counter                                                      |     0.057 |
|                           the_addsub                                                                       |     0.057 |
|                             no_pipelining.the_addsub                                                       |     0.057 |
|                               i_lut6.i_lut6_addsub                                                         |     0.057 |
|                                 i_q.i_simple.qreg                                                          |     0.054 |
|                 delay3                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay4                                                                                     |     0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.001 |
|                     partial_one.last_srl17e                                                                |     0.001 |
|                 delay5                                                                                     |     0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.001 |
|                     partial_one.last_srl17e                                                                |     0.001 |
|                 delay6                                                                                     |     0.005 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.005 |
|                     partial_one.last_srl17e                                                                |     0.005 |
|                 delay7                                                                                     |     0.000 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 delay8                                                                                     |     0.006 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.006 |
|                     partial_one.last_srl17e                                                                |     0.006 |
|                 fast_fourier_transform_9_0                                                                 |    12.509 |
|                   basic_dmt_xfft_v9_0_0_instance                                                           |    12.509 |
|                     U0                                                                                     |    12.509 |
|                       i_synth                                                                              |    12.509 |
|                         axi_wrapper                                                                        |     0.855 |
|                           config_channel_fifo                                                              |     0.049 |
|                             gen_non_real_time.data_in_fifo_pt1                                             |     0.049 |
|                               fifo0                                                                        |     0.049 |
|                           data_in_channel_fifo                                                             |     0.382 |
|                             gen_non_real_time.data_in_fifo_pt1                                             |     0.361 |
|                               fifo0                                                                        |     0.189 |
|                           data_out_channel                                                                 |     0.179 |
|                             gen_non_real_time.fifo                                                         |     0.171 |
|                               fifo0                                                                        |     0.171 |
|                         xfft_inst                                                                          |    11.653 |
|                           non_floating_point.arch_d.xfft_inst                                              |    11.653 |
|                             DOUT_CNT_CTRL_0                                                                |     0.041 |
|                               cnt                                                                          |     0.038 |
|                                 cnt_addsub                                                                 |     0.019 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.019 |
|                                     no_pipelining.the_addsub                                               |     0.019 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.019 |
|                                         i_q.i_simple.qreg                                                  |     0.012 |
|                                 i_tc_compare_new                                                           |     0.001 |
|                             FLOW                                                                           |     0.083 |
|                               proc0_counter                                                                |     0.071 |
|                                 cnt_addsub                                                                 |     0.030 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.030 |
|                                     no_pipelining.the_addsub                                               |     0.030 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.030 |
|                                         i_q.i_simple.qreg                                                  |     0.022 |
|                                 i_tc_compare_new                                                           |     0.003 |
|                               proc_cnt_start                                                               |     0.006 |
|                               start_reg_delay                                                              |     0.002 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                             has_bit_reverse.delay_DV                                                       |     0.014 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |     0.006 |
|                                 i_bb_inst                                                                  |     0.006 |
|                             has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|                             has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|                             has_bit_reverse.delay_done_int                                                 |     0.002 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                                 i_bb_inst                                                                  |    <0.001 |
|                             has_bit_reverse.delay_reorder_write_addr                                       |     0.011 |
|                             has_bit_reverse.dig_rev_mem                                                    |     0.113 |
|                               blk_ram.use_bram_only.mem                                                    |     0.113 |
|                             has_bit_reverse.dout_rev_we_delay                                              |     0.010 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |     0.010 |
|                                 i_bb_inst                                                                  |     0.010 |
|                             has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |     0.004 |
|                             has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |     0.059 |
|                               cnt                                                                          |     0.051 |
|                                 cnt_addsub                                                                 |     0.016 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.016 |
|                                     no_pipelining.the_addsub                                               |     0.016 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.016 |
|                                         i_q.i_simple.qreg                                                  |     0.009 |
|                                 i_tc_compare_new                                                           |     0.001 |
|                             has_bit_reverse.pe_out_reg                                                     |     0.072 |
|                             has_bit_reverse.unshifted_read_addr.read_addr_delay                            |     0.011 |
|                             input_delay_im                                                                 |     0.002 |
|                             input_delay_re                                                                 |     0.002 |
|                             pe0_bf1_addr_gen                                                               |     0.009 |
|                             pe0_bf2_start_gen                                                              |     0.002 |
|                             pe_gen[0].natural_order_input.PE                                               |     7.562 |
|                               FW_1.BF_1                                                                    |     0.530 |
|                                 in_commutator_A                                                            |     0.011 |
|                                 in_commutator_B                                                            |     0.002 |
|                                 mux_in_A                                                                   |     0.019 |
|                                 mux_in_B                                                                   |     0.024 |
|                                 mux_out_A                                                                  |     0.044 |
|                                 mux_out_B                                                                  |     0.051 |
|                                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.004 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                                     i_bb_inst                                                              |     0.004 |
|                                 out_comm_ctr_del_2                                                         |     0.004 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                                     i_bb_inst                                                              |     0.004 |
|                                 out_commutator_A                                                           |     0.020 |
|                                 out_commutator_B                                                           |     0.025 |
|                               delay_addr_bf2                                                               |     0.011 |
|                               has_TW_mult.MULT                                                             |     4.829 |
|                                 i_cmpy                                                                     |     4.829 |
|                                   three_mult_structure.use_dsp.i_dsp48                                     |     4.829 |
|                                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.224 |
|                                     mult1_preadder_d_plus_a.mult1                                          |     1.479 |
|                                       mult                                                                 |     1.479 |
|                                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.079 |
|                                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.089 |
|                                     mult2_preadder_d_plus_a.mult2                                          |     1.391 |
|                                       mult                                                                 |     1.391 |
|                                     mult3_preadder_d_minus_a.mult3                                         |     1.459 |
|                                       mult                                                                 |     1.459 |
|                                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.144 |
|                                     optionally_negate_inputs                                               |     0.275 |
|                               has_TW_mult.TW                                                               |     0.295 |
|                                 ADD0                                                                       |     0.011 |
|                                   adder                                                                    |     0.011 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.011 |
|                                       no_pipelining.the_addsub                                             |     0.011 |
|                                         i_lut6.i_lut6_addsub                                               |     0.011 |
|                                           i_q.i_simple.qreg                                                |     0.006 |
|                                 MUX0                                                                       |     0.037 |
|                                 delay_tw_addr_msb                                                          |     0.009 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.009 |
|                                     i_bb_inst                                                              |     0.009 |
|                                 twiddle_generator                                                          |     0.231 |
|                                   tw2.twgen2                                                               |     0.152 |
|                               has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_TW_mult.sync_tw_addr                                                     |     0.016 |
|                               has_addr_gen.bf2_addr_gen                                                    |     0.041 |
|                                 cnt                                                                        |     0.034 |
|                                   cnt_addsub                                                               |     0.017 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.017 |
|                                       no_pipelining.the_addsub                                             |     0.017 |
|                                         i_lut6.i_lut6_addsub                                               |     0.017 |
|                                           i_q.i_simple.qreg                                                |     0.009 |
|                                   i_tc_compare_new                                                         |     0.002 |
|                                 output_cnt.next_start_int_equ                                              |     0.003 |
|                               has_addr_gen.next_bf1_addr_delay                                             |     0.014 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.014 |
|                                   i_bb_inst                                                                |     0.014 |
|                               has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_addr_gen.tw_addr_gen                                                     |     0.032 |
|                                 cnt                                                                        |     0.027 |
|                                   cnt_addsub                                                               |     0.015 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.015 |
|                                       no_pipelining.the_addsub                                             |     0.015 |
|                                         i_lut6.i_lut6_addsub                                               |     0.015 |
|                                           i_q.i_simple.qreg                                                |     0.007 |
|                                   i_tc_compare_new                                                         |     0.002 |
|                                 output_cnt.next_start_int_equ                                              |     0.002 |
|                               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |     0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               hasbf2.FW_2.BF_2                                                             |     1.289 |
|                                 dsp48_twoscomp.bypass_cmp_im                                               |     0.052 |
|                                 dsp48_twoscomp.bypass_cmp_re                                               |     0.055 |
|                                 dsp48s.has_subs.delay_FWD_inv                                              |    <0.001 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                                     i_bb_inst                                                              |    <0.001 |
|                                 dsp48s.has_subs.delay_sng_FWD                                              |     0.005 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.002 |
|                                     i_bb_inst                                                              |     0.002 |
|                                 dsp48s.has_subs.delay_sng_INV                                              |     0.003 |
|                                 in_comm_ctr_del                                                            |     0.010 |
|                                 in_commutator_A                                                            |     0.032 |
|                                 in_commutator_B                                                            |     0.029 |
|                                 mux_in_A                                                                   |     0.053 |
|                                 mux_in_B                                                                   |     0.066 |
|                                 mux_out_A                                                                  |     0.078 |
|                                 mux_out_B                                                                  |     0.082 |
|                                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.002 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.002 |
|                                     i_bb_inst                                                              |     0.002 |
|                                 out_comm_ctr_del_2                                                         |     0.004 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                                     i_bb_inst                                                              |     0.004 |
|                                 out_commutator_A                                                           |     0.040 |
|                                 out_commutator_B                                                           |     0.031 |
|                                 sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                               rounding.ROUND_0                                                             |     0.159 |
|                                 gated_incrementer                                                          |     0.019 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.019 |
|                                     no_pipelining.the_addsub                                               |     0.019 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.019 |
|                                 pos_fullscale_detect                                                       |     0.013 |
|                                 reg_gate.delay_d_2                                                         |     0.065 |
|                               rounding.ROUND_1                                                             |     0.151 |
|                                 gated_incrementer                                                          |     0.018 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.018 |
|                                     no_pipelining.the_addsub                                               |     0.018 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.018 |
|                                 pos_fullscale_detect                                                       |     0.013 |
|                                 reg_gate.delay_d_2                                                         |     0.053 |
|                             pe_gen[1].natural_order_input.PE                                               |     3.540 |
|                               FW_1.BF_1                                                                    |     1.629 |
|                                 in_commutator_A                                                            |     0.049 |
|                                 in_commutator_B                                                            |     0.052 |
|                                 mux_in_A                                                                   |     0.087 |
|                                 mux_in_B                                                                   |     0.110 |
|                                 mux_out_A                                                                  |     0.121 |
|                                 mux_out_B                                                                  |     0.128 |
|                                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.004 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                                     i_bb_inst                                                              |     0.004 |
|                                 out_comm_ctr_del_2                                                         |     0.010 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.010 |
|                                     i_bb_inst                                                              |     0.010 |
|                                 out_commutator_A                                                           |     0.066 |
|                                 out_commutator_B                                                           |     0.046 |
|                               delay_addr_bf2                                                               |     0.004 |
|                               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               hasbf2.FW_2.BF_2                                                             |     1.906 |
|                                 dsp48_twoscomp.bypass_cmp_im                                               |     0.086 |
|                                 dsp48_twoscomp.bypass_cmp_re                                               |     0.080 |
|                                 dsp48s.has_subs.delay_FWD_inv                                              |    <0.001 |
|                                 dsp48s.has_subs.delay_sng_FWD                                              |     0.003 |
|                                 dsp48s.has_subs.delay_sng_INV                                              |     0.001 |
|                                 in_comm_ctr_del                                                            |     0.006 |
|                                 in_commutator_A                                                            |     0.065 |
|                                 in_commutator_B                                                            |     0.043 |
|                                 mux_in_A                                                                   |     0.090 |
|                                 mux_in_B                                                                   |     0.111 |
|                                 mux_out_A                                                                  |     0.148 |
|                                 mux_out_B                                                                  |     0.140 |
|                                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.001 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.001 |
|                                     i_bb_inst                                                              |     0.001 |
|                                 out_comm_ctr_del_2                                                         |     0.002 |
|                                 out_commutator_A                                                           |     0.063 |
|                                 sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                               no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                 fifo                                                                                       |     0.122 |
|                   comp2.core_instance2                                                                     |     0.122 |
|                     U0                                                                                     |     0.122 |
|                       inst_fifo_gen                                                                        |     0.122 |
|                         gconvfifo.rf                                                                       |     0.122 |
|                           grf.rf                                                                           |     0.122 |
|                             gntv_or_sync_fifo.gl0.rd                                                       |     0.034 |
|                               grss.rsts                                                                    |     0.011 |
|                               rpntr                                                                        |     0.023 |
|                             gntv_or_sync_fifo.gl0.wr                                                       |     0.063 |
|                               gwss.wsts                                                                    |     0.003 |
|                               wpntr                                                                        |     0.060 |
|                             gntv_or_sync_fifo.mem                                                          |     0.024 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.024 |
|                                 inst_blk_mem_gen                                                           |     0.024 |
|                                   gnativebmg.native_blk_mem_gen                                            |     0.024 |
|                                     valid.cstr                                                             |     0.024 |
|                                       ramloop[0].ram.r                                                     |     0.024 |
|                                         prim_noinit.ram                                                    |     0.024 |
|                 fifo1                                                                                      |     0.133 |
|                   comp3.core_instance3                                                                     |     0.133 |
|                     U0                                                                                     |     0.133 |
|                       inst_fifo_gen                                                                        |     0.133 |
|                         gconvfifo.rf                                                                       |     0.133 |
|                           grf.rf                                                                           |     0.133 |
|                             gntv_or_sync_fifo.gl0.rd                                                       |     0.042 |
|                               grss.rsts                                                                    |     0.016 |
|                               rpntr                                                                        |     0.026 |
|                             gntv_or_sync_fifo.gl0.wr                                                       |     0.067 |
|                               gwss.wsts                                                                    |     0.004 |
|                               wpntr                                                                        |     0.063 |
|                             gntv_or_sync_fifo.mem                                                          |     0.024 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.024 |
|                                 inst_blk_mem_gen                                                           |     0.024 |
|                                   gnativebmg.native_blk_mem_gen                                            |     0.024 |
|                                     valid.cstr                                                             |     0.024 |
|                                       ramloop[0].ram.r                                                     |     0.024 |
|                                         prim_noinit.ram                                                    |     0.024 |
|                 mux                                                                                        |     0.010 |
|                 mux1                                                                                       |     0.007 |
|                 re2                                                                                        |     0.000 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.000 |
|                     complete_ones.srl17e_array[0].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[1].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[2].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[3].delay_comp                                               |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 s_axis_data_tvalid1                                                                        |     0.015 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.015 |
|                     partial_one.last_srl17e                                                                |     0.015 |
|                 up_sample1                                                                                 |     0.007 |
|             up_sample1                                                                                     |     0.054 |
|             up_sample2                                                                                     |     0.043 |
|             up_sample3                                                                                     |     0.011 |
|           sysgen_modulation                                                                                |     0.070 |
|             x16_qam10                                                                                      |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam11                                                                                      |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam12                                                                                      |     0.017 |
|               mux                                                                                          |     0.010 |
|               mux1                                                                                         |     0.008 |
|             x16_qam13                                                                                      |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam14                                                                                      |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam15                                                                                      |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam16                                                                                      |     0.013 |
|               mux                                                                                          |     0.007 |
|               mux1                                                                                         |     0.006 |
|             x16_qam2                                                                                       |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam3                                                                                       |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam4                                                                                       |     0.019 |
|               mux                                                                                          |     0.009 |
|               mux1                                                                                         |     0.010 |
|             x16_qam5                                                                                       |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam6                                                                                       |    <0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam7                                                                                       |     0.001 |
|               mux                                                                                          |    <0.001 |
|               mux1                                                                                         |    <0.001 |
|             x16_qam8                                                                                       |     0.012 |
|               mux                                                                                          |     0.006 |
|               mux1                                                                                         |     0.006 |
|           sysgen_pis                                                                                       |     0.543 |
|             delay7                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 complete_ones.srl17e_array[0].delay_comp                                                   |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay8                                                                                         |     0.013 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.013 |
|                 partial_one.last_srl17e                                                                    |     0.013 |
|             delay9                                                                                         |     0.003 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.003 |
|                 partial_one.last_srl17e                                                                    |     0.003 |
|             delay_modulation                                                                               |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 complete_ones.srl17e_array[0].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[1].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[2].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[3].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[4].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[5].delay_comp                                                   |    <0.001 |
|                 complete_ones.srl17e_array[6].delay_comp                                                   |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delayofdmdmt_x0                                                                                |    <0.001 |
|               ofdm_x4                                                                                      |    <0.001 |
|                 delay7                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     complete_ones.srl17e_array[0].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[10].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[11].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[12].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[13].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[14].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[15].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[16].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[17].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[18].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[19].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[1].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[20].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[21].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[22].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[23].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[24].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[25].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[26].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[27].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[28].delay_comp                                              |    <0.001 |
|                     complete_ones.srl17e_array[2].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[3].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[4].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[5].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[6].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[7].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[8].delay_comp                                               |    <0.001 |
|                     complete_ones.srl17e_array[9].delay_comp                                               |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|             down_sample17                                                                                  |     0.005 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |    <0.001 |
|               latency_gt_0.latency_pipe                                                                    |    <0.001 |
|             fifo2                                                                                          |     0.058 |
|               comp4.core_instance4                                                                         |     0.058 |
|                 U0                                                                                         |     0.058 |
|                   inst_fifo_gen                                                                            |     0.058 |
|                     gconvfifo.rf                                                                           |     0.058 |
|                       grf.rf                                                                               |     0.058 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.012 |
|                           grss.rsts                                                                        |    <0.001 |
|                           rpntr                                                                            |     0.012 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.044 |
|                           gwss.wsts                                                                        |     0.003 |
|                           wpntr                                                                            |     0.041 |
|                         gntv_or_sync_fifo.mem                                                              |     0.002 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.002 |
|                             inst_blk_mem_gen                                                               |     0.002 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.002 |
|                                 valid.cstr                                                                 |     0.002 |
|                                   ramloop[0].ram.r                                                         |     0.002 |
|                                     prim_noinit.ram                                                        |     0.002 |
|             mcode1                                                                                         |     0.086 |
|             parallel_to_serial                                                                             |     0.378 |
|               latency_gt_0.data_reg                                                                        |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array[0].capture                                                             |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[10].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[11].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[12].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[13].capture                                                            |     0.010 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.010 |
|               msb_is_first.fd_array[14].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[15].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[16].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[17].capture                                                            |     0.009 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.009 |
|               msb_is_first.fd_array[18].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[19].capture                                                            |     0.009 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.009 |
|               msb_is_first.fd_array[1].capture                                                             |     0.010 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.010 |
|               msb_is_first.fd_array[20].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[21].capture                                                            |     0.009 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.009 |
|               msb_is_first.fd_array[22].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[23].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[24].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[25].capture                                                            |     0.009 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.009 |
|               msb_is_first.fd_array[26].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[27].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[28].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[29].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[2].capture                                                             |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[30].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[31].capture                                                            |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[32].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[33].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[34].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[35].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[36].capture                                                            |     0.004 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.004 |
|               msb_is_first.fd_array[37].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[38].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[39].capture                                                            |     0.007 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.007 |
|               msb_is_first.fd_array[3].capture                                                             |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[40].capture                                                            |     0.004 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.004 |
|               msb_is_first.fd_array[41].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[42].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[43].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[44].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[45].capture                                                            |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[46].capture                                                            |     0.004 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.004 |
|               msb_is_first.fd_array[47].capture                                                            |     0.005 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.005 |
|               msb_is_first.fd_array[48].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[49].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[4].capture                                                             |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[50].capture                                                            |     0.004 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.004 |
|               msb_is_first.fd_array[51].capture                                                            |     0.004 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.004 |
|               msb_is_first.fd_array[52].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[53].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[54].capture                                                            |     0.003 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.003 |
|               msb_is_first.fd_array[55].capture                                                            |     0.002 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.002 |
|               msb_is_first.fd_array[56].capture                                                            |     0.002 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.002 |
|               msb_is_first.fd_array[57].capture                                                            |     0.002 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.002 |
|               msb_is_first.fd_array[58].capture                                                            |     0.002 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.002 |
|               msb_is_first.fd_array[59].capture                                                            |     0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.001 |
|               msb_is_first.fd_array[5].capture                                                             |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[60].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array[61].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array[62].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array[63].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array[6].capture                                                             |     0.010 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.010 |
|               msb_is_first.fd_array[7].capture                                                             |     0.008 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.008 |
|               msb_is_first.fd_array[8].capture                                                             |     0.006 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.006 |
|               msb_is_first.fd_array[9].capture                                                             |     0.010 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |     0.010 |
|           sysgen_sip                                                                                       |     1.224 |
|             delay                                                                                          |     0.061 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.061 |
|                 partial_one.last_srl17e                                                                    |     0.061 |
|             delay7                                                                                         |     0.036 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.036 |
|                 complete_ones.srl17e_array[0].delay_comp                                                   |     0.009 |
|                 complete_ones.srl17e_array[1].delay_comp                                                   |     0.008 |
|                 complete_ones.srl17e_array[2].delay_comp                                                   |     0.008 |
|                 partial_one.last_srl17e                                                                    |     0.012 |
|             down_sample                                                                                    |     0.010 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |     0.006 |
|               latency_gt_0.latency_pipe                                                                    |     0.002 |
|             fifo1                                                                                          |     0.273 |
|               comp4.core_instance4                                                                         |     0.273 |
|                 U0                                                                                         |     0.273 |
|                   inst_fifo_gen                                                                            |     0.273 |
|                     gconvfifo.rf                                                                           |     0.273 |
|                       grf.rf                                                                               |     0.273 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.153 |
|                           grss.gdc.dc                                                                      |     0.049 |
|                             gsym_dc.dc                                                                     |     0.049 |
|                           grss.rsts                                                                        |     0.029 |
|                           rpntr                                                                            |     0.074 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.080 |
|                           gwss.wsts                                                                        |     0.027 |
|                           wpntr                                                                            |     0.053 |
|                         gntv_or_sync_fifo.mem                                                              |     0.040 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.040 |
|                             inst_blk_mem_gen                                                               |     0.040 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.040 |
|                                 valid.cstr                                                                 |     0.040 |
|                                   ramloop[0].ram.r                                                         |     0.040 |
|                                     prim_noinit.ram                                                        |     0.040 |
|             mcode1                                                                                         |     0.487 |
|             mux                                                                                            |     0.008 |
|             serial_to_parallel                                                                             |     0.350 |
|               msb_is_first.fd_array1[0].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[0].comp                                                               |     0.004 |
|                 partial_one.last_srl17e                                                                    |     0.004 |
|               msb_is_first.fd_array1[10].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[10].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[11].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[11].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[12].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[12].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[13].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[13].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[14].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[14].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[15].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[15].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[16].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[16].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[17].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[17].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[18].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[18].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[19].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[19].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[1].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[1].comp                                                               |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[20].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[20].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[21].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[21].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[22].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[22].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[23].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[23].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[24].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[24].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[25].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[25].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[26].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[26].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[27].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[27].comp                                                              |     0.003 |
|                 partial_one.last_srl17e                                                                    |     0.003 |
|               msb_is_first.fd_array1[28].comp                                                              |     0.004 |
|                 partial_one.last_srl17e                                                                    |     0.004 |
|               msb_is_first.fd_array1[29].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[2].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[2].comp                                                               |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[30].comp                                                              |     0.004 |
|                 partial_one.last_srl17e                                                                    |     0.004 |
|               msb_is_first.fd_array1[31].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[32].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[32].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[33].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[33].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[34].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[34].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[35].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[35].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[36].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[36].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[37].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[37].comp                                                              |     0.008 |
|                 partial_one.last_srl17e                                                                    |     0.008 |
|               msb_is_first.fd_array1[38].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[38].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[39].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[39].comp                                                              |     0.008 |
|                 partial_one.last_srl17e                                                                    |     0.008 |
|               msb_is_first.fd_array1[3].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[3].comp                                                               |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[40].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[40].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[41].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[41].comp                                                              |     0.004 |
|                 partial_one.last_srl17e                                                                    |     0.004 |
|               msb_is_first.fd_array1[42].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[42].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[43].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[43].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[44].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[44].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[45].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[45].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[46].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[46].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[47].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[47].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[48].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[48].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[49].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[49].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[4].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[4].comp                                                               |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[50].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[50].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[51].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[51].comp                                                              |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[52].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[52].comp                                                              |     0.008 |
|                 partial_one.last_srl17e                                                                    |     0.008 |
|               msb_is_first.fd_array1[53].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[53].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[54].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[54].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[55].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[55].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[56].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[56].comp                                                              |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[57].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[57].comp                                                              |     0.005 |
|                 partial_one.last_srl17e                                                                    |     0.005 |
|               msb_is_first.fd_array1[58].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[58].comp                                                              |     0.004 |
|                 partial_one.last_srl17e                                                                    |     0.004 |
|               msb_is_first.fd_array1[59].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[5].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[5].comp                                                               |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[6].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[6].comp                                                               |     0.008 |
|                 partial_one.last_srl17e                                                                    |     0.008 |
|               msb_is_first.fd_array1[7].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[7].comp                                                               |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|               msb_is_first.fd_array1[8].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[8].comp                                                               |     0.007 |
|                 partial_one.last_srl17e                                                                    |     0.007 |
|               msb_is_first.fd_array1[9].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[9].comp                                                               |     0.006 |
|                 partial_one.last_srl17e                                                                    |     0.006 |
|             up_sample                                                                                      |    <0.001 |
|           sysgen_sipafft                                                                                   |    12.669 |
|             delay                                                                                          |     0.044 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.044 |
|                 partial_one.last_srl17e                                                                    |     0.044 |
|             delay4                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay5                                                                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                                 |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             delay7                                                                                         |     0.002 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.002 |
|                 partial_one.last_srl17e                                                                    |     0.002 |
|             delay8                                                                                         |     0.002 |
|               srl_delay.synth_reg_srl_inst                                                                 |     0.002 |
|                 partial_one.last_srl17e                                                                    |     0.002 |
|             delayvar1                                                                                      |    <0.001 |
|               ofdm_x4                                                                                      |    <0.001 |
|                 delay4                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|             delayvar_x0                                                                                    |    <0.001 |
|               ofdm_x4                                                                                      |    <0.001 |
|                 delay4                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|             down_sample1                                                                                   |     0.012 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |    <0.001 |
|               latency_gt_0.latency_pipe                                                                    |    <0.001 |
|             down_sample2                                                                                   |     0.036 |
|               latency_eq_0.shutter_d_reg                                                                   |     0.017 |
|                 partial_one.last_srl17e                                                                    |     0.017 |
|             down_sample3                                                                                   |     0.017 |
|               latency_gt_0.dbl_reg_test.smpl_d_reg                                                         |    <0.001 |
|               latency_gt_0.latency_pipe                                                                    |    <0.001 |
|             fft_x0                                                                                         |    12.155 |
|               fft_ofdm_x0                                                                                  |    12.155 |
|                 convert                                                                                    |     0.000 |
|                   latency_test.reg                                                                         |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 convert1                                                                                   |     0.002 |
|                   latency_test.reg                                                                         |     0.002 |
|                     partial_one.last_srl17e                                                                |     0.002 |
|                 convert2                                                                                   |     0.003 |
|                   latency_test.reg                                                                         |     0.003 |
|                     partial_one.last_srl17e                                                                |     0.003 |
|                 counter                                                                                    |     0.000 |
|                   comp0.core_instance0                                                                     |     0.000 |
|                     U0                                                                                     |     0.000 |
|                 delay                                                                                      |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay1                                                                                     |     0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.001 |
|                     partial_one.last_srl17e                                                                |     0.001 |
|                 delay2                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay3                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay4                                                                                     |     0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.001 |
|                     partial_one.last_srl17e                                                                |     0.001 |
|                 delay7                                                                                     |     0.000 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 fast_fourier_transform_9_0                                                                 |    11.863 |
|                   basic_dmt_xfft_v9_0_0_instance                                                           |    11.863 |
|                     U0                                                                                     |    11.863 |
|                       i_synth                                                                              |    11.863 |
|                         axi_wrapper                                                                        |     0.733 |
|                           config_channel_fifo                                                              |     0.056 |
|                             gen_non_real_time.data_in_fifo_pt1                                             |     0.056 |
|                               fifo0                                                                        |     0.055 |
|                           data_in_channel_fifo                                                             |     0.274 |
|                             gen_non_real_time.data_in_fifo_pt1                                             |     0.253 |
|                               fifo0                                                                        |     0.169 |
|                           data_out_channel                                                                 |     0.153 |
|                             gen_non_real_time.fifo                                                         |     0.145 |
|                               fifo0                                                                        |     0.145 |
|                         xfft_inst                                                                          |    11.130 |
|                           non_floating_point.arch_d.xfft_inst                                              |    11.130 |
|                             DOUT_CNT_CTRL_0                                                                |     0.047 |
|                               cnt                                                                          |     0.042 |
|                                 cnt_addsub                                                                 |     0.022 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.022 |
|                                     no_pipelining.the_addsub                                               |     0.022 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.022 |
|                                         i_q.i_simple.qreg                                                  |     0.014 |
|                                 i_tc_compare_new                                                           |     0.002 |
|                             FLOW                                                                           |     0.089 |
|                               proc0_counter                                                                |     0.076 |
|                                 cnt_addsub                                                                 |     0.034 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.034 |
|                                     no_pipelining.the_addsub                                               |     0.034 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.034 |
|                                         i_q.i_simple.qreg                                                  |     0.026 |
|                                 i_tc_compare_new                                                           |     0.004 |
|                               proc_cnt_start                                                               |     0.006 |
|                               start_reg_delay                                                              |     0.002 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                             has_bit_reverse.delay_DV                                                       |     0.014 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |     0.007 |
|                                 i_bb_inst                                                                  |     0.007 |
|                             has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|                             has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|                             has_bit_reverse.delay_done_int                                                 |     0.003 |
|                               need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |     0.001 |
|                                 i_bb_inst                                                                  |     0.001 |
|                             has_bit_reverse.delay_reorder_write_addr                                       |     0.014 |
|                             has_bit_reverse.dig_rev_mem                                                    |     0.108 |
|                               blk_ram.use_bram_only.mem                                                    |     0.108 |
|                             has_bit_reverse.dout_rev_we_delay                                              |     0.007 |
|                               no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |     0.007 |
|                                 i_bb_inst                                                                  |     0.007 |
|                             has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |     0.004 |
|                             has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |     0.061 |
|                               cnt                                                                          |     0.054 |
|                                 cnt_addsub                                                                 |     0.018 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.018 |
|                                     no_pipelining.the_addsub                                               |     0.018 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.018 |
|                                         i_q.i_simple.qreg                                                  |     0.010 |
|                                 i_tc_compare_new                                                           |     0.002 |
|                             has_bit_reverse.pe_out_reg                                                     |     0.076 |
|                             has_bit_reverse.unshifted_read_addr.read_addr_delay                            |     0.009 |
|                             input_delay_im                                                                 |    <0.001 |
|                             input_delay_re                                                                 |    <0.001 |
|                             pe0_bf1_addr_gen                                                               |     0.009 |
|                             pe0_bf2_start_gen                                                              |     0.002 |
|                             pe_gen[0].natural_order_input.PE                                               |     7.072 |
|                               FW_1.BF_1                                                                    |     0.117 |
|                                 in_commutator_A                                                            |    <0.001 |
|                                 in_commutator_B                                                            |    <0.001 |
|                                 mux_in_A                                                                   |     0.011 |
|                                 mux_in_B                                                                   |     0.015 |
|                                 mux_out_A                                                                  |     0.023 |
|                                 mux_out_B                                                                  |     0.026 |
|                                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.006 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.006 |
|                                     i_bb_inst                                                              |     0.006 |
|                                 out_comm_ctr_del_2                                                         |     0.006 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.006 |
|                                     i_bb_inst                                                              |     0.006 |
|                                 out_commutator_A                                                           |    <0.001 |
|                                 out_commutator_B                                                           |     0.014 |
|                               delay_addr_bf2                                                               |     0.012 |
|                               has_TW_mult.MULT                                                             |     4.819 |
|                                 i_cmpy                                                                     |     4.819 |
|                                   three_mult_structure.use_dsp.i_dsp48                                     |     4.819 |
|                                     dsp_preadder_1.reg_mult1_preadd_d                                      |     0.199 |
|                                     mult1_preadder_d_plus_a.mult1                                          |     1.476 |
|                                       mult                                                                 |     1.476 |
|                                         use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |     0.075 |
|                                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.092 |
|                                     mult2_preadder_d_plus_a.mult2                                          |     1.428 |
|                                       mult                                                                 |     1.428 |
|                                     mult3_preadder_d_minus_a.mult3                                         |     1.437 |
|                                       mult                                                                 |     1.437 |
|                                         use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |     0.132 |
|                                     optionally_negate_inputs                                               |     0.280 |
|                               has_TW_mult.TW                                                               |     0.288 |
|                                 ADD0                                                                       |     0.012 |
|                                   adder                                                                    |     0.012 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.012 |
|                                       no_pipelining.the_addsub                                             |     0.012 |
|                                         i_lut6.i_lut6_addsub                                               |     0.012 |
|                                           i_q.i_simple.qreg                                                |     0.007 |
|                                 MUX0                                                                       |     0.036 |
|                                 delay_tw_addr_msb                                                          |     0.007 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.007 |
|                                     i_bb_inst                                                              |     0.007 |
|                                 twiddle_generator                                                          |     0.225 |
|                                   tw2.twgen2                                                               |     0.151 |
|                               has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_TW_mult.sync_tw_addr                                                     |     0.020 |
|                               has_addr_gen.bf2_addr_gen                                                    |     0.040 |
|                                 cnt                                                                        |     0.033 |
|                                   cnt_addsub                                                               |     0.016 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.016 |
|                                       no_pipelining.the_addsub                                             |     0.016 |
|                                         i_lut6.i_lut6_addsub                                               |     0.016 |
|                                           i_q.i_simple.qreg                                                |     0.009 |
|                                   i_tc_compare_new                                                         |     0.003 |
|                                 output_cnt.next_start_int_equ                                              |     0.004 |
|                               has_addr_gen.next_bf1_addr_delay                                             |     0.014 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |     0.014 |
|                                   i_bb_inst                                                                |     0.014 |
|                               has_addr_gen.next_bf2_start_delay                                            |     0.001 |
|                                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_addr_gen.tw_addr_gen                                                     |     0.031 |
|                                 cnt                                                                        |     0.026 |
|                                   cnt_addsub                                                               |     0.014 |
|                                     i_baseblox.i_baseblox_addsub                                           |     0.014 |
|                                       no_pipelining.the_addsub                                             |     0.014 |
|                                         i_lut6.i_lut6_addsub                                               |     0.014 |
|                                           i_q.i_simple.qreg                                                |     0.007 |
|                                   i_tc_compare_new                                                         |     0.002 |
|                                 output_cnt.next_start_int_equ                                              |     0.002 |
|                               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               hasbf2.FW_2.BF_2                                                             |     1.194 |
|                                 dsp48_twoscomp.bypass_cmp_im                                               |     0.043 |
|                                 dsp48_twoscomp.bypass_cmp_re                                               |     0.044 |
|                                 dsp48s.has_subs.delay_FWD_inv                                              |    <0.001 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                                     i_bb_inst                                                              |    <0.001 |
|                                 dsp48s.has_subs.delay_sng_FWD                                              |     0.005 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.002 |
|                                     i_bb_inst                                                              |     0.002 |
|                                 dsp48s.has_subs.delay_sng_INV                                              |     0.003 |
|                                 in_comm_ctr_del                                                            |     0.008 |
|                                 in_commutator_A                                                            |     0.026 |
|                                 in_commutator_B                                                            |     0.021 |
|                                 mux_in_A                                                                   |     0.047 |
|                                 mux_in_B                                                                   |     0.062 |
|                                 mux_out_A                                                                  |     0.067 |
|                                 mux_out_B                                                                  |     0.076 |
|                                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.002 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.002 |
|                                     i_bb_inst                                                              |     0.002 |
|                                 out_comm_ctr_del_2                                                         |     0.003 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.003 |
|                                     i_bb_inst                                                              |     0.003 |
|                                 out_commutator_A                                                           |     0.043 |
|                                 out_commutator_B                                                           |     0.034 |
|                                 sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                               rounding.ROUND_0                                                             |     0.174 |
|                                 gated_incrementer                                                          |     0.021 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.021 |
|                                     no_pipelining.the_addsub                                               |     0.021 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.021 |
|                                 pos_fullscale_detect                                                       |     0.013 |
|                                 reg_gate.delay_d_2                                                         |     0.053 |
|                               rounding.ROUND_1                                                             |     0.167 |
|                                 gated_incrementer                                                          |     0.021 |
|                                   i_baseblox.i_baseblox_addsub                                             |     0.021 |
|                                     no_pipelining.the_addsub                                               |     0.021 |
|                                       i_lut6.i_lut6_addsub                                                 |     0.021 |
|                                 pos_fullscale_detect                                                       |     0.013 |
|                                 reg_gate.delay_d_2                                                         |     0.058 |
|                             pe_gen[1].natural_order_input.PE                                               |     3.500 |
|                               FW_1.BF_1                                                                    |     1.619 |
|                                 in_commutator_A                                                            |     0.050 |
|                                 in_commutator_B                                                            |     0.049 |
|                                 mux_in_A                                                                   |     0.089 |
|                                 mux_in_B                                                                   |     0.116 |
|                                 mux_out_A                                                                  |     0.111 |
|                                 mux_out_B                                                                  |     0.126 |
|                                 out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |     0.004 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.004 |
|                                     i_bb_inst                                                              |     0.004 |
|                                 out_comm_ctr_del_2                                                         |     0.008 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.008 |
|                                     i_bb_inst                                                              |     0.008 |
|                                 out_commutator_A                                                           |     0.062 |
|                                 out_commutator_B                                                           |     0.046 |
|                               delay_addr_bf2                                                               |     0.005 |
|                               has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               hasbf2.FW_2.BF_2                                                             |     1.875 |
|                                 dsp48_twoscomp.bypass_cmp_im                                               |     0.086 |
|                                 dsp48_twoscomp.bypass_cmp_re                                               |     0.079 |
|                                 dsp48s.has_subs.delay_FWD_inv                                              |    <0.001 |
|                                 dsp48s.has_subs.delay_sng_FWD                                              |     0.003 |
|                                 dsp48s.has_subs.delay_sng_INV                                              |     0.002 |
|                                 in_comm_ctr_del                                                            |     0.005 |
|                                 in_commutator_A                                                            |     0.059 |
|                                 in_commutator_B                                                            |     0.041 |
|                                 mux_in_A                                                                   |     0.088 |
|                                 mux_in_B                                                                   |     0.113 |
|                                 mux_out_A                                                                  |     0.133 |
|                                 mux_out_B                                                                  |     0.136 |
|                                 out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |     0.001 |
|                                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |     0.001 |
|                                     i_bb_inst                                                              |     0.001 |
|                                 out_comm_ctr_del_2                                                         |     0.002 |
|                                 out_commutator_A                                                           |     0.057 |
|                                 sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                               no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                               no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                                   i_bb_inst                                                                |    <0.001 |
|                 fifo                                                                                       |     0.131 |
|                   comp3.core_instance3                                                                     |     0.131 |
|                     U0                                                                                     |     0.131 |
|                       inst_fifo_gen                                                                        |     0.131 |
|                         gconvfifo.rf                                                                       |     0.131 |
|                           grf.rf                                                                           |     0.131 |
|                             gntv_or_sync_fifo.gl0.rd                                                       |     0.038 |
|                               grss.rsts                                                                    |     0.011 |
|                               rpntr                                                                        |     0.027 |
|                             gntv_or_sync_fifo.gl0.wr                                                       |     0.069 |
|                               gwss.wsts                                                                    |     0.004 |
|                               wpntr                                                                        |     0.065 |
|                             gntv_or_sync_fifo.mem                                                          |     0.024 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.024 |
|                                 inst_blk_mem_gen                                                           |     0.024 |
|                                   gnativebmg.native_blk_mem_gen                                            |     0.024 |
|                                     valid.cstr                                                             |     0.024 |
|                                       ramloop[0].ram.r                                                     |     0.024 |
|                                         prim_noinit.ram                                                    |     0.024 |
|                 fifo1                                                                                      |     0.127 |
|                   comp3.core_instance3                                                                     |     0.127 |
|                     U0                                                                                     |     0.127 |
|                       inst_fifo_gen                                                                        |     0.127 |
|                         gconvfifo.rf                                                                       |     0.127 |
|                           grf.rf                                                                           |     0.127 |
|                             gntv_or_sync_fifo.gl0.rd                                                       |     0.037 |
|                               grss.rsts                                                                    |     0.013 |
|                               rpntr                                                                        |     0.024 |
|                             gntv_or_sync_fifo.gl0.wr                                                       |     0.066 |
|                               gwss.wsts                                                                    |     0.004 |
|                               wpntr                                                                        |     0.062 |
|                             gntv_or_sync_fifo.mem                                                          |     0.024 |
|                               gbm.gbmg.gbmga.ngecc.bmg                                                     |     0.024 |
|                                 inst_blk_mem_gen                                                           |     0.024 |
|                                   gnativebmg.native_blk_mem_gen                                            |     0.024 |
|                                     valid.cstr                                                             |     0.024 |
|                                       ramloop[0].ram.r                                                     |     0.024 |
|                                         prim_noinit.ram                                                    |     0.024 |
|                 re2                                                                                        |     0.000 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.000 |
|                     complete_ones.srl17e_array[0].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[1].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[2].delay_comp                                               |     0.000 |
|                     complete_ones.srl17e_array[3].delay_comp                                               |     0.000 |
|                     partial_one.last_srl17e                                                                |     0.000 |
|                 s_axis_data_tvalid1                                                                        |     0.007 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.007 |
|                     partial_one.last_srl17e                                                                |     0.007 |
|                 shift4                                                                                     |     0.006 |
|                 shift5                                                                                     |     0.005 |
|                 up_sample1                                                                                 |     0.009 |
|             fifo1                                                                                          |     0.090 |
|               comp0.core_instance0                                                                         |     0.090 |
|                 U0                                                                                         |     0.090 |
|                   inst_fifo_gen                                                                            |     0.090 |
|                     gconvfifo.rf                                                                           |     0.090 |
|                       grf.rf                                                                               |     0.090 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.047 |
|                           grss.gdc.dc                                                                      |     0.018 |
|                             gsym_dc.dc                                                                     |     0.018 |
|                           grss.rsts                                                                        |     0.009 |
|                           rpntr                                                                            |     0.020 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.036 |
|                           gwss.wsts                                                                        |     0.011 |
|                           wpntr                                                                            |     0.025 |
|                         gntv_or_sync_fifo.mem                                                              |     0.006 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.006 |
|                             inst_blk_mem_gen                                                               |     0.006 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.006 |
|                                 valid.cstr                                                                 |     0.006 |
|                                   ramloop[0].ram.r                                                         |     0.006 |
|                                     prim_noinit.ram                                                        |     0.006 |
|             fifo2                                                                                          |     0.060 |
|               comp1.core_instance1                                                                         |     0.060 |
|                 U0                                                                                         |     0.060 |
|                   inst_fifo_gen                                                                            |     0.060 |
|                     gconvfifo.rf                                                                           |     0.060 |
|                       grf.rf                                                                               |     0.060 |
|                         gntv_or_sync_fifo.gl0.rd                                                           |     0.024 |
|                           grss.rsts                                                                        |     0.005 |
|                           rpntr                                                                            |     0.019 |
|                         gntv_or_sync_fifo.gl0.wr                                                           |     0.030 |
|                           gwss.wsts                                                                        |     0.005 |
|                           wpntr                                                                            |     0.025 |
|                         gntv_or_sync_fifo.mem                                                              |     0.005 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.005 |
|                             inst_blk_mem_gen                                                               |     0.005 |
|                               gnativebmg.native_blk_mem_gen                                                |     0.005 |
|                                 valid.cstr                                                                 |     0.005 |
|                                   ramloop[0].ram.r                                                         |     0.005 |
|                                     prim_noinit.ram                                                        |     0.005 |
|             grpdelay_x2                                                                                    |    <0.001 |
|               no_chan_x4                                                                                   |    <0.001 |
|                 delay1                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|             guard_interval_x0                                                                              |     0.060 |
|               rem_gi_x1                                                                                    |     0.060 |
|                 delay1                                                                                     |     0.052 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.052 |
|                     partial_one.last_srl17e                                                                |     0.052 |
|                 delay2                                                                                     |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                                             |    <0.001 |
|                     partial_one.last_srl17e                                                                |    <0.001 |
|                 delay3                                                                                     |     0.008 |
|                   srl_delay.synth_reg_srl_inst                                                             |     0.008 |
|                     partial_one.last_srl17e                                                                |     0.008 |
|             mcode1                                                                                         |     0.174 |
|             mux                                                                                            |     0.009 |
|             mux1                                                                                           |     0.000 |
|             serial_to_parallel                                                                             |     0.003 |
|               msb_is_first.fd_array1[0].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[0].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[10].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[10].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[11].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[11].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[12].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[12].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[13].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[13].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[14].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[14].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[15].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[1].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[1].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[2].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[2].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[3].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[3].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[4].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[4].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[5].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[5].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[6].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[6].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[7].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[7].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[8].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[8].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[9].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[9].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             serial_to_parallel1                                                                            |     0.003 |
|               msb_is_first.fd_array1[0].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[0].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[10].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[10].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[11].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[11].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[12].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[12].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[13].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[13].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[14].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[14].comp                                                              |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[15].capture                                                           |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[1].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[1].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[2].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[2].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[3].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[3].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[4].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[4].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[5].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[5].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[6].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[6].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[7].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[7].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[8].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[8].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|               msb_is_first.fd_array1[9].capture                                                            |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                                          |    <0.001 |
|               msb_is_first.fd_array1[9].comp                                                               |    <0.001 |
|                 partial_one.last_srl17e                                                                    |    <0.001 |
|             up_sample                                                                                      |    <0.001 |
+------------------------------------------------------------------------------------------------------------+-----------+


