
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035167                       # Number of seconds simulated
sim_ticks                                 35167011954                       # Number of ticks simulated
final_tick                               564731391891                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64509                       # Simulator instruction rate (inst/s)
host_op_rate                                    81443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1027708                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900548                       # Number of bytes of host memory used
host_seconds                                 34218.86                       # Real time elapsed on the host
sim_insts                                  2207430357                       # Number of instructions simulated
sim_ops                                    2786887262                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       561920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       269696                       # Number of bytes read from this memory
system.physmem.bytes_read::total               835072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       687232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            687232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4390                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2107                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6524                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5369                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5369                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15978611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7669005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                23745890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36398                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              98274                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19541950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19541950                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19541950                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36398                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15978611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7669005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43287840                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84333363                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30981151                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25412685                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2012007                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13120716                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088898                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162813                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87175                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31995052                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170023157                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30981151                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15251711                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36558903                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10786304                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6211744                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15654247                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83507602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46948699     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3646604      4.37%     60.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198738      3.83%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438488      4.12%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3025735      3.62%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575058      1.89%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027383      1.23%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2696132      3.23%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17950765     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83507602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367365                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.016084                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33658185                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5792782                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34777051                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544131                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8735444                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075183                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         7053                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201701219                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51106                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8735444                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35317471                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2338787                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       769480                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33628927                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2717485                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194887040                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        11063                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1696669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           79                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270621642                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908752750                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908752750                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102362383                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34048                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18026                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7226623                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10020886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240566                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3093601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183804891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147736277                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       279885                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60909579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186097195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1986                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83507602                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769136                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911456                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29355246     35.15%     35.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17839380     21.36%     56.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11905968     14.26%     70.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618699      9.12%     79.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7566709      9.06%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4431421      5.31%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383029      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750451      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656699      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83507602                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083615     69.83%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205441     13.24%     83.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262700     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121533706     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013136      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15727705     10.65%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8445708      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147736277                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751813                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551795                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010504                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380811832                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244749545                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143591206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149288072                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264341                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026638                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          504                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1072                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2279213                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8735444                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1610879                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       157544                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183838921                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314555                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238767                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10020886                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18008                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6984                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1072                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128812                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2357640                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145157582                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14790805                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578691                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993043                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582362                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202238                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721236                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143736589                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143591206                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93683607                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261635116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702662                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61419862                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2037199                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74772158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637266                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175764                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29473810     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20445388     27.34%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373554     11.20%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294042      5.74%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679262      4.92%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1809220      2.42%     91.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991672      2.66%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007562      1.35%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3697648      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74772158                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3697648                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254916292                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376427295                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37926                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 825761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843334                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843334                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.185770                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.185770                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655378471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196934515                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189148125                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84333363                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31893672                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26023420                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2129478                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13531453                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12568611                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3299009                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93529                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33049534                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173248496                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31893672                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15867620                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37559420                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11107713                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4462353                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16092214                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       823414                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84031947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46472527     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3084943      3.67%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4604768      5.48%     64.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3201202      3.81%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2240545      2.67%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2187971      2.60%     73.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1328577      1.58%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2831809      3.37%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18079605     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84031947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378186                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.054329                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33980613                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4698486                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35868904                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       523591                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8960347                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5371151                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207517655                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8960347                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35885968                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         503224                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1448123                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34448218                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2786062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201348423                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1162317                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       947270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    282436802                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    937264111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937264111                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173860979                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108575823                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36270                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17340                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8263764                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18461341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9451189                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111881                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3125063                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187632136                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149897835                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297487                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62549839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191412088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84031947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783820                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29737812     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16800657     19.99%     55.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12389694     14.74%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8120795      9.66%     79.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8126474      9.67%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3928829      4.68%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3482421      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       651282      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       793983      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84031947                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         816214     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161895     14.13%     85.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       167623     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125392544     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1891643      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17271      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14738691      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7857686      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149897835                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777444                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1145732                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385270836                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250216976                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145746766                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151043567                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468181                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7164054                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2267150                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8960347                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         263403                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49584                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187666749                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       651029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18461341                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9451189                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17339                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41825                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1298404                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157403                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2455807                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147140925                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13770754                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2756910                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21440966                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20911034                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7670212                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744753                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145809318                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145746766                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94425533                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268288805                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728222                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351955                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101087442                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124604562                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63062427                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2146544                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75071600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659810                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176870                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28429083     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21629546     28.81%     66.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8170676     10.88%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4575778      6.10%     83.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3886549      5.18%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1738479      2.32%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1666298      2.22%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1131577      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3843614      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75071600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101087442                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124604562                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18481326                       # Number of memory references committed
system.switch_cpus1.commit.loads             11297287                       # Number of loads committed
system.switch_cpus1.commit.membars              17272                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18078757                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112176213                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2577181                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3843614                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           258894975                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384300031                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 301416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101087442                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124604562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101087442                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834262                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834262                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198665                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198665                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       660837342                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202767161                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190711212                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34544                       # number of misc regfile writes
system.l2.replacements                           6524                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1455392                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72060                       # Sample count of references to valid blocks.
system.l2.avg_refs                          20.196947                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         16118.056482                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2264.007220                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     16.005972                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1054.947735                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             38.996279                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          27985.815072                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             78.943925                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          17969.229791                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.245942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.034546                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.016097                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000595                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.427030                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001205                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.274189                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        90792                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31250                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122042                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45815                       # number of Writeback hits
system.l2.Writeback_hits::total                 45815                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        90792                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31250                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122042                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        90792                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31250                       # number of overall hits
system.l2.overall_hits::total                  122042                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4390                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2107                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6524                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4390                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2107                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6524                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4390                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2107                       # number of overall misses
system.l2.overall_misses::total                  6524                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    236911659                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       789340                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    117601859                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       355717367                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    236911659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       789340                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    117601859                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        355717367                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    236911659                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       789340                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    117601859                       # number of overall miss cycles
system.l2.overall_miss_latency::total       355717367                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              128566                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45815                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45815                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95182                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128566                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95182                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128566                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.046122                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.063165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.050744                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.046122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.063165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050744                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.046122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.063165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050744                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53966.209339                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46431.764706                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55814.835785                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54524.427805                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53966.209339                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46431.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55814.835785                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54524.427805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53966.209339                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46431.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55814.835785                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54524.427805                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5369                       # number of writebacks
system.l2.writebacks::total                      5369                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4390                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2107                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6524                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6524                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6524                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       356852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    211383464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       691987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    105432567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    317864870                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       356852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    211383464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       691987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    105432567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    317864870                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       356852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    211383464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       691987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    105432567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    317864870                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.063165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.050744                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.046122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.063165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.046122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.063165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050744                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48151.130752                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40705.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50039.186996                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48722.389638                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48151.130752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40705.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 50039.186996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48722.389638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48151.130752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40705.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 50039.186996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48722.389638                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015661897                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846657.994545                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15654236                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15654236                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15654236                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15654236                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15654236                       # number of overall hits
system.cpu0.icache.overall_hits::total       15654236                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15654247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15654247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15654247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15654247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15654247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15654247                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44445                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95182                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191895395                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95438                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2010.681228                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.470580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.529420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915901                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084099                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17147                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19340404                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19340404                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19340404                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19340404                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       351125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       351125                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       351185                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        351185                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       351185                       # number of overall misses
system.cpu0.dcache.overall_misses::total       351185                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8560080143                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8560080143                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2643382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2643382                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8562723525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8562723525                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8562723525                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8562723525                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11982064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11982064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19691589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19691589                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19691589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19691589                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017834                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017834                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24379.010731                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24379.010731                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44056.366667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44056.366667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24382.372610                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24382.372610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24382.372610                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24382.372610                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        34949                       # number of writebacks
system.cpu0.dcache.writebacks::total            34949                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       255943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       255943                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       256003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       256003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       256003                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       256003                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95182                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95182                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95182                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95182                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1128610974                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1128610974                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1128610974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1128610974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1128610974                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1128610974                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007944                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004834                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004834                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11857.399235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11857.399235                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11857.399235                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11857.399235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11857.399235                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11857.399235                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.005968                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022442760                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208299.697624                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.005968                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025651                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740394                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16092195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16092195                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16092195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16092195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16092195                       # number of overall hits
system.cpu1.icache.overall_hits::total       16092195                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       951174                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       951174                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       951174                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       951174                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       951174                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       951174                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16092214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16092214                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16092214                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16092214                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16092214                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16092214                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50061.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50061.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50061.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50061.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50061.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50061.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       824341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       824341                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       824341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       824341                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       824341                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       824341                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48490.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48490.647059                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48490.647059                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48490.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48490.647059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48490.647059                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33357                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164809185                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33613                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4903.138220                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.999192                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.000808                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902341                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097659                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10484413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10484413                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7149496                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7149496                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17302                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17302                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17272                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17272                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17633909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17633909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17633909                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17633909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67846                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67846                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67846                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67846                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67846                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1584204266                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1584204266                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1584204266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1584204266                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1584204266                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1584204266                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10552259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10552259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7149496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7149496                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17272                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17701755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17701755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17701755                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17701755                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003833                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003833                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003833                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003833                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23350.002447                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23350.002447                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23350.002447                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23350.002447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23350.002447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23350.002447                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10866                       # number of writebacks
system.cpu1.dcache.writebacks::total            10866                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34489                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34489                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34489                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34489                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34489                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34489                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33357                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33357                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33357                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    392584558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    392584558                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    392584558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    392584558                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    392584558                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    392584558                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11769.180622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11769.180622                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11769.180622                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11769.180622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11769.180622                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11769.180622                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
