[2025-09-15 16:30:10] START suite=spec trace=464.h264ref-64B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/464.h264ref-64B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2394155 heartbeat IPC: 4.177 cumulative IPC: 4.177 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4709249 heartbeat IPC: 4.319 cumulative IPC: 4.247 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4709249 cumulative IPC: 4.247 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4709249 cumulative IPC: 4.247 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 8202153 heartbeat IPC: 2.863 cumulative IPC: 2.863 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 11687079 heartbeat IPC: 2.87 cumulative IPC: 2.866 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 15178113 heartbeat IPC: 2.864 cumulative IPC: 2.866 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 18833794 heartbeat IPC: 2.735 cumulative IPC: 2.832 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 23967261 heartbeat IPC: 1.948 cumulative IPC: 2.596 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 27659526 heartbeat IPC: 2.708 cumulative IPC: 2.614 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 31379661 heartbeat IPC: 2.688 cumulative IPC: 2.625 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 35224309 heartbeat IPC: 2.601 cumulative IPC: 2.622 (Simulation time: 00 hr 06 min 51 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 40654830 heartbeat IPC: 1.841 cumulative IPC: 2.504 (Simulation time: 00 hr 07 min 44 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 39595168 cumulative IPC: 2.526 (Simulation time: 00 hr 08 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 39595168 cumulative IPC: 2.526 (Simulation time: 00 hr 08 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/464.h264ref-64B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.526 instructions: 100000001 cycles: 39595168
CPU 0 Branch Prediction Accuracy: 94.86% MPKI: 5.026 Average ROB Occupancy at Mispredict: 131.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01177
BRANCH_INDIRECT: 0.00099
BRANCH_CONDITIONAL: 4.914
BRANCH_DIRECT_CALL: 0.09753
BRANCH_INDIRECT_CALL: 0.00037
BRANCH_RETURN: 0.00139


====Backend Stall Breakdown====
ROB_STALL: 1802316
LQ_STALL: 266118
SQ_STALL: 34789


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 459.20587
REPLAY_LOAD: 102.53061
NON_REPLAY_LOAD: 9.503824

== Total ==
ADDR_TRANS: 62452
REPLAY_LOAD: 15072
NON_REPLAY_LOAD: 1724792

== Counts ==
ADDR_TRANS: 136
REPLAY_LOAD: 147
NON_REPLAY_LOAD: 181484

cpu0->cpu0_STLB TOTAL        ACCESS:      24015 HIT:      23628 MISS:        387 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      24015 HIT:      23628 MISS:        387 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 495.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     347551 HIT:     197002 MISS:     150549 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     187378 HIT:     111060 MISS:      76318 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      79239 HIT:       5687 MISS:      73552 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      80345 HIT:      80245 MISS:        100 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        589 HIT:         10 MISS:        579 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9214065 HIT:    9205041 MISS:       9024 MSHR_MERGE:       3837
cpu0->cpu0_L1I LOAD         ACCESS:    9214065 HIT:    9205041 MISS:       9024 MSHR_MERGE:       3837
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 61.74 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29591481 HIT:   27836180 MISS:    1755301 MSHR_MERGE:    1493282
cpu0->cpu0_L1D LOAD         ACCESS:   22157530 HIT:   21134579 MISS:    1022951 MSHR_MERGE:     840760
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7433179 HIT:    6701453 MISS:     731726 MSHR_MERGE:     652487
cpu0->cpu0_L1D TRANSLATION  ACCESS:        772 HIT:        148 MISS:        624 MSHR_MERGE:         35
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7711149 HIT:    7711115 MISS:         34 MSHR_MERGE:         20
cpu0->cpu0_ITLB LOAD         ACCESS:    7711149 HIT:    7711115 MISS:         34 MSHR_MERGE:         20
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 45.21 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28336128 HIT:   28296894 MISS:      39234 MSHR_MERGE:      15233
cpu0->cpu0_DTLB LOAD         ACCESS:   28336128 HIT:   28296894 MISS:      39234 MSHR_MERGE:      15233
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.99 cycles
cpu0->LLC TOTAL        ACCESS:     219562 HIT:     164676 MISS:      54886 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      76318 HIT:      48275 MISS:      28043 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      73552 HIT:      47407 MISS:      26145 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      69113 HIT:      68952 MISS:        161 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        579 HIT:         42 MISS:        537 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 95.45 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3751
  ROW_BUFFER_MISS:      50973
  AVG DBUS CONGESTED CYCLE: 6.504
Channel 0 WQ ROW_BUFFER_HIT:       4987
  ROW_BUFFER_MISS:      27135
  FULL:          0
Channel 0 REFRESHES ISSUED:       3300
[2025-09-15 16:38:38] END   suite=spec trace=464.h264ref-64B (rc=0)
