<def f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='753' ll='756' type='static void llvm::TargetRegistry::RegisterMCSubtargetInfo(llvm::Target &amp; T, Target::MCSubtargetInfoCtorFnTy Fn)'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='1081' u='c' c='_ZN4llvm23RegisterMCSubtargetInfoC1ERNS_6TargetE'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='1101' u='c' c='_ZN4llvm25RegisterMCSubtargetInfoFnC1ERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E'/>
<doc f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='744'>/// RegisterMCSubtargetInfo - Register a MCSubtargetInfo implementation for
  /// the given target.
  ///
  /// Clients are responsible for ensuring that registration doesn&apos;t occur
  /// while another thread is attempting to access the registry. Typically
  /// this is done by initializing all targets at program startup.
  ///
  /// @param T - The target being registered.
  /// @param Fn - A function to construct a MCSubtargetInfo for the target.</doc>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp' l='387' u='c' c='LLVMInitializeAArch64TargetMC'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.cpp' l='151' u='c' c='LLVMInitializeAMDGPUTargetMC'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp' l='499' u='c' c='LLVMInitializeARMTargetMC'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.cpp' l='103' u='c' c='LLVMInitializeAVRTargetMC'/>
<use f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFMCTargetDesc.cpp' l='113' u='c' c='LLVMInitializeBPFTargetMC'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp' l='592' u='c' c='LLVMInitializeHexagonTargetMC'/>
<use f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiMCTargetDesc.cpp' l='139' u='c' c='LLVMInitializeLanaiTargetMC'/>
<use f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430MCTargetDesc.cpp' l='66' u='c' c='LLVMInitializeMSP430TargetMC'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCTargetDesc.cpp' l='191' u='c' c='LLVMInitializeMipsTargetMC'/>
<use f='llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXMCTargetDesc.cpp' l='81' u='c' c='LLVMInitializeNVPTXTargetMC'/>
<use f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCMCTargetDesc.cpp' l='361' u='c' c='LLVMInitializePowerPCTargetMC'/>
<use f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp' l='147' u='c' c='LLVMInitializeRISCVTargetMC'/>
<use f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcMCTargetDesc.cpp' l='109' u='c' c='LLVMInitializeSparcTargetMC'/>
<use f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.cpp' l='203' u='c' c='LLVMInitializeSystemZTargetMC'/>
<use f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyMCTargetDesc.cpp' l='121' u='c' c='LLVMInitializeWebAssemblyTargetMC'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp' l='579' u='c' c='LLVMInitializeX86TargetMC'/>
<use f='llvm/llvm/lib/Target/XCore/MCTargetDesc/XCoreMCTargetDesc.cpp' l='138' u='c' c='LLVMInitializeXCoreTargetMC'/>
