

================================================================
== Vitis HLS Report for 'data_packet'
================================================================
* Date:           Wed Nov  5 08:17:23 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ip
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu1cg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.167 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   324003|   324003|  3.240 ms|  3.240 ms|  324003|  324003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_159_1  |   324001|   324001|         7|          5|          1|  64800|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    703|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    233|    -|
|Register         |        -|    -|    402|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|    402|    936|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      216|  216|  74880|  37440|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|      2|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_206_p2                     |         +|   0|  0|  25|          18|           3|
    |output_addr_12_fu_200_p2          |         +|   0|  0|  39|          32|           1|
    |output_addr_13_fu_234_p2          |         +|   0|  0|  39|          32|           1|
    |output_addr_14_fu_276_p2          |         +|   0|  0|  39|          32|           1|
    |output_addr_15_fu_318_p2          |         +|   0|  0|  39|          32|           1|
    |output_addr_16_fu_366_p2          |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_346                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_400                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_405                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_406                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_408                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_675                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_679                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op31_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op70_write_state5    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op82_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op83_write_state7    |       and|   0|  0|   2|           1|           1|
    |icmp_ln159_fu_188_p2              |      icmp|   0|  0|  25|          18|          13|
    |icmp_ln169_1_fu_228_p2            |      icmp|   0|  0|  39|          32|          19|
    |icmp_ln169_2_fu_270_p2            |      icmp|   0|  0|  39|          32|          19|
    |icmp_ln169_3_fu_312_p2            |      icmp|   0|  0|  39|          32|          19|
    |icmp_ln169_4_fu_354_p2            |      icmp|   0|  0|  39|          32|          19|
    |icmp_ln169_fu_194_p2              |      icmp|   0|  0|  39|          32|          19|
    |output_last_1_fu_263_p2           |      icmp|   0|  0|  39|          32|          19|
    |output_last_2_fu_305_p2           |      icmp|   0|  0|  39|          32|          19|
    |output_last_3_fu_347_p2           |      icmp|   0|  0|  39|          32|          19|
    |output_last_4_fu_360_p2           |      icmp|   0|  0|  39|          32|          19|
    |output_last_fu_222_p2             |      icmp|   0|  0|  39|          32|          19|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 703|         550|         246|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  31|          6|    1|          6|
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_phi_mux_output_addr_10_phi_fu_161_p4     |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter0_output_addr_2_reg_116  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_output_addr_4_reg_126  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_output_addr_6_reg_137  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_output_addr_8_reg_148  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_4                        |   9|          2|   18|         36|
    |ap_sig_allocacmp_output_addr_11             |   9|          2|   32|         64|
    |data_out_TDATA_blk_n                        |   9|          2|    1|          2|
    |data_out_TDATA_int_regslice                 |  31|          6|   64|        384|
    |data_out_TLAST_int_regslice                 |  31|          6|    1|          6|
    |i_fu_84                                     |   9|          2|   18|         36|
    |output_addr_fu_88                           |   9|          2|   32|         64|
    |output_r_blk_n                              |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 233|         49|  332|        960|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_output_addr_2_reg_116  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_output_addr_4_reg_126  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_output_addr_6_reg_137  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_output_addr_8_reg_148  |  32|   0|   32|          0|
    |i_fu_84                                     |  18|   0|   18|          0|
    |icmp_ln159_reg_409                          |   1|   0|    1|          0|
    |icmp_ln159_reg_409_pp0_iter1_reg            |   1|   0|    1|          0|
    |icmp_ln169_1_reg_432                        |   1|   0|    1|          0|
    |icmp_ln169_2_reg_451                        |   1|   0|    1|          0|
    |icmp_ln169_3_reg_470                        |   1|   0|    1|          0|
    |icmp_ln169_4_reg_489                        |   1|   0|    1|          0|
    |icmp_ln169_reg_413                          |   1|   0|    1|          0|
    |output_addr_11_reg_403                      |  32|   0|   32|          0|
    |output_addr_2_reg_116                       |  32|   0|   32|          0|
    |output_addr_4_reg_126                       |  32|   0|   32|          0|
    |output_addr_6_reg_137                       |  32|   0|   32|          0|
    |output_addr_fu_88                           |  32|   0|   32|          0|
    |output_last_4_reg_493                       |   1|   0|    1|          0|
    |reg_168                                     |  80|   0|   80|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 402|   0|  402|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        data_packet|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        data_packet|  return value|
|output_r_dout            |   in|   80|     ap_fifo|           output_r|       pointer|
|output_r_num_data_valid  |   in|    3|     ap_fifo|           output_r|       pointer|
|output_r_fifo_cap        |   in|    3|     ap_fifo|           output_r|       pointer|
|output_r_empty_n         |   in|    1|     ap_fifo|           output_r|       pointer|
|output_r_read            |  out|    1|     ap_fifo|           output_r|       pointer|
|data_out_TREADY          |   in|    1|        axis|  data_out_V_last_V|       pointer|
|data_out_TVALID          |  out|    1|        axis|  data_out_V_last_V|       pointer|
|data_out_TLAST           |  out|    1|        axis|  data_out_V_last_V|       pointer|
|data_out_TDATA           |  out|   64|        axis|  data_out_V_data_V|       pointer|
|data_out_TKEEP           |  out|    8|        axis|  data_out_V_keep_V|       pointer|
|data_out_TSTRB           |  out|    8|        axis|  data_out_V_strb_V|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_addr = alloca i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 11 'alloca' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 0, i1 %data_out_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %output_r, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, i8 %data_out_V_strb_V, i8 %data_out_V_keep_V, i64 %data_out_V_data_V, void @empty_7, i32 1, i32 1, void @empty_10, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln157 = store i32 0, i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 15 'store' 'store_ln157' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln159 = store i18 0, i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 16 'store' 'store_ln159' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_161_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 17 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_4 = load i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 18 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_addr_11 = load i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 19 'load' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.03ns)   --->   "%icmp_ln159 = icmp_ult  i18 %i_4, i18 259200" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 20 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.end25, void %VITIS_LOOP_161_2.split" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%icmp_ln169 = icmp_slt  i32 %output_addr_11, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 22 'icmp' 'icmp_ln169' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc20, void %if.then" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 23 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%output_addr_12 = add i32 %output_addr_11, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 24 'add' 'output_addr_12' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 25 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (1.03ns)   --->   "%i_5 = add i18 %i_4, i18 4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 26 'add' 'i_5' <Predicate = (icmp_ln159)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln159 = store i18 %i_5, i18 %i" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 27 'store' 'store_ln159' <Predicate = (icmp_ln159)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 28 [1/1] (2.16ns)   --->   "%data_in = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 28 'read' 'data_in' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%output_data = trunc i80 %data_in" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 29 'trunc' 'output_data' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.20ns)   --->   "%output_last = icmp_eq  i32 %output_addr_11, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 30 'icmp' 'output_last' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data, i8 255, i8 0, i1 %output_last" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%output_addr_2 = phi i32 %output_addr_12, void %if.then, i32 %output_addr_11, void %VITIS_LOOP_161_2.split"   --->   Operation 32 'phi' 'output_addr_2' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.20ns)   --->   "%icmp_ln169_1 = icmp_slt  i32 %output_addr_2, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 33 'icmp' 'icmp_ln169_1' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_1, void %for.inc20.1, void %if.then.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 34 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_2 : Operation 35 [1/1] (1.20ns)   --->   "%output_addr_13 = add i32 %output_addr_2, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 35 'add' 'output_addr_13' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 36 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.48>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln179 = ret" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:179]   --->   Operation 84 'ret' 'ret_ln179' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 37 [1/1] (2.16ns)   --->   "%data_in_1 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 37 'read' 'data_in_1' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data, i8 255, i8 0, i1 %output_last" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %data_in, i32 64, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 39 'partselect' 'tmp' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i80 %data_in_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 40 'trunc' 'trunc_ln171' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%output_data_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i48.i16, i48 %trunc_ln171, i16 %tmp" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 41 'bitconcatenate' 'output_data_1' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.20ns)   --->   "%output_last_1 = icmp_eq  i32 %output_addr_2, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 42 'icmp' 'output_last_1' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_1, i8 255, i8 0, i1 %output_last_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%output_addr_4 = phi i32 %output_addr_13, void %if.then.1, i32 %output_addr_2, void %for.inc20"   --->   Operation 44 'phi' 'output_addr_4' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.20ns)   --->   "%icmp_ln169_2 = icmp_slt  i32 %output_addr_4, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 45 'icmp' 'icmp_ln169_2' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_2, void %for.inc20.2, void %if.then.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 46 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_3 : Operation 47 [1/1] (1.20ns)   --->   "%output_addr_14 = add i32 %output_addr_4, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 47 'add' 'output_addr_14' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 48 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 3.16>
ST_4 : Operation 49 [1/1] (2.16ns)   --->   "%data_in_2 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 49 'read' 'data_in_2' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_4 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_1, i8 255, i8 0, i1 %output_last_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 50 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_1)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i80.i32.i32, i80 %data_in_1, i32 48, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 51 'partselect' 'tmp_18' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln171_1 = trunc i80 %data_in_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 52 'trunc' 'trunc_ln171_1' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%output_data_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln171_1, i32 %tmp_18" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 53 'bitconcatenate' 'output_data_2' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.20ns)   --->   "%output_last_2 = icmp_eq  i32 %output_addr_4, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 54 'icmp' 'output_last_2' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_2, i8 255, i8 0, i1 %output_last_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 55 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_addr_6 = phi i32 %output_addr_14, void %if.then.2, i32 %output_addr_4, void %for.inc20.1"   --->   Operation 56 'phi' 'output_addr_6' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.20ns)   --->   "%icmp_ln169_3 = icmp_slt  i32 %output_addr_6, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 57 'icmp' 'icmp_ln169_3' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_3, void %for.inc20.3, void %if.then.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 58 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_4 : Operation 59 [1/1] (1.20ns)   --->   "%output_addr_15 = add i32 %output_addr_6, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 59 'add' 'output_addr_15' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 60 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 3.16>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 61 'specpipeline' 'specpipeline_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64800, i64 64800, i64 64800" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 63 'specloopname' 'specloopname_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.16ns)   --->   "%data_in_3 = read i80 @_ssdm_op_Read.ap_fifo.volatile.i80P0A, i80 %output_r" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:164]   --->   Operation 64 'read' 'data_in_3' <Predicate = (icmp_ln159)> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 80> <Depth = 2> <FIFO>
ST_5 : Operation 65 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_2, i8 255, i8 0, i1 %output_last_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_2)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i48 @_ssdm_op_PartSelect.i48.i80.i32.i32, i80 %data_in_2, i32 32, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 66 'partselect' 'tmp_20' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln171_2 = trunc i80 %data_in_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 67 'trunc' 'trunc_ln171_2' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%output_data_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln171_2, i48 %tmp_20" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 68 'bitconcatenate' 'output_data_3' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.20ns)   --->   "%output_last_3 = icmp_eq  i32 %output_addr_6, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 69 'icmp' 'output_last_3' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_3, i8 255, i8 0, i1 %output_last_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_8 = phi i32 %output_addr_15, void %if.then.3, i32 %output_addr_6, void %for.inc20.2"   --->   Operation 71 'phi' 'output_addr_8' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.20ns)   --->   "%icmp_ln169_4 = icmp_slt  i32 %output_addr_8, i32 324000" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 72 'icmp' 'icmp_ln169_4' <Predicate = (icmp_ln159)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.48ns)   --->   "%br_ln169 = br i1 %icmp_ln169_4, void %for.inc20.4, void %if.then.4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:169]   --->   Operation 73 'br' 'br_ln169' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_5 : Operation 74 [1/1] (1.20ns)   --->   "%output_last_4 = icmp_eq  i32 %output_addr_8, i32 323999" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:173]   --->   Operation 74 'icmp' 'output_last_4' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.20ns)   --->   "%output_addr_16 = add i32 %output_addr_8, i32 1" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:175]   --->   Operation 75 'add' 'output_addr_16' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln176 = br void %for.inc20.4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:176]   --->   Operation 76 'br' 'br_ln176' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 0.48>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%output_addr_10 = phi i32 %output_addr_16, void %if.then.4, i32 %output_addr_8, void %for.inc20.3"   --->   Operation 77 'phi' 'output_addr_10' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln157 = store i32 %output_addr_10, i32 %output_addr" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:157]   --->   Operation 78 'store' 'store_ln157' <Predicate = (icmp_ln159)> <Delay = 0.48>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_161_2" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:159]   --->   Operation 79 'br' 'br_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.00>
ST_6 : Operation 80 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_3, i8 255, i8 0, i1 %output_last_3" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 80 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_3)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%output_data_4 = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %data_in_3, i32 16, i32 79" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:171]   --->   Operation 81 'partselect' 'output_data_4' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_4, i8 255, i8 0, i1 %output_last_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 82 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 83 [1/2] (1.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %output_data_4, i8 255, i8 0, i1 %output_last_4" [/home/leon/Desktop/Project/ZUBOARD_1CG/hls_ip/conv2d_hls.cpp:174]   --->   Operation 83 'write' 'write_ln174' <Predicate = (icmp_ln159 & icmp_ln169_4)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01000000]
output_addr             (alloca             ) [ 01111100]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000]
specinterface_ln0       (specinterface      ) [ 00000000]
specinterface_ln0       (specinterface      ) [ 00000000]
store_ln157             (store              ) [ 00000000]
store_ln159             (store              ) [ 00000000]
br_ln159                (br                 ) [ 00000000]
i_4                     (load               ) [ 00000000]
output_addr_11          (load               ) [ 01100000]
icmp_ln159              (icmp               ) [ 01111111]
br_ln159                (br                 ) [ 00000000]
icmp_ln169              (icmp               ) [ 01111111]
br_ln169                (br                 ) [ 01100000]
output_addr_12          (add                ) [ 01100000]
br_ln176                (br                 ) [ 01100000]
i_5                     (add                ) [ 00000000]
store_ln159             (store              ) [ 00000000]
data_in                 (read               ) [ 00010000]
output_data             (trunc              ) [ 00010000]
output_last             (icmp               ) [ 00010000]
output_addr_2           (phi                ) [ 00110000]
icmp_ln169_1            (icmp               ) [ 01111111]
br_ln169                (br                 ) [ 00110000]
output_addr_13          (add                ) [ 00110000]
br_ln176                (br                 ) [ 00110000]
data_in_1               (read               ) [ 00001000]
write_ln174             (write              ) [ 00000000]
tmp                     (partselect         ) [ 00000000]
trunc_ln171             (trunc              ) [ 00000000]
output_data_1           (bitconcatenate     ) [ 00001000]
output_last_1           (icmp               ) [ 00001000]
output_addr_4           (phi                ) [ 00011000]
icmp_ln169_2            (icmp               ) [ 01111111]
br_ln169                (br                 ) [ 00011000]
output_addr_14          (add                ) [ 00011000]
br_ln176                (br                 ) [ 00011000]
data_in_2               (read               ) [ 00000100]
write_ln174             (write              ) [ 00000000]
tmp_18                  (partselect         ) [ 00000000]
trunc_ln171_1           (trunc              ) [ 00000000]
output_data_2           (bitconcatenate     ) [ 00000100]
output_last_2           (icmp               ) [ 00000100]
output_addr_6           (phi                ) [ 00001100]
icmp_ln169_3            (icmp               ) [ 01101111]
br_ln169                (br                 ) [ 00001100]
output_addr_15          (add                ) [ 00001100]
br_ln176                (br                 ) [ 00001100]
specpipeline_ln159      (specpipeline       ) [ 00000000]
speclooptripcount_ln159 (speclooptripcount  ) [ 00000000]
specloopname_ln159      (specloopname       ) [ 00000000]
data_in_3               (read               ) [ 01000010]
write_ln174             (write              ) [ 00000000]
tmp_20                  (partselect         ) [ 00000000]
trunc_ln171_2           (trunc              ) [ 00000000]
output_data_3           (bitconcatenate     ) [ 01000010]
output_last_3           (icmp               ) [ 01000010]
output_addr_8           (phi                ) [ 00000100]
icmp_ln169_4            (icmp               ) [ 01100111]
br_ln169                (br                 ) [ 00000000]
output_last_4           (icmp               ) [ 01100011]
output_addr_16          (add                ) [ 00000000]
br_ln176                (br                 ) [ 00000000]
output_addr_10          (phi                ) [ 00000000]
store_ln157             (store              ) [ 00000000]
br_ln159                (br                 ) [ 00000000]
write_ln174             (write              ) [ 00000000]
output_data_4           (partselect         ) [ 00100001]
write_ln174             (write              ) [ 00000000]
ret_ln179               (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i80P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="output_addr_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="80" slack="0"/>
<pin id="94" dir="0" index="1" bw="80" slack="0"/>
<pin id="95" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in/2 data_in_1/3 data_in_2/4 data_in_3/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="0" index="3" bw="8" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="64" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="0" index="8" bw="1" slack="0"/>
<pin id="108" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 "/>
</bind>
</comp>

<comp id="116" class="1005" name="output_addr_2_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_2 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="output_addr_2_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_addr_2/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="output_addr_4_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_4 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="output_addr_4_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_addr_4/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="output_addr_6_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_6 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_addr_6_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_addr_6/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="output_addr_8_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_addr_8 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="output_addr_8_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_addr_8/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="output_addr_10_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="output_addr_10 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_addr_10_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_addr_10/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="80" slack="1"/>
<pin id="170" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="data_in data_in_1 data_in_2 data_in_3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln157_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln159_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="18" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_4_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="18" slack="0"/>
<pin id="184" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="output_addr_11_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_addr_11/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln159_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="18" slack="0"/>
<pin id="190" dir="0" index="1" bw="18" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln169_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="output_addr_12_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_addr_12/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="18" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln159_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_data_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="80" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="output_data/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_last_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output_last/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln169_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="output_addr_13_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_addr_13/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="80" slack="1"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="0" index="3" bw="8" slack="0"/>
<pin id="245" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln171_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="80" slack="0"/>
<pin id="252" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="output_data_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="0" index="1" bw="48" slack="0"/>
<pin id="257" dir="0" index="2" bw="16" slack="0"/>
<pin id="258" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_data_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="output_last_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output_last_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln169_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169_2/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="output_addr_14_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_addr_14/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_18_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="80" slack="1"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln171_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="80" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171_1/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="output_data_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_data_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="output_last_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output_last_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln169_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169_3/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="output_addr_15_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_addr_15/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_20_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="48" slack="0"/>
<pin id="326" dir="0" index="1" bw="80" slack="1"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln171_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="80" slack="0"/>
<pin id="336" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln171_2/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="output_data_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="48" slack="0"/>
<pin id="342" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_data_3/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="output_last_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output_last_3/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln169_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169_4/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="output_last_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output_last_4/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="output_addr_16_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_addr_16/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln157_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="4"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="output_data_4_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="80" slack="1"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="8" slack="0"/>
<pin id="383" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_data_4/6 "/>
</bind>
</comp>

<comp id="389" class="1005" name="i_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="18" slack="0"/>
<pin id="391" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="396" class="1005" name="output_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="403" class="1005" name="output_addr_11_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_11 "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln159_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln159 "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln169_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="417" class="1005" name="output_addr_12_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_12 "/>
</bind>
</comp>

<comp id="422" class="1005" name="output_data_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="1"/>
<pin id="424" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data "/>
</bind>
</comp>

<comp id="427" class="1005" name="output_last_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_last "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln169_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="output_addr_13_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_13 "/>
</bind>
</comp>

<comp id="441" class="1005" name="output_data_1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data_1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="output_last_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_last_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="icmp_ln169_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="1"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="output_addr_14_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_14 "/>
</bind>
</comp>

<comp id="460" class="1005" name="output_data_2_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="output_last_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_last_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="icmp_ln169_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169_3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="output_addr_15_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_15 "/>
</bind>
</comp>

<comp id="479" class="1005" name="output_data_3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="1"/>
<pin id="481" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data_3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="output_last_3_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_last_3 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln169_4_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="output_last_4_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_last_4 "/>
</bind>
</comp>

<comp id="498" class="1005" name="output_data_4_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_data_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="125"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="116" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="146"><net_src comp="126" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="157"><net_src comp="137" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="167"><net_src comp="151" pin="4"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="92" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="182" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="92" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="227"><net_src comp="222" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="232"><net_src comp="119" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="119" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="168" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="92" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="240" pin="4"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="98" pin=5"/></net>

<net id="267"><net_src comp="116" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="274"><net_src comp="129" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="129" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="168" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="54" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="92" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="282" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="98" pin=5"/></net>

<net id="309"><net_src comp="126" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="42" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="316"><net_src comp="140" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="140" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="10" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="168" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="54" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="337"><net_src comp="92" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="78" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="324" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="338" pin="3"/><net_sink comp="98" pin=5"/></net>

<net id="351"><net_src comp="137" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="358"><net_src comp="151" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="151" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="151" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="10" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="377"><net_src comp="161" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="80" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="168" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="82" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="388"><net_src comp="378" pin="4"/><net_sink comp="98" pin=5"/></net>

<net id="392"><net_src comp="84" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="395"><net_src comp="389" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="399"><net_src comp="88" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="406"><net_src comp="185" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="412"><net_src comp="188" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="194" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="200" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="425"><net_src comp="217" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="430"><net_src comp="222" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="435"><net_src comp="228" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="234" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="444"><net_src comp="254" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="449"><net_src comp="263" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="454"><net_src comp="270" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="276" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="463"><net_src comp="296" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="468"><net_src comp="305" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="473"><net_src comp="312" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="318" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="482"><net_src comp="338" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="98" pin=5"/></net>

<net id="487"><net_src comp="347" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="492"><net_src comp="354" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="360" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="501"><net_src comp="378" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="98" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {3 4 5 6 7 }
	Port: data_out_V_keep_V | {3 4 5 6 7 }
	Port: data_out_V_strb_V | {3 4 5 6 7 }
	Port: data_out_V_last_V | {3 4 5 6 7 }
 - Input state : 
	Port: data_packet : data_out_V_data_V | {}
	Port: data_packet : data_out_V_keep_V | {}
	Port: data_packet : data_out_V_strb_V | {}
	Port: data_packet : data_out_V_last_V | {}
	Port: data_packet : output_r | {2 3 4 5 }
  - Chain level:
	State 1
		store_ln157 : 1
		store_ln159 : 1
		i_4 : 1
		output_addr_11 : 1
		icmp_ln159 : 2
		br_ln159 : 3
		icmp_ln169 : 2
		br_ln169 : 3
		output_addr_12 : 2
		i_5 : 2
		store_ln159 : 3
	State 2
		write_ln174 : 1
		icmp_ln169_1 : 1
		br_ln169 : 2
		output_addr_13 : 1
	State 3
		output_data_1 : 1
		write_ln174 : 2
		icmp_ln169_2 : 1
		br_ln169 : 2
		output_addr_14 : 1
	State 4
		output_data_2 : 1
		write_ln174 : 2
		icmp_ln169_3 : 1
		br_ln169 : 2
		output_addr_15 : 1
	State 5
		output_data_3 : 1
		write_ln174 : 2
		icmp_ln169_4 : 1
		br_ln169 : 2
		output_last_4 : 1
		output_addr_16 : 1
		output_addr_10 : 3
		store_ln157 : 4
	State 6
		write_ln174 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln159_fu_188   |    0    |    25   |
|          |   icmp_ln169_fu_194   |    0    |    39   |
|          |   output_last_fu_222  |    0    |    39   |
|          |  icmp_ln169_1_fu_228  |    0    |    39   |
|          |  output_last_1_fu_263 |    0    |    39   |
|   icmp   |  icmp_ln169_2_fu_270  |    0    |    39   |
|          |  output_last_2_fu_305 |    0    |    39   |
|          |  icmp_ln169_3_fu_312  |    0    |    39   |
|          |  output_last_3_fu_347 |    0    |    39   |
|          |  icmp_ln169_4_fu_354  |    0    |    39   |
|          |  output_last_4_fu_360 |    0    |    39   |
|----------|-----------------------|---------|---------|
|          | output_addr_12_fu_200 |    0    |    39   |
|          |       i_5_fu_206      |    0    |    25   |
|    add   | output_addr_13_fu_234 |    0    |    39   |
|          | output_addr_14_fu_276 |    0    |    39   |
|          | output_addr_15_fu_318 |    0    |    39   |
|          | output_addr_16_fu_366 |    0    |    39   |
|----------|-----------------------|---------|---------|
|   read   |     grp_read_fu_92    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_98    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   output_data_fu_217  |    0    |    0    |
|   trunc  |   trunc_ln171_fu_250  |    0    |    0    |
|          |  trunc_ln171_1_fu_292 |    0    |    0    |
|          |  trunc_ln171_2_fu_334 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_240      |    0    |    0    |
|partselect|     tmp_18_fu_282     |    0    |    0    |
|          |     tmp_20_fu_324     |    0    |    0    |
|          |  output_data_4_fu_378 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  output_data_1_fu_254 |    0    |    0    |
|bitconcatenate|  output_data_2_fu_296 |    0    |    0    |
|          |  output_data_3_fu_338 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   635   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_389      |   18   |
|  icmp_ln159_reg_409  |    1   |
| icmp_ln169_1_reg_432 |    1   |
| icmp_ln169_2_reg_451 |    1   |
| icmp_ln169_3_reg_470 |    1   |
| icmp_ln169_4_reg_489 |    1   |
|  icmp_ln169_reg_413  |    1   |
|output_addr_10_reg_158|   32   |
|output_addr_11_reg_403|   32   |
|output_addr_12_reg_417|   32   |
|output_addr_13_reg_436|   32   |
|output_addr_14_reg_455|   32   |
|output_addr_15_reg_474|   32   |
| output_addr_2_reg_116|   32   |
| output_addr_4_reg_126|   32   |
| output_addr_6_reg_137|   32   |
| output_addr_8_reg_148|   32   |
|  output_addr_reg_396 |   32   |
| output_data_1_reg_441|   64   |
| output_data_2_reg_460|   64   |
| output_data_3_reg_479|   64   |
| output_data_4_reg_498|   64   |
|  output_data_reg_422 |   64   |
| output_last_1_reg_446|    1   |
| output_last_2_reg_465|    1   |
| output_last_3_reg_484|    1   |
| output_last_4_reg_493|    1   |
|  output_last_reg_427 |    1   |
|        reg_168       |   80   |
+----------------------+--------+
|         Total        |   781  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p5  |  10  |  64  |   640  ||    54   |
| grp_write_fu_98 |  p8  |   9  |   1  |    9   ||    49   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   649  ||   1.79  ||   103   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   635  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   103  |
|  Register |    -   |   781  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   781  |   738  |
+-----------+--------+--------+--------+
