#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x55862732e580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55862732e710 .scope module, "fifo_tb" "fifo_tb" 3 1;
 .timescale 0 0;
v0x55862738e310_0 .var "clk", 0 0;
v0x55862738e3d0_0 .var "din", 15 0;
v0x55862738e470_0 .net "dout", 15 0, v0x55862735dcd0_0;  1 drivers
v0x55862738e510_0 .net "empty", 0 0, v0x558627357a40_0;  1 drivers
v0x55862738e5b0_0 .net "full", 0 0, v0x55862735b2c0_0;  1 drivers
v0x55862738e650_0 .var "rd_en", 0 0;
v0x55862738e720_0 .var "rdata", 15 0;
v0x55862738e7c0_0 .var "rstn", 0 0;
v0x55862738e890_0 .var "stop", 0 0;
v0x55862738e9c0_0 .var "wr_en", 0 0;
S_0x55862736da30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 47, 3 47 0, S_0x55862732e710;
 .timescale 0 0;
v0x55862735af60_0 .var/2s "i", 31 0;
E_0x55862736eaa0 .event posedge, v0x55862735cdf0_0;
S_0x55862738d8c0 .scope module, "u_sync_fifo" "sync_fifo" 3 14, 4 1 0, S_0x55862732e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rstn";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 16 "din";
    .port_info 5 /OUTPUT 16 "dout";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x558627354c60 .param/l "DEPTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x558627354ca0 .param/l "DWIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
v0x55862735cdf0_0 .net "clk", 0 0, v0x55862738e310_0;  1 drivers
v0x55862735d390_0 .net "din", 15 0, v0x55862738e3d0_0;  1 drivers
v0x55862735dcd0_0 .var "dout", 15 0;
v0x558627357a40_0 .var "empty", 0 0;
v0x558627357ae0 .array "fifo", 7 0, 15 0;
v0x55862735b2c0_0 .var "full", 0 0;
v0x55862738de10_0 .net "rd_en", 0 0, v0x55862738e650_0;  1 drivers
v0x55862738ded0_0 .var "rptr", 2 0;
v0x55862738dfb0_0 .net "rstn", 0 0, v0x55862738e7c0_0;  1 drivers
v0x55862738e070_0 .var "wptr", 2 0;
v0x55862738e150_0 .net "wr_en", 0 0, v0x55862738e9c0_0;  1 drivers
E_0x55862736f460 .event anyedge, v0x55862738e070_0, v0x55862738ded0_0;
E_0x55862736f650/0 .event negedge, v0x55862738dfb0_0;
E_0x55862736f650/1 .event posedge, v0x55862735cdf0_0;
E_0x55862736f650 .event/or E_0x55862736f650/0, E_0x55862736f650/1;
    .scope S_0x55862738d8c0;
T_0 ;
    %wait E_0x55862736f650;
    %load/vec4 v0x55862738dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55862738e070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55862738e150_0;
    %load/vec4 v0x55862735b2c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55862735d390_0;
    %load/vec4 v0x55862738e070_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558627357ae0, 0, 4;
    %load/vec4 v0x55862738e070_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55862738e070_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55862738d8c0;
T_1 ;
    %vpi_call/w 4 31 "$monitor", "[%0t] [FIFO] wr_en=%0b din=0x%0h rd_en=%0b dout=0x%0h empty=%0b full=%0b", $time, v0x55862738e150_0, v0x55862735d390_0, v0x55862738de10_0, v0x55862735dcd0_0, v0x558627357a40_0, v0x55862735b2c0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55862738d8c0;
T_2 ;
    %wait E_0x55862736f650;
    %load/vec4 v0x55862738dfb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55862738ded0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55862738de10_0;
    %load/vec4 v0x558627357a40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55862738ded0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x558627357ae0, 4;
    %assign/vec4 v0x55862735dcd0_0, 0;
    %load/vec4 v0x55862738ded0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55862738ded0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55862738d8c0;
T_3 ;
Ewait_0 .event/or E_0x55862736f460, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55862738e070_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x55862738ded0_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55862735b2c0_0, 0, 1;
    %load/vec4 v0x55862738e070_0;
    %load/vec4 v0x55862738ded0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x558627357a40_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55862732e710;
T_4 ;
    %delay 10, 0;
    %load/vec4 v0x55862738e310_0;
    %inv;
    %assign/vec4 v0x55862738e310_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55862732e710;
T_5 ;
    %vpi_call/w 3 30 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55862732e710 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55862732e710;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e890_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55862738e7c0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55862732e710;
T_7 ;
    %wait E_0x55862736eaa0;
    %fork t_1, S_0x55862736da30;
    %jmp t_0;
    .scope S_0x55862736da30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55862735af60_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55862735af60_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_7.1, 5;
T_7.2 ;
    %load/vec4 v0x55862738e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %wait E_0x55862736eaa0;
    %vpi_call/w 3 52 "$display", "[%0t] FIFO is full, wait for reads to happen", $time {0 0 0};
    %jmp T_7.2;
T_7.3 ;
    %vpi_func 3 57 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x55862738e9c0_0, 0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v0x55862738e3d0_0, 0;
    %vpi_call/w 3 59 "$display", "[%0t] clk i=%0d wr_en=%0d din=0x%0h ", $time, v0x55862735af60_0, v0x55862738e9c0_0, v0x55862738e3d0_0 {0 0 0};
    %wait E_0x55862736eaa0;
    %load/vec4 v0x55862735af60_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55862735af60_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x55862732e710;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55862738e890_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55862732e710;
T_8 ;
    %wait E_0x55862736eaa0;
T_8.0 ;
    %load/vec4 v0x55862738e890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
T_8.2 ;
    %load/vec4 v0x55862738e510_0;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55862738e650_0, 0;
    %vpi_call/w 3 76 "$display", "[%0t] FIFO is empty, wait for writes to happen", $time {0 0 0};
    %wait E_0x55862736eaa0;
    %jmp T_8.2;
T_8.3 ;
    %vpi_func 3 82 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x55862738e650_0, 0;
    %wait E_0x55862736eaa0;
    %load/vec4 v0x55862738e470_0;
    %assign/vec4 v0x55862738e720_0, 0;
    %vpi_call/w 3 85 "$display", "[%0t] clk rd_en=%0d rdata=0x%0h ", $time, v0x55862738e650_0, v0x55862738e720_0 {0 0 0};
    %jmp T_8.0;
T_8.1 ;
    %delay 500, 0;
    %vpi_call/w 3 88 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/alkaleus/rtl-kernel-stack/rtl/fifo/fifo_tb.sv";
    "/home/alkaleus/rtl-kernel-stack/rtl/fifo/sync_fifo.sv";
