ADDRESS_REG_B=CLOCK1
BYTEENA_REG_B=CLOCK1
BYTE_SIZE=8
CLOCK_ENABLE_INPUT_A=NORMAL
CLOCK_ENABLE_INPUT_B=NORMAL
CLOCK_ENABLE_OUTPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INDATA_REG_B=CLOCK1
INTENDED_DEVICE_FAMILY="Cyclone V"
LPM_TYPE=altsyncram
NUMWORDS_A=76800
NUMWORDS_B=76800
OPERATION_MODE=BIDIR_DUAL_PORT
OUTDATA_ACLR_A=NONE
OUTDATA_ACLR_B=NONE
OUTDATA_REG_A=UNREGISTERED
OUTDATA_REG_B=UNREGISTERED
POWER_UP_UNINITIALIZED=FALSE
READ_DURING_WRITE_MODE_PORT_A=NEW_DATA_NO_NBE_READ
READ_DURING_WRITE_MODE_PORT_B=NEW_DATA_NO_NBE_READ
WIDTHAD_A=17
WIDTHAD_B=17
WIDTH_A=16
WIDTH_B=16
WIDTH_BYTEENA_A=2
WIDTH_BYTEENA_B=2
WRCONTROL_WRADDRESS_REG_B=CLOCK1
DEVICE_FAMILY="Cyclone V"
address_a
address_b
byteena_a
byteena_b
clock0
clock1
clocken0
clocken1
data_a
data_b
wren_a
wren_b
q_a
q_b
