// Seed: 2986735576
module module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wor module_0,
    output wire id_13,
    input wor id_14,
    input tri id_15,
    input supply0 id_16,
    output logic id_17,
    output supply0 id_18,
    input supply0 id_19
);
  wire id_21;
  assign module_1.id_11 = 0;
  always @(id_19 + id_8 or -1) id_17 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    output supply0 id_10,
    output supply0 id_11,
    input wor id_12,
    output uwire id_13,
    input uwire id_14,
    input wire id_15,
    output uwire id_16,
    output tri0 id_17,
    output wand id_18,
    output wor id_19,
    input supply0 id_20
    , id_37,
    input tri id_21,
    input wire id_22,
    output logic id_23,
    output wand id_24,
    input tri0 id_25,
    input supply1 id_26,
    input supply0 id_27,
    output tri0 id_28,
    input supply0 id_29,
    output wand id_30,
    output tri0 id_31,
    inout tri1 id_32,
    input wire id_33,
    output supply1 id_34,
    output supply1 id_35
);
  always_latch @(id_8) begin : LABEL_0
    id_23 = 1'b0;
  end
  module_0 modCall_1 (
      id_8,
      id_5,
      id_24,
      id_27,
      id_14,
      id_15,
      id_15,
      id_3,
      id_29,
      id_26,
      id_26,
      id_12,
      id_20,
      id_24,
      id_25,
      id_33,
      id_2,
      id_23,
      id_32,
      id_20
  );
endmodule
