/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [8:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[79] | ~(in_data[86]);
  assign celloutsig_0_3z = celloutsig_0_1z[5] | ~(celloutsig_0_0z);
  assign celloutsig_0_18z = celloutsig_0_12z | ~(celloutsig_0_8z);
  assign celloutsig_0_39z = celloutsig_0_18z | ~(celloutsig_0_23z);
  assign celloutsig_0_4z = celloutsig_0_3z | ~(celloutsig_0_1z[1]);
  assign celloutsig_0_23z = celloutsig_0_13z | ~(celloutsig_0_13z);
  assign celloutsig_0_55z = celloutsig_0_14z | ~(celloutsig_0_16z);
  assign celloutsig_0_5z = celloutsig_0_1z[5] | ~(celloutsig_0_2z);
  assign celloutsig_0_6z = celloutsig_0_1z[5] | ~(celloutsig_0_1z[8]);
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_3z);
  assign celloutsig_0_78z = celloutsig_0_39z | ~(celloutsig_0_4z);
  assign celloutsig_0_79z = celloutsig_0_55z | ~(in_data[17]);
  assign celloutsig_1_0z = in_data[186] | ~(in_data[190]);
  assign celloutsig_1_1z = in_data[115] | ~(celloutsig_1_0z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = in_data[178] | ~(in_data[169]);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(in_data[172]);
  assign celloutsig_0_8z = in_data[2] | ~(celloutsig_0_0z);
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_4z);
  assign celloutsig_1_8z = in_data[171] | ~(celloutsig_1_4z);
  assign celloutsig_1_9z = celloutsig_1_5z | ~(celloutsig_1_6z);
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_4z);
  assign celloutsig_1_12z = celloutsig_1_10z | ~(celloutsig_1_2z);
  assign celloutsig_1_14z = celloutsig_1_5z | ~(celloutsig_1_12z);
  assign celloutsig_0_9z = celloutsig_0_1z[2] | ~(celloutsig_0_7z);
  assign celloutsig_1_18z = celloutsig_1_14z | ~(celloutsig_1_9z);
  assign celloutsig_1_19z = celloutsig_1_10z | ~(in_data[127]);
  assign celloutsig_0_10z = celloutsig_0_5z | ~(celloutsig_0_2z);
  assign celloutsig_0_12z = celloutsig_0_2z | ~(celloutsig_0_10z);
  assign celloutsig_0_13z = celloutsig_0_10z | ~(celloutsig_0_12z);
  assign celloutsig_0_14z = celloutsig_0_6z | ~(celloutsig_0_9z);
  assign celloutsig_0_16z = celloutsig_0_12z | ~(celloutsig_0_12z);
  assign celloutsig_0_2z = in_data[59] | ~(celloutsig_0_1z[3]);
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = in_data[88:80];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
