library ieee;
use ieee.std_logic_1164.all;

entity mux_dis_tav is
port (tav, dis : in bit_VECTOR (7 downto 0);
		s:in bit;
		Y : out bit_VECTOR (7 downto 0));
end;

architecture behave of mux_dis_tav is
begin
with s select
Y <=  tav when '0',
		dis when '1';
end behave;