#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x157204080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1572041f0 .scope module, "big_or_mask_tb" "big_or_mask_tb" 3 1;
 .timescale 0 0;
P_0x157204360 .param/l "BITMASK_WIDTH" 0 3 7, +C4<0000000000000000000000000000000000000000000000000000000000110000>;
P_0x1572043a0 .param/l "NUM_CLAUSES" 0 3 3, +C4<00000000000000000000000001000000>;
P_0x1572043e0 .param/l "NUM_CLAUSES_PER_CYCLE" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x157204420 .param/l "NUM_VARS_PER_CLAUSE" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x157204460 .param/l "VAR_ID_BITS" 0 3 4, +C4<00000000000000000000000000001000>;
v0x6000031741b0_0 .var "assignment_bitmask", 47 0;
v0x600003174240_0 .var "expected_final", 47 0;
v0x6000031742d0_0 .var "memory_bitmask", 47 0;
v0x600003174360_0 .net "output_assignments", 47 0, L_0x600002874070;  1 drivers
S_0x1572044a0 .scope module, "dut" "big_or_mask" 3 19, 4 1 0, S_0x1572041f0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "memory_bitmask";
    .port_info 1 /INPUT 48 "assignment_bitmask";
    .port_info 2 /OUTPUT 48 "output_assignments";
P_0x600003f6c000 .param/l "NUM_CLAUSES" 0 4 2, +C4<00000000000000000000000001000000>;
P_0x600003f6c040 .param/l "NUM_CLAUSES_PER_CYCLE" 0 4 4, +C4<00000000000000000000000000010000>;
P_0x600003f6c080 .param/l "NUM_VARS_PER_CLAUSE" 0 4 5, +C4<00000000000000000000000000000011>;
P_0x600003f6c0c0 .param/l "VAR_ID_BITS" 0 4 3, +C4<00000000000000000000000000001000>;
L_0x600002874070 .functor OR 48, v0x6000031742d0_0, v0x6000031741b0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600003174000_0 .net "assignment_bitmask", 47 0, v0x6000031741b0_0;  1 drivers
v0x600003174090_0 .net "memory_bitmask", 47 0, v0x6000031742d0_0;  1 drivers
v0x600003174120_0 .net "output_assignments", 47 0, L_0x600002874070;  alias, 1 drivers
    .scope S_0x1572041f0;
T_0 ;
    %vpi_call/w 3 26 "$display", "Starting big_or_mask testbench..." {0 0 0};
    %vpi_call/w 3 27 "$display", "Bitmask width: %0d bits", P_0x157204360 {0 0 0};
    %vpi_call/w 3 28 "$display", "Logic: output = memory_bitmask OR assignment_bitmask" {0 0 0};
    %vpi_call/w 3 29 "$display", "0 = True/symbolic, 1 = False" {0 0 0};
    %vpi_call/w 3 30 "$display", "\000" {0 0 0};
    %vpi_call/w 3 33 "$display", "=== Test 1: New assignments only ===" {0 0 0};
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 10, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "Current assignments: %b", v0x6000031741b0_0 {0 0 0};
    %vpi_call/w 3 39 "$display", "New False literals:  %b", v0x6000031742d0_0 {0 0 0};
    %vpi_call/w 3 40 "$display", "Result:              %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %vpi_call/w 3 41 "$display", "Expected:            %b", S<0,vec4,u48> {1 0 0};
    %load/vec4 v0x600003174360_0;
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call/w 3 42 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 43 "$display", "\000" {0 0 0};
    %vpi_call/w 3 46 "$display", "=== Test 2: Existing assignments only ===" {0 0 0};
    %pushi/vec4 20, 0, 48;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 51 "$display", "Current assignments: %b", v0x6000031741b0_0 {0 0 0};
    %vpi_call/w 3 52 "$display", "New False literals:  %b", v0x6000031742d0_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "Result:              %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %vpi_call/w 3 54 "$display", "Expected:            %b", S<0,vec4,u48> {1 0 0};
    %load/vec4 v0x600003174360_0;
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %vpi_call/w 3 55 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 56 "$display", "\000" {0 0 0};
    %vpi_call/w 3 59 "$display", "=== Test 3: Mixed assignments ===" {0 0 0};
    %pushi/vec4 42, 0, 48;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 21, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 64 "$display", "Current assignments: %b", v0x6000031741b0_0 {0 0 0};
    %vpi_call/w 3 65 "$display", "New False literals:  %b", v0x6000031742d0_0 {0 0 0};
    %vpi_call/w 3 66 "$display", "Result:              %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %vpi_call/w 3 67 "$display", "Expected:            %b", S<0,vec4,u48> {1 0 0};
    %load/vec4 v0x600003174360_0;
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %vpi_call/w 3 68 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 69 "$display", "\000" {0 0 0};
    %vpi_call/w 3 72 "$display", "=== Test 4: Overlapping assignments ===" {0 0 0};
    %pushi/vec4 56, 0, 48;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 48, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 77 "$display", "Current assignments: %b", v0x6000031741b0_0 {0 0 0};
    %vpi_call/w 3 78 "$display", "New False literals:  %b", v0x6000031742d0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "Result:              %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %vpi_call/w 3 80 "$display", "Expected:            %b", S<0,vec4,u48> {1 0 0};
    %vpi_call/w 3 81 "$display", "Note: Positions 4,5 overlap - should remain 1 (idempotent)" {0 0 0};
    %load/vec4 v0x600003174360_0;
    %load/vec4 v0x6000031742d0_0;
    %load/vec4 v0x6000031741b0_0;
    %or;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 82 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 83 "$display", "\000" {0 0 0};
    %vpi_call/w 3 86 "$display", "=== Test 5: All False ===" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 91 "$display", "Current assignments: all 1s" {0 0 0};
    %vpi_call/w 3 92 "$display", "New False literals:  all 1s" {0 0 0};
    %vpi_call/w 3 93 "$display", "Result should be:    all 1s" {0 0 0};
    %load/vec4 v0x600003174360_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 94 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 95 "$display", "\000" {0 0 0};
    %vpi_call/w 3 98 "$display", "=== Test 6: Progressive accumulation ===" {0 0 0};
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 3, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 104 "$display", "Step 1 - Add bits 0,1: %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x600003174360_0;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 12, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 110 "$display", "Step 2 - Add bits 2,3: %b", v0x600003174360_0 {0 0 0};
    %load/vec4 v0x600003174360_0;
    %store/vec4 v0x6000031741b0_0, 0, 48;
    %pushi/vec4 48, 0, 48;
    %store/vec4 v0x6000031742d0_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 116 "$display", "Step 3 - Add bits 4,5: %b", v0x600003174360_0 {0 0 0};
    %vpi_call/w 3 117 "$display", "Final result should have bits 0,1,2,3,4,5 set" {0 0 0};
    %pushi/vec4 63, 0, 48;
    %store/vec4 v0x600003174240_0, 0, 48;
    %load/vec4 v0x600003174360_0;
    %load/vec4 v0x600003174240_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %vpi_call/w 3 120 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 122 "$display", "\000" {0 0 0};
    %vpi_call/w 3 123 "$display", "Testbench completed!" {0 0 0};
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/big_or_mask_tb.sv";
    "modules/big_or_mask.sv";
