Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "M:/desktop/project file/rns_modulo_adder/modulo_5_OHC_adder_isim_beh.exe" -prj "M:/desktop/project file/rns_modulo_adder/modulo_5_OHC_adder_beh.prj" "work.modulo_5_OHC_adder" "work.glbl" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "M:/desktop/project file/rns_modulo_adder/OHC_5_to_binary.v" into library work
Analyzing Verilog file "M:/desktop/project file/rns_modulo_adder/ohc_5_modulo_adder.v" into library work
Analyzing Verilog file "M:/desktop/project file/rns_modulo_adder/binary_to_5_OHC.v" into library work
Analyzing Verilog file "M:/desktop/project file/rns_modulo_adder/modulo_5_OHC_adder.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module binary_to_5_OHC
Compiling module OHC_5_modulo_adder
Compiling module OHC_5_to_binary
Compiling module modulo_5_OHC_adder
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable M:/desktop/project file/rns_modulo_adder/modulo_5_OHC_adder_isim_beh.exe
Fuse Memory Usage: 28548 KB
Fuse CPU Usage: 671 ms
