Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 17 15:56:30 2022
| Host         : LAPTOP-NHPTAOI2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              27 |            7 |
| No           | Yes                   | No                     |              19 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|       Clock Signal       | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+
|  MUX/CLK256Hz/sclk_reg_0 |               | MUX/counter_reg_n_0_[0] |                1 |              1 |         1.00 |
|  MUX/CLK256Hz/sclk_reg_0 |               | MUX/p_1_in[0]           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG           |               |                         |                2 |              2 |         1.00 |
|  CLK_1Hz/CLK             | counterdecsec | RESET_IBUF              |                1 |              4 |         4.00 |
|  CLK_1Hz/CLK             | ENABLE_IBUF   | RESET_IBUF              |                1 |              4 |         4.00 |
|  MUX/CLK256Hz/sclk_reg_0 |               |                         |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG           |               | MUX/CLK256Hz/sclk       |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG           |               | RESET_IBUF              |                7 |             27 |         3.86 |
+--------------------------+---------------+-------------------------+------------------+----------------+--------------+


