#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5cdfdf3a0d10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5cdfdf3a0ea0 .scope module, "axi4_tb" "axi4_tb" 3 1;
 .timescale 0 0;
P_0x5cdfdf367c70 .param/l "ASZ" 1 3 4, +C4<00000000000000000000000000000010>;
P_0x5cdfdf367cb0 .param/l "DSZ" 1 3 3, +C4<00000000000000000000000000001000>;
P_0x5cdfdf367cf0 .param/l "SZ" 1 3 2, +C4<00000000000000000000000000100000>;
v0x5cdfdf432ed0_0 .var "_rst", 0 0;
v0x5cdfdf432f90_0 .var "a", 31 0;
v0x5cdfdf433080_0 .var "b", 31 0;
v0x5cdfdf433180_0 .var "clk", 0 0;
v0x5cdfdf433250_0 .net "data_to_master", 7 0, v0x5cdfdf432520_0;  1 drivers
v0x5cdfdf433340_0 .net "data_to_slave", 7 0, v0x5cdfdf430390_0;  1 drivers
v0x5cdfdf433430_0 .net "endofpacket_to_master", 0 0, v0x5cdfdf432660_0;  1 drivers
v0x5cdfdf433520_0 .net "endofpacket_to_slave", 0 0, v0x5cdfdf430530_0;  1 drivers
v0x5cdfdf433610_0 .net "out_clk", 0 0, L_0x5cdfdf406810;  1 drivers
v0x5cdfdf4336b0_0 .net "ready_to_master", 0 0, v0x5cdfdf4328a0_0;  1 drivers
v0x5cdfdf433750_0 .net "ready_to_slave", 0 0, v0x5cdfdf430770_0;  1 drivers
v0x5cdfdf433840_0 .net "res", 63 0, v0x5cdfdf3f5d30_0;  1 drivers
v0x5cdfdf4338e0_0 .net "startofpacket_to_master", 0 0, v0x5cdfdf432b80_0;  1 drivers
v0x5cdfdf4339d0_0 .net "startofpacket_to_slave", 0 0, v0x5cdfdf430b70_0;  1 drivers
v0x5cdfdf433ac0_0 .net "valid_to_master", 0 0, v0x5cdfdf432d20_0;  1 drivers
v0x5cdfdf433bb0_0 .net "valid_to_slave", 0 0, v0x5cdfdf430cf0_0;  1 drivers
S_0x5cdfdf3ee2c0 .scope module, "master" "avalon_st_master_wrapper" 3 26, 4 1 0, S_0x5cdfdf3a0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "_rst";
    .port_info 4 /INPUT 1 "ready_in";
    .port_info 5 /INPUT 1 "startofpacket_in";
    .port_info 6 /INPUT 1 "endofpacket_in";
    .port_info 7 /INPUT 8 "data_in";
    .port_info 8 /INPUT 1 "valid_in";
    .port_info 9 /OUTPUT 1 "out_clk";
    .port_info 10 /OUTPUT 1 "startofpacket_out";
    .port_info 11 /OUTPUT 1 "endofpacket_out";
    .port_info 12 /OUTPUT 8 "data_out";
    .port_info 13 /OUTPUT 1 "ready_out";
    .port_info 14 /OUTPUT 64 "RES";
    .port_info 15 /OUTPUT 1 "ready_res";
    .port_info 16 /OUTPUT 1 "valid_out";
L_0x5cdfdf406810 .functor BUFZ 1, v0x5cdfdf433180_0, C4<0>, C4<0>, C4<0>;
v0x5cdfdf406970_0 .net "A", 31 0, v0x5cdfdf432f90_0;  1 drivers
v0x5cdfdf406a10_0 .net "B", 31 0, v0x5cdfdf433080_0;  1 drivers
v0x5cdfdf3f5d30_0 .var "RES", 63 0;
v0x5cdfdf3f5dd0_0 .net "_rst", 0 0, v0x5cdfdf432ed0_0;  1 drivers
v0x5cdfdf4301a0_0 .net "clk", 0 0, v0x5cdfdf433180_0;  1 drivers
v0x5cdfdf4302b0_0 .net "data_in", 7 0, v0x5cdfdf432520_0;  alias, 1 drivers
v0x5cdfdf430390_0 .var "data_out", 7 0;
v0x5cdfdf430470_0 .net "endofpacket_in", 0 0, v0x5cdfdf432660_0;  alias, 1 drivers
v0x5cdfdf430530_0 .var "endofpacket_out", 0 0;
v0x5cdfdf4305f0_0 .net "out_clk", 0 0, L_0x5cdfdf406810;  alias, 1 drivers
v0x5cdfdf4306b0_0 .net "ready_in", 0 0, v0x5cdfdf4328a0_0;  alias, 1 drivers
v0x5cdfdf430770_0 .var "ready_out", 0 0;
v0x5cdfdf430830_0 .var "ready_res", 0 0;
v0x5cdfdf4308f0_0 .var "receive_state", 7 0;
v0x5cdfdf4309d0_0 .var "send_state", 7 0;
v0x5cdfdf430ab0_0 .net "startofpacket_in", 0 0, v0x5cdfdf432b80_0;  alias, 1 drivers
v0x5cdfdf430b70_0 .var "startofpacket_out", 0 0;
v0x5cdfdf430c30_0 .net "valid_in", 0 0, v0x5cdfdf432d20_0;  alias, 1 drivers
v0x5cdfdf430cf0_0 .var "valid_out", 0 0;
E_0x5cdfdf3c5490/0 .event negedge, v0x5cdfdf3f5dd0_0;
E_0x5cdfdf3c5490/1 .event posedge, v0x5cdfdf4301a0_0;
E_0x5cdfdf3c5490 .event/or E_0x5cdfdf3c5490/0, E_0x5cdfdf3c5490/1;
S_0x5cdfdf430fd0 .scope module, "slave" "avalon_st_slave_wrapper" 3 46, 5 1 0, S_0x5cdfdf3a0ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 1 "ready_in";
    .port_info 3 /INPUT 1 "startofpacket_in";
    .port_info 4 /INPUT 1 "endofpacket_in";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 1 "valid_in";
    .port_info 7 /OUTPUT 1 "startofpacket_out";
    .port_info 8 /OUTPUT 1 "endofpacket_out";
    .port_info 9 /OUTPUT 8 "data_out";
    .port_info 10 /OUTPUT 1 "ready_out";
    .port_info 11 /OUTPUT 1 "valid_out";
v0x5cdfdf431ff0_0 .var "A", 31 0;
v0x5cdfdf4320d0_0 .var "B", 31 0;
v0x5cdfdf4321a0_0 .net "C", 63 0, L_0x5cdfdf444000;  1 drivers
v0x5cdfdf4322a0_0 .net "_rst", 0 0, v0x5cdfdf432ed0_0;  alias, 1 drivers
v0x5cdfdf432340_0 .net "clk", 0 0, L_0x5cdfdf406810;  alias, 1 drivers
v0x5cdfdf432480_0 .net "data_in", 7 0, v0x5cdfdf430390_0;  alias, 1 drivers
v0x5cdfdf432520_0 .var "data_out", 7 0;
v0x5cdfdf4325c0_0 .net "endofpacket_in", 0 0, v0x5cdfdf430530_0;  alias, 1 drivers
v0x5cdfdf432660_0 .var "endofpacket_out", 0 0;
v0x5cdfdf432730_0 .var "isA", 0 0;
v0x5cdfdf4327d0_0 .net "ready_in", 0 0, v0x5cdfdf430770_0;  alias, 1 drivers
v0x5cdfdf4328a0_0 .var "ready_out", 0 0;
v0x5cdfdf432970_0 .var "receive_state", 7 0;
v0x5cdfdf432a10_0 .var "send_state", 7 0;
v0x5cdfdf432ab0_0 .net "startofpacket_in", 0 0, v0x5cdfdf430b70_0;  alias, 1 drivers
v0x5cdfdf432b80_0 .var "startofpacket_out", 0 0;
v0x5cdfdf432c50_0 .net "valid_in", 0 0, v0x5cdfdf430cf0_0;  alias, 1 drivers
v0x5cdfdf432d20_0 .var "valid_out", 0 0;
E_0x5cdfdf3c6340/0 .event negedge, v0x5cdfdf3f5dd0_0;
E_0x5cdfdf3c6340/1 .event posedge, v0x5cdfdf4305f0_0;
E_0x5cdfdf3c6340 .event/or E_0x5cdfdf3c6340/0, E_0x5cdfdf3c6340/1;
S_0x5cdfdf4312d0 .scope module, "main_module" "mult" 5 22, 6 1 0, S_0x5cdfdf430fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "_rst";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 64 "res";
    .port_info 6 /OUTPUT 1 "ready";
P_0x5cdfdf4314d0 .param/l "SZ" 0 6 2, +C4<00000000000000000000000000100000>;
v0x5cdfdf431620_0 .net *"_ivl_0", 63 0, L_0x5cdfdf433d50;  1 drivers
L_0x7165b62a6018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cdfdf431720_0 .net *"_ivl_3", 31 0, L_0x7165b62a6018;  1 drivers
v0x5cdfdf431800_0 .net *"_ivl_4", 63 0, L_0x5cdfdf443ec0;  1 drivers
L_0x7165b62a6060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cdfdf4318c0_0 .net *"_ivl_7", 31 0, L_0x7165b62a6060;  1 drivers
v0x5cdfdf4319a0_0 .net "_rst", 0 0, v0x5cdfdf432ed0_0;  alias, 1 drivers
v0x5cdfdf431a90_0 .net "a", 31 0, v0x5cdfdf431ff0_0;  1 drivers
v0x5cdfdf431b50_0 .net "b", 31 0, v0x5cdfdf4320d0_0;  1 drivers
v0x5cdfdf431c30_0 .net "clk", 0 0, L_0x5cdfdf406810;  alias, 1 drivers
L_0x7165b62a60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cdfdf431cd0_0 .net "ready", 0 0, L_0x7165b62a60a8;  1 drivers
v0x5cdfdf431d70_0 .net "res", 63 0, L_0x5cdfdf444000;  alias, 1 drivers
o0x7165b62ef858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5cdfdf431e50_0 .net "start", 0 0, o0x7165b62ef858;  0 drivers
L_0x5cdfdf433d50 .concat [ 32 32 0 0], v0x5cdfdf431ff0_0, L_0x7165b62a6018;
L_0x5cdfdf443ec0 .concat [ 32 32 0 0], v0x5cdfdf4320d0_0, L_0x7165b62a6060;
L_0x5cdfdf444000 .arith/mult 64, L_0x5cdfdf433d50, L_0x5cdfdf443ec0;
    .scope S_0x5cdfdf3ee2c0;
T_0 ;
    %wait E_0x5cdfdf3c5490;
    %load/vec4 v0x5cdfdf3f5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406970_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406970_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406970_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.17 ;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406970_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.21 ;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.25 ;
T_0.22 ;
T_0.19 ;
T_0.15 ;
T_0.11 ;
T_0.7 ;
T_0.3 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_0.26, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.28, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.28 ;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406a10_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.33 ;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.34, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.36, 4;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406a10_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.37 ;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406a10_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.41 ;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.44, 4;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %load/vec4 v0x5cdfdf406a10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.45;
T_0.44 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.45 ;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v0x5cdfdf4309d0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v0x5cdfdf4306b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.48, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
    %jmp T_0.49;
T_0.48 ;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4309d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf430390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430cf0_0, 0;
T_0.49 ;
T_0.46 ;
T_0.43 ;
T_0.39 ;
T_0.35 ;
T_0.31 ;
T_0.27 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cdfdf3ee2c0;
T_1 ;
    %wait E_0x5cdfdf3c5490;
    %load/vec4 v0x5cdfdf3f5dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x5cdfdf430ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.5 ;
T_1.2 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.11 ;
T_1.8 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.15 ;
T_1.12 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.19 ;
T_1.16 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.23 ;
T_1.20 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.27;
T_1.26 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.27 ;
T_1.24 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_1.28, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.31;
T_1.30 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.31 ;
T_1.28 ;
    %load/vec4 v0x5cdfdf4308f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.32, 4;
    %load/vec4 v0x5cdfdf430c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.34, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %load/vec4 v0x5cdfdf4302b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf3f5d30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
    %jmp T_1.35;
T_1.34 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf4308f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf430830_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5cdfdf3f5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf430770_0, 0;
T_1.35 ;
T_1.32 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cdfdf430fd0;
T_2 ;
    %wait E_0x5cdfdf3c6340;
    %load/vec4 v0x5cdfdf4322a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5cdfdf432970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5cdfdf432c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5cdfdf432ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %load/vec4 v0x5cdfdf432480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.8 ;
T_2.6 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.5 ;
T_2.2 ;
    %load/vec4 v0x5cdfdf432970_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x5cdfdf432ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %load/vec4 v0x5cdfdf432730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf431ff0_0, 4, 5;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf4320d0_0, 4, 5;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.13 ;
T_2.10 ;
    %load/vec4 v0x5cdfdf432970_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x5cdfdf432ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %load/vec4 v0x5cdfdf432730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf431ff0_0, 4, 5;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf4320d0_0, 4, 5;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.19 ;
T_2.16 ;
    %load/vec4 v0x5cdfdf432970_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x5cdfdf432ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %load/vec4 v0x5cdfdf432730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf431ff0_0, 4, 5;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf4320d0_0, 4, 5;
T_2.27 ;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.25 ;
T_2.22 ;
    %load/vec4 v0x5cdfdf432970_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0x5cdfdf432ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %load/vec4 v0x5cdfdf432730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf431ff0_0, 4, 5;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v0x5cdfdf432480_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5cdfdf4320d0_0, 4, 5;
T_2.33 ;
    %jmp T_2.31;
T_2.30 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf4328a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf431ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cdfdf4320d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432730_0, 0;
T_2.31 ;
T_2.28 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cdfdf430fd0;
T_3 ;
    %wait E_0x5cdfdf3c6340;
    %load/vec4 v0x5cdfdf4322a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 56, 7;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 48, 7;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 40, 7;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 32, 7;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.17 ;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.21 ;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.25 ;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.29 ;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.32, 4;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %load/vec4 v0x5cdfdf4321a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.33 ;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x5cdfdf432a10_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v0x5cdfdf4327d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5cdfdf432520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cdfdf432d20_0, 0;
T_3.37 ;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
T_3.19 ;
T_3.15 ;
T_3.11 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cdfdf3a0ea0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cdfdf433180_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cdfdf432f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cdfdf433080_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cdfdf432ed0_0, 0, 1;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0x5cdfdf433180_0;
    %nor/r;
    %store/vec4 v0x5cdfdf433180_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5cdfdf3a0ea0;
T_5 ;
    %vpi_call/w 3 72 "$monitor", $time, " | tb | ", v0x5cdfdf432f90_0, " * ", v0x5cdfdf433080_0, " => ", v0x5cdfdf433840_0 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cdfdf432ed0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5cdfdf432f90_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5cdfdf433080_0, 0, 32;
    %delay 400, 0;
    %vpi_call/w 3 76 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "src/avalon_st_tb.sv";
    "src/avalon_st_master_wrapper.sv";
    "src/avalon_st_slave_wrapper.sv";
    "src/mult.sv";
