Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Simple_Single_CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Simple_Single_CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Simple_Single_CPU"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Simple_Single_CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../sourceCode/Sign_Extend.v" in library work
Compiling verilog file "../sourceCode/Shift_Left_Two_32.v" in library work
Module <Sign_Extend> compiled
Compiling verilog file "../sourceCode/Reg_File.v" in library work
Module <Shift_Left_Two_32> compiled
Compiling verilog file "../sourceCode/ProgramCounter.v" in library work
Module <Reg_File> compiled
Compiling verilog file "../sourceCode/MUX_2to1.v" in library work
Module <ProgramCounter> compiled
Compiling verilog file "../sourceCode/Instr_Memory.v" in library work
Module <MUX_2to1> compiled
Compiling verilog file "../sourceCode/Decoder.v" in library work
Module <Instr_Memory> compiled
Compiling verilog file "../sourceCode/ALU_Ctrl.v" in library work
Module <Decoder> compiled
Compiling verilog file "../sourceCode/ALU.v" in library work
Module <ALU_Ctrl> compiled
Compiling verilog file "../sourceCode/Adder.v" in library work
Module <ALU> compiled
Compiling verilog file "../sourceCode/Simple_Single_CPU.v" in library work
Module <Adder> compiled
Module <Simple_Single_CPU> compiled
No errors in compilation
Analysis of file <"Simple_Single_CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Simple_Single_CPU> in library <work>.

Analyzing hierarchy for module <ProgramCounter> in library <work>.

Analyzing hierarchy for module <Adder> in library <work>.

Analyzing hierarchy for module <Instr_Memory> in library <work>.

Analyzing hierarchy for module <Reg_File> in library <work>.

Analyzing hierarchy for module <Decoder> in library <work>.

Analyzing hierarchy for module <ALU_Ctrl> in library <work> with parameters.
	ALU_ADD = "0010"
	ALU_AND = "0000"
	ALU_BNE = "0110"
	ALU_DONTCARE = "XXXX"
	ALU_LUI = "1001"
	ALU_OR = "0001"
	ALU_ORI = "1010"
	ALU_SLL = "0111"
	ALU_SLLV = "1000"
	ALU_SLT = "0100"
	ALU_SLTU = "0101"
	ALU_SUB = "0011"
	OP_FIELD_0 = "000"
	OP_FIELD_13 = "100"
	OP_FIELD_15 = "101"
	OP_FIELD_4 = "001"
	OP_FIELD_5 = "010"
	OP_FIELD_8 = "011"

Analyzing hierarchy for module <Sign_Extend> in library <work>.

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ALU_ADD = "0010"
	ALU_AND = "0000"
	ALU_BNE = "0110"
	ALU_LUI = "1001"
	ALU_OR = "0001"
	ALU_ORI = "1010"
	ALU_SLL = "0111"
	ALU_SLLV = "1000"
	ALU_SLT = "0100"
	ALU_SLTU = "0101"
	ALU_SUB = "0011"

Analyzing hierarchy for module <Shift_Left_Two_32> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Simple_Single_CPU>.
WARNING:Xst:2211 - "../sourceCode/MUX_2to1.v" line 70: Instantiating black box module <MUX_2to1>.
WARNING:Xst:2211 - "../sourceCode/MUX_2to1.v" line 111: Instantiating black box module <MUX_2to1>.
WARNING:Xst:2211 - "../sourceCode/MUX_2to1.v" line 138: Instantiating black box module <MUX_2to1>.
Module <Simple_Single_CPU> is correct for synthesis.
 
    Set user-defined property "size =  00000005" for instance <Mux_Write_Reg> in unit <Simple_Single_CPU>.
    Set user-defined property "size =  00000020" for instance <Mux_ALUSrc> in unit <Simple_Single_CPU>.
    Set user-defined property "size =  00000020" for instance <Mux_PC_Source> in unit <Simple_Single_CPU>.
Analyzing module <ProgramCounter> in library <work>.
Module <ProgramCounter> is correct for synthesis.
 
Analyzing module <Adder> in library <work>.
Module <Adder> is correct for synthesis.
 
Analyzing module <Instr_Memory> in library <work>.
INFO:Xst:2546 - "../sourceCode/Instr_Memory.v" line 39: reading initialization file "CO_P2_test_data1.txt".
INFO:Xst:1607 - Contents of array <Instr_Mem> may be accessed with an index that does not cover the full array size.
WARNING:Xst:905 - "../sourceCode/Instr_Memory.v" line 31: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Instr_Mem>
Module <Instr_Memory> is correct for synthesis.
 
Analyzing module <Reg_File> in library <work>.
Module <Reg_File> is correct for synthesis.
 
Analyzing module <Decoder> in library <work>.
Module <Decoder> is correct for synthesis.
 
Analyzing module <ALU_Ctrl> in library <work>.
	ALU_ADD = 4'b0010
	ALU_AND = 4'b0000
	ALU_BNE = 4'b0110
	ALU_DONTCARE = 4'bXXXX
	ALU_LUI = 4'b1001
	ALU_OR = 4'b0001
	ALU_ORI = 4'b1010
	ALU_SLL = 4'b0111
	ALU_SLLV = 4'b1000
	ALU_SLT = 4'b0100
	ALU_SLTU = 4'b0101
	ALU_SUB = 4'b0011
	OP_FIELD_0 = 3'b000
	OP_FIELD_13 = 3'b100
	OP_FIELD_15 = 3'b101
	OP_FIELD_4 = 3'b001
	OP_FIELD_5 = 3'b010
	OP_FIELD_8 = 3'b011
Module <ALU_Ctrl> is correct for synthesis.
 
Analyzing module <Sign_Extend> in library <work>.
Module <Sign_Extend> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ALU_ADD = 4'b0010
	ALU_AND = 4'b0000
	ALU_BNE = 4'b0110
	ALU_LUI = 4'b1001
	ALU_OR = 4'b0001
	ALU_ORI = 4'b1010
	ALU_SLL = 4'b0111
	ALU_SLLV = 4'b1000
	ALU_SLT = 4'b0100
	ALU_SLTU = 4'b0101
	ALU_SUB = 4'b0011
Module <ALU> is correct for synthesis.
 
Analyzing module <Shift_Left_Two_32> in library <work>.
Module <Shift_Left_Two_32> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgramCounter>.
    Related source file is "../sourceCode/ProgramCounter.v".
    Found 32-bit register for signal <pc_out_o>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <Adder>.
    Related source file is "../sourceCode/Adder.v".
    Found 32-bit adder for signal <sum_o>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.


Synthesizing Unit <Instr_Memory>.
    Related source file is "../sourceCode/Instr_Memory.v".
WARNING:Xst:647 - Input <pc_addr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <Instr_Mem> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <instr_o>.
    Summary:
	inferred   1 ROM(s).
Unit <Instr_Memory> synthesized.


Synthesizing Unit <Reg_File>.
    Related source file is "../sourceCode/Reg_File.v".
    Found 32-bit 32-to-1 multiplexer for signal <RTdata_o>.
    Found 32-bit 32-to-1 multiplexer for signal <RSdata_o>.
    Found 1024-bit register for signal <Reg_File>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <Reg_File>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <Reg_File> synthesized.


Synthesizing Unit <Decoder>.
    Related source file is "../sourceCode/Decoder.v".
Unit <Decoder> synthesized.


Synthesizing Unit <ALU_Ctrl>.
    Related source file is "../sourceCode/ALU_Ctrl.v".
Unit <ALU_Ctrl> synthesized.


Synthesizing Unit <Sign_Extend>.
    Related source file is "../sourceCode/Sign_Extend.v".
Unit <Sign_Extend> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "../sourceCode/ALU.v".
    Found 32-bit addsub for signal <result_o$addsub0000>.
    Found 32-bit comparator less for signal <result_o$cmp_lt0000> created at line 67.
    Found 32-bit comparator less for signal <result_o$cmp_lt0001> created at line 68.
    Found 32-bit shifter logical left for signal <result_o$shift0000> created at line 70.
    Found 32-bit shifter logical left for signal <result_o$shift0002> created at line 71.
    Found 32-bit xor2 for signal <result_o$xor0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Left_Two_32>.
    Related source file is "../sourceCode/Shift_Left_Two_32.v".
WARNING:Xst:647 - Input <data_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Shift_Left_Two_32> synthesized.


Synthesizing Unit <Simple_Single_CPU>.
    Related source file is "../sourceCode/Simple_Single_CPU.v".
Unit <Simple_Single_CPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 3
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 2
 32-bit comparator less                                : 2
# Multiplexers                                         : 3
 32-bit 32-to-1 multiplexer                            : 3
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Simple_Single_CPU> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <Reg_File> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Simple_Single_CPU, actual ratio is 24.
FlipFlop PC/pc_out_o_2 has been replicated 1 time(s)
FlipFlop PC/pc_out_o_3 has been replicated 1 time(s)
FlipFlop PC/pc_out_o_4 has been replicated 1 time(s)
FlipFlop PC/pc_out_o_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1060
 Flip-Flops                                            : 1060

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Simple_Single_CPU.ngr
Top Level Output File Name         : Simple_Single_CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 2

Cell Usage :
# BELS                             : 2162
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 28
#      LUT2                        : 105
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 824
#      LUT3_D                      : 2
#      LUT3_L                      : 8
#      LUT4                        : 196
#      LUT4_D                      : 29
#      LUT4_L                      : 26
#      MUXCY                       : 162
#      MUXF5                       : 390
#      MUXF6                       : 192
#      MUXF7                       : 64
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 1060
#      FDCE                        : 1024
#      FDR                         : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      IBUF                        : 1
# Others                           : 3
#      MUX_2to1                    : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1136  out of   4656    24%  
 Number of Slice Flip Flops:           1060  out of   9312    11%  
 Number of 4 input LUTs:               1227  out of   9312    13%  
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    232     0%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 1060  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------+------------------------+-------+
Control Signal                                    | Buffer(FF name)        | Load  |
--------------------------------------------------+------------------------+-------+
RF/rst_i_inv321_INV_0_1(RF/rst_i_inv321_INV_0_1:O)| NONE(RF/Reg_File_28_9) | 353   |
RF/rst_i_inv321_INV_0_2(RF/rst_i_inv321_INV_0_2:O)| NONE(RF/Reg_File_18_8) | 353   |
PC/rst_i_inv(RF/rst_i_inv321_INV_0:O)             | NONE(RF/Reg_File_0_0)  | 318   |
--------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.256ns (Maximum Frequency: 81.591MHz)
   Minimum input arrival time before clock: 9.007ns
   Maximum output required time after clock: 13.940ns
   Maximum combinational path delay: 8.811ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 12.256ns (frequency: 81.591MHz)
  Total number of paths / destination ports: 1795648 / 1024
-------------------------------------------------------------------------
Delay:               12.256ns (Levels of Logic = 38)
  Source:            PC/pc_out_o_5 (FF)
  Destination:       RF/Reg_File_15_0 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: PC/pc_out_o_5 to RF/Reg_File_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.787  PC/pc_out_o_5 (PC/pc_out_o_5)
     LUT2_D:I1->O          4   0.704   0.591  AC/ALUCtrl_o<2>11_1 (AC/ALUCtrl_o<2>11)
     LUT4:I3->O           32   0.704   1.262  IM/Mrom_instr_o231 (IM/Mrom_instr_o23)
     MUXF6:S->O            6   0.850   0.748  RF/Mmux_RSdata_o_6_f6 (RF/Mmux_RSdata_o_4_f7)
     LUT2:I1->O            1   0.704   0.000  ALU/Mcompar_result_o_cmp_lt0000_lut<0> (ALU/Mcompar_result_o_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<0> (ALU/Mcompar_result_o_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<1> (ALU/Mcompar_result_o_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<2> (ALU/Mcompar_result_o_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<3> (ALU/Mcompar_result_o_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<4> (ALU/Mcompar_result_o_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<5> (ALU/Mcompar_result_o_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<6> (ALU/Mcompar_result_o_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<7> (ALU/Mcompar_result_o_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<8> (ALU/Mcompar_result_o_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<9> (ALU/Mcompar_result_o_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<10> (ALU/Mcompar_result_o_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<11> (ALU/Mcompar_result_o_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<12> (ALU/Mcompar_result_o_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<13> (ALU/Mcompar_result_o_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<14> (ALU/Mcompar_result_o_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<15> (ALU/Mcompar_result_o_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<16> (ALU/Mcompar_result_o_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<17> (ALU/Mcompar_result_o_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<18> (ALU/Mcompar_result_o_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<19> (ALU/Mcompar_result_o_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<20> (ALU/Mcompar_result_o_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<21> (ALU/Mcompar_result_o_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<22> (ALU/Mcompar_result_o_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<23> (ALU/Mcompar_result_o_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<24> (ALU/Mcompar_result_o_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<25> (ALU/Mcompar_result_o_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<26> (ALU/Mcompar_result_o_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<27> (ALU/Mcompar_result_o_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<28> (ALU/Mcompar_result_o_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<29> (ALU/Mcompar_result_o_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<30> (ALU/Mcompar_result_o_cmp_lt0000_cy<30>)
     MUXCY:CI->O           1   0.459   0.455  ALU/Mcompar_result_o_cmp_lt0000_cy<31> (ALU/Mcompar_result_o_cmp_lt0000_cy<31>)
     LUT4_D:I2->O          2   0.704   0.451  ALU/result_o<0>89 (ALU/result_o<0>89)
     LUT4:I3->O           16   0.704   0.000  RF/Reg_File_0_mux0000<0>1_1 (RF/Reg_File_0_mux0000<0>1)
     FDCE:D                    0.308          RF/Reg_File_15_0
    ----------------------------------------
    Total                     12.256ns (7.962ns logic, 4.294ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 69960 / 2120
-------------------------------------------------------------------------
Offset:              9.007ns (Levels of Logic = 8)
  Source:            Mux_Write_Reg:data_o<0> (PAD)
  Destination:       RF/Reg_File_31_31 (FF)
  Destination Clock: clk_i rising

  Data Path: Mux_Write_Reg:data_o<0> to RF/Reg_File_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MUX_2to1:data_o<0>   272   0.000   1.338  Mux_Write_Reg (writeReg_addr<0>)
     BUF:I->O            273   0.704   1.513  Mux_Write_Reg_1 (Mux_Write_Reg_1)
     LUT3:I0->O            1   0.704   0.000  RF/Mmux__COND_3_999 (RF/Mmux__COND_3_999)
     MUXF5:I1->O           1   0.321   0.000  RF/Mmux__COND_3_8_f5_23 (RF/Mmux__COND_3_8_f524)
     MUXF6:I0->O           1   0.521   0.000  RF/Mmux__COND_3_6_f6_23 (RF/Mmux__COND_3_6_f624)
     MUXF7:I0->O           1   0.521   0.000  RF/Mmux__COND_3_4_f7_23 (RF/Mmux__COND_3_4_f724)
     MUXF8:I0->O           2   0.521   0.622  RF/Mmux__COND_3_2_f8_23 (RF/_COND_3<31>)
     LUT2:I0->O            2   0.704   0.526  ALU/result_o<31>102_SW1 (N62)
     LUT4:I1->O           16   0.704   0.000  RF/Reg_File_0_mux0000<31>1 (RF/Reg_File_0_mux0000<31>)
     FDCE:D                    0.308          RF/Reg_File_16_31
    ----------------------------------------
    Total                      9.007ns (5.008ns logic, 3.999ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 68361 / 139
-------------------------------------------------------------------------
Offset:              13.940ns (Levels of Logic = 40)
  Source:            PC/pc_out_o_5 (FF)
  Destination:       Mux_PC_Source:select_i (PAD)
  Source Clock:      clk_i rising

  Data Path: PC/pc_out_o_5 to Mux_PC_Source:select_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.787  PC/pc_out_o_5 (PC/pc_out_o_5)
     LUT2_D:I1->O          4   0.704   0.591  AC/ALUCtrl_o<2>11_1 (AC/ALUCtrl_o<2>11)
     LUT4:I3->O           32   0.704   1.262  IM/Mrom_instr_o231 (IM/Mrom_instr_o23)
     MUXF6:S->O            6   0.850   0.748  RF/Mmux_RSdata_o_6_f6 (RF/Mmux_RSdata_o_4_f7)
     LUT2:I1->O            1   0.704   0.000  ALU/Mcompar_result_o_cmp_lt0000_lut<0> (ALU/Mcompar_result_o_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<0> (ALU/Mcompar_result_o_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<1> (ALU/Mcompar_result_o_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<2> (ALU/Mcompar_result_o_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<3> (ALU/Mcompar_result_o_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<4> (ALU/Mcompar_result_o_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<5> (ALU/Mcompar_result_o_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<6> (ALU/Mcompar_result_o_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<7> (ALU/Mcompar_result_o_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<8> (ALU/Mcompar_result_o_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<9> (ALU/Mcompar_result_o_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<10> (ALU/Mcompar_result_o_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<11> (ALU/Mcompar_result_o_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<12> (ALU/Mcompar_result_o_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<13> (ALU/Mcompar_result_o_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<14> (ALU/Mcompar_result_o_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<15> (ALU/Mcompar_result_o_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<16> (ALU/Mcompar_result_o_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<17> (ALU/Mcompar_result_o_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<18> (ALU/Mcompar_result_o_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<19> (ALU/Mcompar_result_o_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<20> (ALU/Mcompar_result_o_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<21> (ALU/Mcompar_result_o_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<22> (ALU/Mcompar_result_o_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<23> (ALU/Mcompar_result_o_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<24> (ALU/Mcompar_result_o_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<25> (ALU/Mcompar_result_o_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<26> (ALU/Mcompar_result_o_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<27> (ALU/Mcompar_result_o_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<28> (ALU/Mcompar_result_o_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<29> (ALU/Mcompar_result_o_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<30> (ALU/Mcompar_result_o_cmp_lt0000_cy<30>)
     MUXCY:CI->O           1   0.459   0.455  ALU/Mcompar_result_o_cmp_lt0000_cy<31> (ALU/Mcompar_result_o_cmp_lt0000_cy<31>)
     LUT4_D:I2->O          2   0.704   0.451  ALU/result_o<0>89 (ALU/result_o<0>89)
     LUT4:I3->O            1   0.704   0.424  ALU/result_o<0>92 (regWB_data<0>)
     LUT4:I3->O            1   0.704   0.000  pcBranch_sel_wg_lut<8> (pcBranch_sel_wg_lut<8>)
     MUXCY:S->O            0   0.864   0.000  pcBranch_sel_wg_cy<8> (pcBranch_sel)
    MUX_2to1:select_i          0.000          Mux_PC_Source
    ----------------------------------------
    Total                     13.940ns (9.222ns logic, 4.718ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 691 / 1
-------------------------------------------------------------------------
Delay:               8.811ns (Levels of Logic = 37)
  Source:            Mux_ALUSrc:data_o<0> (PAD)
  Destination:       Mux_PC_Source:select_i (PAD)

  Data Path: Mux_ALUSrc:data_o<0> to Mux_PC_Source:select_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MUX_2to1:data_o<0>    11   0.000   1.108  Mux_ALUSrc (aluSrc2<0>)
     LUT2:I0->O            1   0.704   0.000  ALU/Mcompar_result_o_cmp_lt0000_lut<0> (ALU/Mcompar_result_o_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<0> (ALU/Mcompar_result_o_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<1> (ALU/Mcompar_result_o_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<2> (ALU/Mcompar_result_o_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<3> (ALU/Mcompar_result_o_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<4> (ALU/Mcompar_result_o_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<5> (ALU/Mcompar_result_o_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<6> (ALU/Mcompar_result_o_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<7> (ALU/Mcompar_result_o_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<8> (ALU/Mcompar_result_o_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<9> (ALU/Mcompar_result_o_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<10> (ALU/Mcompar_result_o_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<11> (ALU/Mcompar_result_o_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<12> (ALU/Mcompar_result_o_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<13> (ALU/Mcompar_result_o_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<14> (ALU/Mcompar_result_o_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<15> (ALU/Mcompar_result_o_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<16> (ALU/Mcompar_result_o_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<17> (ALU/Mcompar_result_o_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<18> (ALU/Mcompar_result_o_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<19> (ALU/Mcompar_result_o_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<20> (ALU/Mcompar_result_o_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<21> (ALU/Mcompar_result_o_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<22> (ALU/Mcompar_result_o_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<23> (ALU/Mcompar_result_o_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<24> (ALU/Mcompar_result_o_cmp_lt0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<25> (ALU/Mcompar_result_o_cmp_lt0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<26> (ALU/Mcompar_result_o_cmp_lt0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<27> (ALU/Mcompar_result_o_cmp_lt0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<28> (ALU/Mcompar_result_o_cmp_lt0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<29> (ALU/Mcompar_result_o_cmp_lt0000_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  ALU/Mcompar_result_o_cmp_lt0000_cy<30> (ALU/Mcompar_result_o_cmp_lt0000_cy<30>)
     MUXCY:CI->O           1   0.459   0.455  ALU/Mcompar_result_o_cmp_lt0000_cy<31> (ALU/Mcompar_result_o_cmp_lt0000_cy<31>)
     LUT4_D:I2->O          2   0.704   0.451  ALU/result_o<0>89 (ALU/result_o<0>89)
     LUT4:I3->O            1   0.704   0.424  ALU/result_o<0>92 (regWB_data<0>)
     LUT4:I3->O            1   0.704   0.000  pcBranch_sel_wg_lut<8> (pcBranch_sel_wg_lut<8>)
     MUXCY:S->O            0   0.864   0.000  pcBranch_sel_wg_cy<8> (pcBranch_sel)
    MUX_2to1:select_i          0.000          Mux_PC_Source
    ----------------------------------------
    Total                      8.811ns (6.373ns logic, 2.438ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
WARNING:Xst:616 - Invalid property "size 00000005": Did not attach to Mux_Write_Reg.
WARNING:Xst:616 - Invalid property "size 00000020": Did not attach to Mux_ALUSrc.
WARNING:Xst:616 - Invalid property "size 00000020": Did not attach to Mux_PC_Source.


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.91 secs
 
--> 

Total memory usage is 272840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    4 (   0 filtered)

