###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19113   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10982   # Number of read row buffer hits
num_read_cmds                  =        19113   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         8144   # Number of ACT commands
num_pre_cmds                   =         8127   # Number of PRE commands
num_ondemand_pres              =         2530   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      3512196   # Cyles of rank active rank.0
rank_active_cycles.1           =      2851203   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      6487804   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7148797   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17534   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           41   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            6   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            1   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            1   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1527   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6540   # Read request latency (cycles)
read_latency[40-59]            =         5079   # Read request latency (cycles)
read_latency[60-79]            =         3049   # Read request latency (cycles)
read_latency[80-99]            =         1179   # Read request latency (cycles)
read_latency[100-119]          =          894   # Read request latency (cycles)
read_latency[120-139]          =          478   # Read request latency (cycles)
read_latency[140-159]          =          256   # Read request latency (cycles)
read_latency[160-179]          =          187   # Read request latency (cycles)
read_latency[180-199]          =          159   # Read request latency (cycles)
read_latency[200-]             =         1292   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.70636e+07   # Read energy
act_energy                     =   2.2282e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.11415e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.43142e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  2.19161e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.77915e+09   # Active standby energy rank.1
average_read_latency           =      78.9316   # Average read request latency (cycles)
average_interarrival           =      523.185   # Average request interarrival latency (cycles)
total_energy                   =  1.13203e+10   # Total energy (pJ)
average_power                  =      1132.03   # Average power (mW)
average_bandwidth              =     0.163098   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18608   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12327   # Number of read row buffer hits
num_read_cmds                  =        18608   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6282   # Number of ACT commands
num_pre_cmds                   =         6262   # Number of PRE commands
num_ondemand_pres              =           23   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      3072777   # Cyles of rank active rank.0
rank_active_cycles.1           =      3017099   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      6927223   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      6982901   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17058   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           53   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            7   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            2   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            2   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1485   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7549   # Read request latency (cycles)
read_latency[40-59]            =         5395   # Read request latency (cycles)
read_latency[60-79]            =         2465   # Read request latency (cycles)
read_latency[80-99]            =         1121   # Read request latency (cycles)
read_latency[100-119]          =          509   # Read request latency (cycles)
read_latency[120-139]          =          235   # Read request latency (cycles)
read_latency[140-159]          =          169   # Read request latency (cycles)
read_latency[160-179]          =          134   # Read request latency (cycles)
read_latency[180-199]          =          105   # Read request latency (cycles)
read_latency[200-]             =          926   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.50275e+07   # Read energy
act_energy                     =  1.71876e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.32507e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.35179e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.91741e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.88267e+09   # Active standby energy rank.1
average_read_latency           =      65.9193   # Average read request latency (cycles)
average_interarrival           =      537.383   # Average request interarrival latency (cycles)
total_energy                   =  1.12738e+10   # Total energy (pJ)
average_power                  =      1127.38   # Average power (mW)
average_bandwidth              =     0.158788   # Average bandwidth
