#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 22:56:28 2019
# Process ID: 13140
# Current directory: C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.runs/synth_1/main.vds
# Journal file: C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 793.117 ; gain = 178.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-3491] module 'LCD' declared at 'C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:35' bound to instance 'C1' of component 'LCD' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:70]
INFO: [Synth 8-638] synthesizing module 'LCD' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:54]
WARNING: [Synth 8-614] signal 'd0' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:52]
WARNING: [Synth 8-614] signal 'd1' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:52]
WARNING: [Synth 8-614] signal 'd2' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:52]
WARNING: [Synth 8-614] signal 'd3' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:52]
INFO: [Synth 8-226] default block is never used [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:65]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:81]
WARNING: [Synth 8-614] signal 'tempD' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'LCD' (1#1) [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/LCD.vhd:46]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/Debouncer.vhd:15' bound to instance 'C2' of component 'Debouncer' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:71]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/Debouncer.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/Debouncer.vhd:21]
INFO: [Synth 8-3491] module 'addEnable' declared at 'C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/addEnable.vhd:38' bound to instance 'C3' of component 'addEnable' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:72]
INFO: [Synth 8-638] synthesizing module 'addEnable' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/addEnable.vhd:48]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/addEnable.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'addEnable' (3#1) [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/addEnable.vhd:48]
INFO: [Synth 8-3491] module 'addEnable' declared at 'C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/addEnable.vhd:38' bound to instance 'C4' of component 'addEnable' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:73]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'expA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'expB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'MntA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'diffExp' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'MntB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'operation' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'SignA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'SignB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'MntA_shift' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
WARNING: [Synth 8-614] signal 'MntB_shift' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:90]
INFO: [Synth 8-226] default block is never used [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:231]
WARNING: [Synth 8-614] signal 'expA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'MntA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'expB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'MntB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'MntA_shift' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'MntB_shift' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'diffExp' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'expFinal' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'rezultat' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'SignA' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'SignB' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'exp_egali' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
WARNING: [Synth 8-614] signal 'operation' is read in the process but is not in the sensitivity list [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'main' (4#1) [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-3331] design addEnable has unconnected port clk
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 856.773 ; gain = 241.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 856.773 ; gain = 241.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 856.773 ; gain = 241.945
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 966.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 966.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:231]
WARNING: [Synth 8-327] inferring latch for variable 'exp_egali_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'operation_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:117]
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'number_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'MntA_shift_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'MntB_shift_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:131]
WARNING: [Synth 8-327] inferring latch for variable 'diffExp_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'expFinal_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:126]
WARNING: [Synth 8-327] inferring latch for variable 'rezultat_reg' [C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.srcs/sources_1/new/main.vhd:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 18    
	   2 Input     20 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	  32 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module LCD 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
Module addEnable 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design main has unconnected port sw[14]
WARNING: [Synth 8-3331] design main has unconnected port sw[13]
WARNING: [Synth 8-3331] design main has unconnected port sw[12]
WARNING: [Synth 8-3331] design main has unconnected port sw[11]
WARNING: [Synth 8-3331] design main has unconnected port sw[10]
WARNING: [Synth 8-3331] design main has unconnected port sw[9]
WARNING: [Synth 8-3331] design main has unconnected port sw[8]
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[0]' (LD) to 'MntA_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[0]' (LD) to 'MntB_shift_reg[1]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[1]' (LD) to 'MntA_shift_reg[2]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[1]' (LD) to 'MntB_shift_reg[2]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[2]' (LD) to 'MntA_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[2]' (LD) to 'MntB_shift_reg[3]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[3]' (LD) to 'MntA_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[3]' (LD) to 'MntB_shift_reg[4]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[4]' (LD) to 'MntA_shift_reg[5]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[4]' (LD) to 'MntB_shift_reg[5]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[5]' (LD) to 'MntA_shift_reg[6]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[5]' (LD) to 'MntB_shift_reg[6]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[6]' (LD) to 'MntA_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[6]' (LD) to 'MntB_shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'expFinal_reg[4]' (LD) to 'expFinal_reg[5]'
INFO: [Synth 8-3886] merging instance 'expFinal_reg[5]' (LD) to 'expFinal_reg[6]'
INFO: [Synth 8-3886] merging instance 'expFinal_reg[6]' (LD) to 'expFinal_reg[3]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[7]' (LD) to 'MntA_shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[7]' (LD) to 'MntB_shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[8]' (LD) to 'MntB_shift_reg[9]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[8]' (LD) to 'MntA_shift_reg[9]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[9]' (LD) to 'MntB_shift_reg[10]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[9]' (LD) to 'MntA_shift_reg[10]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[10]' (LD) to 'MntB_shift_reg[11]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[10]' (LD) to 'MntA_shift_reg[11]'
INFO: [Synth 8-3886] merging instance 'MntB_shift_reg[11]' (LD) to 'MntB_shift_reg[12]'
INFO: [Synth 8-3886] merging instance 'MntA_shift_reg[11]' (LD) to 'MntA_shift_reg[12]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rezultat_reg[23] )
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (rezultat_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 966.762 ; gain = 351.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 976.914 ; gain = 362.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |     4|
|4     |LUT2   |    85|
|5     |LUT3   |    37|
|6     |LUT4   |    33|
|7     |LUT5   |    41|
|8     |LUT6   |   108|
|9     |FDRE   |    41|
|10    |LD     |    84|
|11    |IBUF   |    12|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   502|
|2     |  C1     |LCD       |    36|
|3     |  C2     |debouncer |    35|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 991.727 ; gain = 266.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 991.727 ; gain = 376.898
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LD => LDCE: 84 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 993.961 ; gain = 640.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Flaviu/Desktop/SCS/Proiect/backup1/LcdDebouncer.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 22:57:03 2019...
