architecture        	circuit                 	vpr_revision 	vpr_exit_status	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_40nm.xml	multiconnected_lut.blif 	8c2a6d4-dirty	0              	6                  	7                    	6                   	7                     	1           	1            	1      	5     	1          	            	        	12                   	0.888764      	-0.888764           	-0.888764           	7                	1                                	0.813477           	-0.813477	-0.813477	0.0115135	0.006097  	0.002433            	7148       	            	           
k6_frac_N10_40nm.xml	multiconnected_lut2.blif	8c2a6d4-dirty	0              	6                  	7                    	6                   	7                     	1           	1            	1      	5     	1          	            	        	12                   	0.888764      	-0.888764           	-0.888764           	7                	1                                	0.813477           	-0.813477	-0.813477	0.00915557	0.006288  	0.002563            	7148       	            	           
