<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="adder" solutionName="solution1" date="2020-09-28T20:37:58.304+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="adder" solutionName="solution1" date="2020-09-28T20:37:47.217+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 7d89a40a&#xA;&#xA;&#xA;Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4425.465 ; gain = 220.984 ; free physical = 14779 ; free virtual = 53820&#xA;Post Restoration Checksum: NetGraph: 149ddd11 NumContArr: 68ebc6f9 Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 7d89a40a&#xA;&#xA;&#xA;Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4428.367 ; gain = 223.887 ; free physical = 14780 ; free virtual = 53822&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 7d89a40a&#xA;&#xA;&#xA;Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4452.492 ; gain = 248.012 ; free physical = 14721 ; free virtual = 53763&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 7d89a40a&#xA;&#xA;&#xA;Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 4452.492 ; gain = 248.012 ; free physical = 14721 ; free virtual = 53763&#xA;&#xA;&#xA;Phase 2.4 Global Clock Net Routing&#xA;Phase 2.4 Global Clock Net Routing | Checksum: 7d89a40a&#xA;&#xA;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4489.109 ; gain = 284.629 ; free physical = 14724 ; free virtual = 53762&#xA;&#xA;&#xA;Phase 2.5 Update Timing&#xA;Phase 2.5 Update Timing | Checksum: 16e48532d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4489.109 ; gain = 284.629 ; free physical = 14724 ; free virtual = 53762" projectName="adder" solutionName="solution1" date="2020-09-28T20:37:42.214+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.684+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.677+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.669+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.661+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.654+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.646+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.639+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.631+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.624+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.617+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.610+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.603+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.595+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.588+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.582+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.575+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.568+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.561+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.554+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.547+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.540+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.534+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.527+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.520+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.514+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.507+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.500+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.493+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.486+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.479+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.472+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.466+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.459+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.452+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.445+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.439+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.432+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.425+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;a_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;a_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.418+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.411+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.404+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;c_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;c_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.397+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.390+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.382+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.374+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.367+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.359+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.352+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.344+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.337+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.330+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.323+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.316+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.308+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.300+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.293+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.286+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.279+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.272+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.264+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.257+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.250+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.243+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.235+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.228+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.222+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;b_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;b_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.215+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_ctrl_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_ctrl_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.208+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="adder" solutionName="solution1" date="2020-09-28T20:37:02.201+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4410.863 ; gain = 1691.770 ; free physical = 17706 ; free virtual = 56721&#xA;Contents of report file './report/adder_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;-----------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019&#xA;| Date              : Mon Sep 28 20:35:21 2020&#xA;| Host              : udrc-Alienware-m15 running 64-bit Ubuntu 18.04.5 LTS&#xA;| Command           : report_timing_summary -file ./report/adder_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu7ev-ffvc1156&#xA;| Speed File        : -2  PRODUCTION 1.25 05-09-2019&#xA;| Temperature Grade : E&#xA;-----------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 69 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 38 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      2.077        0.000                      0                  310        0.073        0.000                      0                  310        1.225        0.000                       0                   225  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 1.500}        3.000           333.333         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              2.077        0.000                      0                  310        0.073        0.000                      0                  310        1.225        0.000                       0                   225  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        1.225ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             2.077ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            3.000ns  (ap_clk rise@3.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.913ns  (logic 0.335ns (36.692%)  route 0.578ns (63.308%))&#xA;  Logic Levels:           3  (LUT5=1 LUT6=2)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/Q&#xA;                         net (fo=3, unplaced)         0.160     0.237    bd_0_i/hls_inst/U0/ap_CS_fsm_pp0_stage1&#xA;                         LUT6 (Prop_LUT6_I0_O)        0.150     0.387 r  bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2/O&#xA;                         net (fo=2, unplaced)         0.185     0.572    bd_0_i/hls_inst/U0/ap_CS_fsm[1]_i_2_n_1&#xA;                         LUT5 (Prop_LUT5_I0_O)        0.070     0.642 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_2/O&#xA;                         net (fo=1, unplaced)         0.185     0.827    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter10&#xA;                         LUT6 (Prop_LUT6_I3_O)        0.038     0.865 r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_1/O&#xA;                         net (fo=1, unplaced)         0.048     0.913    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_i_1_n_1&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     3.000     3.000 r  &#xA;                                                      0.000     3.000 r  ap_clk (IN)&#xA;                         net (fo=224, unset)          0.000     3.000    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C&#xA;                         clock pessimism              0.000     3.000    &#xA;                         clock uncertainty           -0.035     2.965    &#xA;                         FDRE (Setup_FDRE_C_D)        0.025     2.990    bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                          2.990    &#xA;                         arrival time                          -0.913    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  2.077    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.073ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/i_reg_101_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/i_reg_101_reg[1]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.500ns period=3.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.119ns  (logic 0.052ns (43.697%)  route 0.067ns (56.303%))&#xA;  Logic Levels:           1  (LUT5=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/U0/i_reg_101_reg[0]/Q&#xA;                         net (fo=4, unplaced)         0.051     0.089    bd_0_i/hls_inst/U0/i_reg_101_reg[0]&#xA;                         LUT5 (Prop_LUT5_I1_O)        0.014     0.103 r  bd_0_i/hls_inst/U0/i_reg_101[1]_i_1/O&#xA;                         net (fo=1, unplaced)         0.016     0.119    bd_0_i/hls_inst/U0/i_fu_84_p2[1]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[1]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=224, unset)          0.000     0.000    bd_0_i/hls_inst/U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/i_reg_101_reg[1]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/U0/i_reg_101_reg[1]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.046    &#xA;                         arrival time                           0.119    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.073    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 1.500 }&#xA;Period(ns):         3.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     FDRE/C   n/a            0.550         3.000       2.450                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C&#xA;Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.500       1.225                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C&#xA;High Pulse Width  Slow    FDRE/C   n/a            0.275         1.500       1.225                bd_0_i/hls_inst/U0/a_0_payload_A_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4410.863 ; gain = 0.000 ; free physical = 17706 ; free virtual = 56721" projectName="adder" solutionName="solution1" date="2020-09-28T20:35:22.040+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="adder" solutionName="solution1" date="2020-09-28T20:34:11.177+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.727 ; gain = 78.902 ; free physical = 18753 ; free virtual = 57606&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2957.273 ; gain = 537.449 ; free physical = 18135 ; free virtual = 57010&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2957.273 ; gain = 537.449 ; free physical = 18135 ; free virtual = 57010&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2966.289 ; gain = 546.465 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-----------------------+------+&#xA;|      |Cell                   |Count |&#xA;+------+-----------------------+------+&#xA;|1     |bd_0_hls_inst_0_bbox_0 |     1|&#xA;+------+-----------------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    38|&#xA;|2     |  bd_0_i |bd_0   |    38|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.164 ; gain = 561.340 ; free physical = 18134 ; free virtual = 57008&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2981.164 ; gain = 482.438 ; free physical = 18171 ; free virtual = 57045&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2981.172 ; gain = 561.340 ; free physical = 18171 ; free virtual = 57045" projectName="adder" solutionName="solution1" date="2020-09-28T20:34:11.169+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
