ila_sine.vhd,vhdl,xil_defaultlib,../../../../Sinewave Gen.srcs/sources_1/ip/ila_sine/sim/ila_sine.vhd,incdir="../../../../SinewaveGen.srcs/sources_1/ip/ila_sine/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
