<module name="DPLL_VIDEO1_L4_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PLL_CONTROL" acronym="PLL_CONTROL" offset="0x0" width="32" description="This register controls the PLL reset/power and modes">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="HSDIV_SYSRESET" width="1" begin="4" end="4" resetval="1" description="Force HSDIVIDER SYSRESETN. Reserved when DBGSSV is 1." range="" rwaccess="RW">
      <bitenum value="0" id="HSDIVIDER_SYSRESET_forced_active" token="HSDIV_SYSRESET_0" description="HSDIVIDER SYSRESET forced active"/>
      <bitenum value="1" id="HSDIVIDER_SYSRESET_FSM_1" token="HSDIV_SYSRESET_1" description="HSDIVIDER SYSRESET controlled by power FSM"/>
    </bitfield>
    <bitfield id="PLL_SYSRESET" width="1" begin="3" end="3" resetval="1" description="Force DPLL SYSRESETN. Reserved when DBGSSV is 1." range="" rwaccess="RW">
      <bitenum value="0" id="PLL_SYSRESET_forced_active" token="PLL_SYSRESET_0" description="PLL SYSRESET forced active"/>
      <bitenum value="1" id="PLL_SYSRESET_controlled_by_power_FSM" token="PLL_SYSRESET_1" description="PLL SYSRESET controlled by power FSM"/>
    </bitfield>
    <bitfield id="PLL_HALTMODE" width="1" begin="2" end="2" resetval="0" description="Allow PLL to be halted if no activity. Reserved when PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="PLL_will_not_be_halted" token="PLL_HALTMODE_0" description="PLL will not be halted"/>
      <bitenum value="1" id="PLL_will_be_halted_based_on_activity" token="PLL_HALTMODE_1" description="PLL will be halted based on activity"/>
    </bitfield>
    <bitfield id="PLL_GATEMODE" width="1" begin="1" end="1" resetval="0" description="Allow PLL clock gating for power saving Reserved when PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="PHY_clock_on" token="PLL_GATEMODE_0" description="PHY clock on"/>
      <bitenum value="1" id="Reserved" token="PLL_GATEMODE_1" description="Reserved"/>
    </bitfield>
    <bitfield id="PLL_AUTOMODE" width="1" begin="0" end="0" resetval="0" description="Automatic update mode. If this bit is set then the configuration updates will be synchronized to DISPCUpdateSync. If this bit is clear configuration updates will be done immediately. Reserved when PLLCTRL_AUTO is 0." range="" rwaccess="RW">
      <bitenum value="0" id="Manual_mode" token="PLL_AUTOMODE_0" description="Manual mode"/>
      <bitenum value="1" id="Automatic_mode" token="PLL_AUTOMODE_1" description="Automatic mode"/>
    </bitfield>
  </register>
  <register id="PLL_STATUS" acronym="PLL_STATUS" offset="0x4" width="32" description="This register contains the status information">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="PLL_TICOPWDN" width="1" begin="16" end="16" resetval="0" description="PLL TICOPWDN status." range="" rwaccess="R">
      <bitenum value="1" id="Ticopwdn_high" token="PLL_TICOPWDN_1_r" description="Internal oscillator power down"/>
      <bitenum value="0" id="Ticopwdn_low" token="PLL_TICOPWDN_0_r" description="Internal oscillator power up"/>
    </bitfield>
    <bitfield id="PLL_LDOPWDN" width="1" begin="15" end="15" resetval="0" description="PLL LDOPWDN status." range="" rwaccess="R">
      <bitenum value="1" id="Ldopwdn_high" token="PLL_LDOPWDN_1_r" description="PLL's internal LDO is power down"/>
      <bitenum value="0" id="Ldopwdn_low" token="PLL_LDOPWDN_0_r" description="PLL's internal LDO is power up"/>
    </bitfield>
    <bitfield id="BYPASSACKZ" width="2" begin="14" end="13" resetval="0x0" description="State of bypass mode on PHY and HSDIVIDER. The status is shown separately for each source." range="" rwaccess="R">
      <bitenum value="1" id="Bypass_Nak" token="BYPASSACKZ_1_r" description="PLL outputs are still being used by the PHY or HSDIVIDER."/>
      <bitenum value="0" id="Bypass_Ack" token="BYPASSACKZ_0_r" description="PHY or HSDIVIDER has switched to using the bypass clocks."/>
    </bitfield>
    <bitfield id="SSC_EN_ACK" width="1" begin="12" end="12" resetval="0" description="Spread Spectrum Clocking acknowledgeNote: enum=SSC_inact ." range="" rwaccess="R">
      <bitenum value="1" id="SSC_act" token="SSC_EN_ACK_1_r" description="Spread Spectrum Clocking active"/>
      <bitenum value="0" id="SSC_act" token="SSC_EN_ACK_0_r" description="Spread Spectrum Clocking inactive"/>
    </bitfield>
    <bitfield id="M7_CLOCK_ACK" width="1" begin="11" end="11" resetval="0x0" description="Acknowledge for enable of sub-system clock Verify the status before selecting this source in the sub-system clock mux" range="" rwaccess="R">
      <bitenum value="0" id="M7_clock_inactive" token="M7_CLOCK_ACK_0_r" description="M7 clock inactive"/>
      <bitenum value="1" id="M7_clock_active" token="M7_CLOCK_ACK_1_r" description="M7 clock active"/>
    </bitfield>
    <bitfield id="M6_CLOCK_ACK" width="1" begin="10" end="10" resetval="0" description="Acknowledge for enable of sub-system clock Verify the status before selecting this source in the sub-system clock mux" range="" rwaccess="R">
      <bitenum value="1" id="M6_Clk_Act" token="M6_CLOCK_ACK_1_r" description="M6 clock active"/>
      <bitenum value="0" id="M6_Clk_Inact" token="M6_CLOCK_ACK_0_r" description="M6 clock inactive"/>
    </bitfield>
    <bitfield id="BYPASSACKZ_MERGED" width="1" begin="9" end="9" resetval="0" description="Merged state of bypass mode on PHY and HSDIVIDER" range="" rwaccess="R">
      <bitenum value="1" id="Bypass_Nak" token="BYPASSACKZ_MERGED_1_r" description="PLL outputs are still being used by the PHY or HSDIVIDER"/>
      <bitenum value="0" id="Bypass_Ack" token="BYPASSACKZ_MERGED_0_r" description="PHY and HSDIVIDER have switched to using the bypass clocks."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0000" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="M4_CLOCK_ACK" width="1" begin="7" end="7" resetval="0" description="Acknowledge for enable of sub-system clock Verify the status before selecting this source in the sub-system clock mux" range="" rwaccess="R">
      <bitenum value="1" id="M4_Clk_Act" token="M4_CLOCK_ACK_1_r" description="M4 clock active"/>
      <bitenum value="0" id="M4_Clk_Inact" token="M4_CLOCK_ACK_0_r" description="M4 clock inactive"/>
    </bitfield>
    <bitfield id="PLL_BYPASS" width="1" begin="6" end="6" resetval="0" description="PLL Bypass status" range="" rwaccess="R">
      <bitenum value="1" id="Bypass_Act" token="PLL_BYPASS_1_r" description="PLL bypass"/>
      <bitenum value="0" id="Bypass_In" token="PLL_BYPASS_0_r" description="PLL not bypassing"/>
    </bitfield>
    <bitfield id="PLL_HIGHJITTER" width="1" begin="5" end="5" resetval="0" description="PLL High Jitter status" range="" rwaccess="R">
      <bitenum value="1" id="High_Jiitter" token="PLL_HIGHJITTER_1_r" description="PLL in high jitter condition: Phase error &amp;gt; 24%"/>
      <bitenum value="0" id="Normal_Jitter" token="PLL_HIGHJITTER_0_r" description="PLL in normal jitter condition"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PLL_LOSSREF" width="1" begin="3" end="3" resetval="0" description="PLL Reference Loss status" range="" rwaccess="R">
      <bitenum value="1" id="Ref_Inp_Inact" token="PLL_LOSSREF_1_r" description="Reference input inactive"/>
      <bitenum value="0" id="Ref_Inp_Act" token="PLL_LOSSREF_0_r" description="Reference input active"/>
    </bitfield>
    <bitfield id="PLL_RECAL" width="1" begin="2" end="2" resetval="0" description="PLL re-calibration status If this bit is active, the PLL needs to be re-calibrated" range="" rwaccess="R">
      <bitenum value="1" id="Recal_required" token="PLL_RECAL_1_r" description="Recalibration is required"/>
      <bitenum value="0" id="Recal_not_required" token="PLL_RECAL_0_r" description="Recalibration is not required"/>
    </bitfield>
    <bitfield id="PLL_LOCK" width="1" begin="1" end="1" resetval="0" description="PLL Lock status See the programming guide for the use of this bit" range="" rwaccess="R">
      <bitenum value="1" id="DSI_PLL_Lock" token="PLL_LOCK_1_r" description="PLL is locked"/>
      <bitenum value="0" id="DSI_PLL_NoLock" token="PLL_LOCK_0_r" description="PLL is not locked"/>
    </bitfield>
    <bitfield id="PLLCTRL_RESET_DONE" width="1" begin="0" end="0" resetval="0" description="PLLCTRL reset done status" range="" rwaccess="R">
      <bitenum value="1" id="RDone" token="PLLCTRL_RESET_DONE_1_r" description="Reset has completed"/>
      <bitenum value="0" id="NotRD" token="PLLCTRL_RESET_DONE_0_r" description="Reset is in progress"/>
    </bitfield>
  </register>
  <register id="PLL_GO" acronym="PLL_GO" offset="0x8" width="32" description="This register contains the GO bit">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved. Write only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="HSDIVLOAD" width="1" begin="1" end="1" resetval="0x0" description="In manual mode start HSDIVIDER update sequence." range="" rwaccess="RW"/>
    <bitfield id="PLL_GO" width="1" begin="0" end="0" resetval="0x0" description="Request (re-)locking sequence of the PLL. If the AutoMode bit is set, then this will be deferred until DISPCUpdate Sync goes active" range="" rwaccess="RW">
      <bitenum value="0" id="No_pending_action" token="PLL_GO_0" description="No pending action"/>
      <bitenum value="1" id="PLL_1" token="PLL_GO_1" description="Request PLL (re-)locking/locking pending"/>
    </bitfield>
  </register>
  <register id="PLL_CONFIGURATION1" acronym="PLL_CONFIGURATION1" offset="0xC" width="32" description="This register contains the latched PLL and HSDIVDER configuration bits">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="30" end="26" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M4_CLOCK_DIV" width="5" begin="25" end="21" resetval="0x00" description="Divider value for clock source M4REG Divider value = M4_CLOCK_DIV + 1" range="" rwaccess="RW"/>
    <bitfield id="PLL_REGM" width="12" begin="20" end="9" resetval="0x000" description="M Divider for PLL. Valid values range is from 1 to 2047. Values 2048 and above are reserved and must not be used. When the PLL_REGM bit field is set to 1, the PLL enters a MN-Bypass mode. The DCOCLK clock output goes low and remains low until the PLL exits MN-Bypass mode (by changing the PLL_REGM bit field to a value other than 0 or 1)." range="" rwaccess="RW"/>
    <bitfield id="PLL_REGN" width="8" begin="8" end="1" resetval="0x00" description="N Divider for PLL (Reference). Divider value = PLL_REGN+1. Valid values range is from 0 to 127. Values 128 and above are reserved and must not be used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
  </register>
  <register id="PLL_CONFIGURATION2" acronym="PLL_CONFIGURATION2" offset="0x10" width="32" description="This register contains the unlatched PLL and HSDIVDER configuration bits These bits are 'shadowed' when automatic mode is selected">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="Read as zero." range="" rwaccess="R"/>
    <bitfield id="M7_CLOCK_EN" width="1" begin="25" end="25" resetval="0x0" description="Enable for M7 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="M7_clock_divider_is_disabled" token="M7_CLOCK_EN_0" description="M7 clock divider is disabled"/>
      <bitenum value="1" id="M7_clock_divider_is_enabled" token="M7_CLOCK_EN_1" description="M7 clock divider is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="M6_CLOCK_EN" width="1" begin="23" end="23" resetval="0" description="Enable for M6 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="M6_Clk_Dis" token="M6_CLOCK_EN_0" description="M6 clock divider is disabled"/>
      <bitenum value="1" id="M6_Clk_En" token="M6_CLOCK_EN_1" description="M6 clock divider is enabled"/>
    </bitfield>
    <bitfield id="REFSEL" width="2" begin="22" end="21" resetval="0x0" description="Selects the reference clock with optional divide by 2" range="" rwaccess="RW">
      <bitenum value="0" id="Ref_PCLK" token="REFSEL_0" description="Reserved"/>
      <bitenum value="1" id="Ref_1" token="REFSEL_1" description="Reserved"/>
      <bitenum value="3" id="Ref_SYSCLK" token="REFSEL_3" description="Select SYSCLK reference"/>
      <bitenum value="2" id="Ref_2" token="REFSEL_2" description="Reserved"/>
    </bitfield>
    <bitfield id="HSDIVBYPASS" width="1" begin="20" end="20" resetval="0" description="Forces HSDIVIDER to bypass mode" range="" rwaccess="RW">
      <bitenum value="0" id="HSDIV_Normal" token="HSDIVBYPASS_0" description="HSDIVIDER in normal operation. Bypass controlled by PLL."/>
      <bitenum value="1" id="HSDIV_Force_Byp" token="HSDIVBYPASS_1" description="HSDIVIDER forced to bypass mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0" description="Read returns zero" range="" rwaccess="R"/>
    <bitfield id="M4_CLOCK_EN" width="1" begin="16" end="16" resetval="0" description="Enable for M4 clock source" range="" rwaccess="RW">
      <bitenum value="0" id="SS_Clk_Dis" token="M4_CLOCK_EN_0" description="Sub-system clock divider is disabled"/>
      <bitenum value="1" id="SS_Clk_En" token="M4_CLOCK_EN_1" description="Sub-system clock divider is enabled"/>
    </bitfield>
    <bitfield id="BYPASSEN" width="1" begin="15" end="15" resetval="0" description="Selects sub-system functional clock as PHY clock source" range="" rwaccess="RW">
      <bitenum value="0" id="Clk_PLL" token="BYPASSEN_0" description="PLL controls the PHY clock source: PLL DCO if PLL is locked Sub-system functional clock if not locked"/>
      <bitenum value="1" id="Clk_Bypass" token="BYPASSEN_1" description="Force sub-system functional clock to be used as the PHY clock source"/>
    </bitfield>
    <bitfield id="PHY_CLKINEN" width="1" begin="14" end="14" resetval="0" description="PHY clock control" range="" rwaccess="RW">
      <bitenum value="0" id="PHY_Clk_Dis" token="PHY_CLKINEN_0" description="PHY clock is disabled"/>
      <bitenum value="1" id="PHY_Clk_En" token="PHY_CLKINEN_1" description="PHY clock is enabled"/>
    </bitfield>
    <bitfield id="PLL_REFEN" width="1" begin="13" end="13" resetval="1" description="PLL reference clock control" range="" rwaccess="RW">
      <bitenum value="0" id="Ref_dis" token="PLL_REFEN_0" description="PLL reference clock disabled"/>
      <bitenum value="1" id="Ref_en" token="PLL_REFEN_1" description="PLL reference clock enabled"/>
    </bitfield>
    <bitfield id="PLL_HIGHFREQ" width="1" begin="12" end="12" resetval="0" description="Enables a division of pixel clock by 2 before input to the PLL Required for pixel clock frequencies above 32 MHz (21 MHZ if N = 0)" range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY_1" token="PLL_HIGHFREQ_0" description="Pixel clock is not divided"/>
      <bitenum value="1" id="DIV_BY_2" token="PLL_HIGHFREQ_1" description="Pixel clock is divided by 2"/>
    </bitfield>
    <bitfield id="PLL_CLKSEL" width="1" begin="11" end="11" resetval="0" description="Reference clock selection" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_Ref" token="PLL_CLKSEL_0" description="Selects SYSCLK as PLL reference clock"/>
      <bitenum value="1" id="PCLK_Ref" token="PLL_CLKSEL_1" description="Selects Pixel Clock (PCLK) as PLL reference clock"/>
    </bitfield>
    <bitfield id="PLL_LOCKSEL" width="2" begin="10" end="9" resetval="0x0" description="Selects the lock criteria for the PLL" range="" rwaccess="RW">
      <bitenum value="0" id="PHASELOCK" token="PLL_LOCKSEL_0" description="Phase Lock"/>
      <bitenum value="1" id="FREQLOCK" token="PLL_LOCKSEL_1" description="Frequency Lock"/>
      <bitenum value="2" id="SPARE" token="PLL_LOCKSEL_2" description="Spare"/>
    </bitfield>
    <bitfield id="PLL_DRIFTGUARDEN" width="1" begin="8" end="8" resetval="0" description="PLL DRIFTGUARDEN" range="" rwaccess="RW">
      <bitenum value="0" id="Drift_Guard_Dis" token="PLL_DRIFTGUARDEN_0" description="Only RECAL flag is asserted in case of temperature drift. The programmer should take appropriate action."/>
      <bitenum value="1" id="Drift_Guard_En" token="PLL_DRIFTGUARDEN_1" description="Temperature drift will initiate automatic recalibration. RECAL flag will be asserted while this is taking place."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PLL_LOWCURRSTBY" width="1" begin="6" end="6" resetval="0" description="PLL LOW CURRENT STANDBY" range="" rwaccess="RW">
      <bitenum value="0" id="LOWCURRSTBY_notsel" token="PLL_LOWCURRSTBY_0" description="LOWCURRSTBY is not selected"/>
      <bitenum value="1" id="LOWCURRSTBY_sel" token="PLL_LOWCURRSTBY_1" description="LOWCURRSTBY is selected"/>
    </bitfield>
    <bitfield id="PLL_PLLLPMODE" width="1" begin="5" end="5" resetval="0" description="Select the power / performance of the PLL" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_PERF" token="PLL_PLLLPMODE_0" description="Full performance, minimized jitter"/>
      <bitenum value="1" id="REDUCE_PERF" token="PLL_PLLLPMODE_1" description="Reduced power, increased jitter"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL_IDLE" width="1" begin="0" end="0" resetval="0" description="PLL IDLE:" range="" rwaccess="RW">
      <bitenum value="0" id="IDLE_notsel" token="PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" id="IDLE_sel" token="PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
  <register id="PLL_CONFIGURATION3" acronym="PLL_CONFIGURATION3" offset="0x14" width="32" description="HSDIVIDER configuration bits for the M5 and M6 dividers">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M7_CLOCK_DIV" width="5" begin="9" end="5" resetval="0x00" description="Divider value for M7 divider. Divider value = M7_CLOCK_DIV + 1" range="" rwaccess="RW"/>
    <bitfield id="M6_CLOCK_DIV" width="5" begin="4" end="0" resetval="0x00" description="Divider value for M6 divider. Divider value = M6_CLOCK_DIV + 1" range="" rwaccess="RW"/>
  </register>
  <register id="PLL_SSC_CONFIGURATION1" acronym="PLL_SSC_CONFIGURATION1" offset="0x18" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation. Note:">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD" width="1" begin="2" end="2" resetval="0" description="Forces the clock spreading only in the down spectrum." range="" rwaccess="RW">
      <bitenum value="0" id="Clock_spreading_not_forced." token="DOWNSPREAD_0" description="Clock spreading not forced."/>
      <bitenum value="1" id="1" token="DOWNSPREAD_1" description="Spectrum spreading only in down direction."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved. Reads return 0." range="" rwaccess="R"/>
    <bitfield id="EN_SSC" width="1" begin="0" end="0" resetval="0" description="Spread Spectrum Clocking enable 0x0: Spread Spectrum Clocking disabled 0x1: Spread Spectrum Clocking enabled" range="" rwaccess="RW"/>
  </register>
  <register id="PLL_SSC_CONFIGURATION2" acronym="PLL_SSC_CONFIGURATION2" offset="0x1C" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation. Note:">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reads as zero" range="" rwaccess="R"/>
    <bitfield id="DELTAM2" width="1" begin="30" end="30" resetval="0x0" description="MSB of DeltaM control bus." range="" rwaccess="RW"/>
    <bitfield id="MODFREQDIVIDER" width="10" begin="29" end="20" resetval="0x000" description="Modulation Frequency Divider (ModFreqDivider) control for SSC. The ModFreqDivider is split into Mantissa and 2^Exponent(ModFreqDivider = ModFreqDividerMantissa * 2^ModFreqDividerExponent). - Bits [29:23] define the Mantissa. - Bits [22:20] define the Exponent." range="" rwaccess="RW"/>
    <bitfield id="DELTAM" width="20" begin="19" end="0" resetval="0x00000" description="DeltaM control for SSC. Split into integer and fractional parts. - Bits [19:18] define the integer part. - Bits [17:0] define the fractional part." range="" rwaccess="RW"/>
  </register>
  <register id="PLL_CONFIGURATION4" acronym="PLL_CONFIGURATION4" offset="0x20" width="32" description="Allows setting the fractional M divider and M2 divider for PLL.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reads as zero" range="" rwaccess="R"/>
    <bitfield id="PLL_REGM2" width="7" begin="24" end="18" resetval="0x1" description="M2 divider to configure PLL REGM2. NOTE: In this device, M2 divider is hardcoded in HW at 31 (0x1F)." range="" rwaccess="RW"/>
    <bitfield id="PLL_REGM_F" width="18" begin="17" end="0" resetval="0x0" description="Fractional part of M divider. NOTE: The feature is not supported in this device." range="" rwaccess="RW"/>
  </register>
</module>
