$date
	Tue May  3 01:47:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab1_tb $end
$var wire 1 ! F $end
$var reg 1 " x0 $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$var reg 1 & x4 $end
$scope module uut $end
$var wire 1 ! F $end
$var wire 1 ' not_x0 $end
$var wire 1 ( not_x3 $end
$var wire 1 ) not_x4 $end
$var wire 1 * p1 $end
$var wire 1 + p2 $end
$var wire 1 , p3 $end
$var wire 1 - p4 $end
$var wire 1 " x0 $end
$var wire 1 # x1 $end
$var wire 1 $ x2 $end
$var wire 1 % x3 $end
$var wire 1 & x4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
1)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10
1!
0)
1+
1-
1&
#20
0!
1)
0+
0-
0(
0&
1%
#30
1!
0)
1-
1&
#40
1)
0-
1(
1,
0&
0%
1$
#50
0)
1+
1-
1&
#60
1)
0+
0-
0(
0&
1%
#70
0)
1-
1&
#80
0!
1)
0-
1(
0,
0&
0%
0$
1#
#90
1!
0)
1+
1-
1&
#100
0!
1)
0+
0-
0(
0&
1%
#110
1!
0)
1-
1&
#120
1)
0-
1(
1,
0&
0%
1$
#130
0)
1+
1-
1&
#140
1)
0+
0-
0(
0&
1%
#150
0)
1-
1&
#160
0!
1)
0-
1(
0,
0'
0&
0%
0$
0#
1"
#170
1!
0)
1+
1&
#180
1*
1!
1)
0+
0(
0&
1%
#190
0!
0*
0)
1&
#200
1)
1(
0&
0%
1$
#210
1!
0)
1+
1&
#220
1*
1!
1)
0+
0(
0&
1%
#230
0!
0*
0)
1&
#240
1)
1(
0&
0%
0$
1#
#250
1!
0)
1+
1&
#260
1*
1!
1)
0+
0(
0&
1%
#270
0!
0*
0)
1&
#280
1)
1(
0&
0%
1$
#290
1!
0)
1+
1&
#300
1*
1!
1)
0+
0(
0&
1%
#310
0!
0*
0)
1&
#320
