TimeQuest Timing Analyzer report for fifo
Sat Jul 02 15:11:48 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'rd_clk'
 13. Slow 1200mV 85C Model Setup: 'wr_clk'
 14. Slow 1200mV 85C Model Hold: 'rd_clk'
 15. Slow 1200mV 85C Model Hold: 'wr_clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'rd_clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'wr_clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. MTBF Summary
 23. Synchronizer Summary
 24. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'rd_clk'
 47. Slow 1200mV 0C Model Setup: 'wr_clk'
 48. Slow 1200mV 0C Model Hold: 'rd_clk'
 49. Slow 1200mV 0C Model Hold: 'wr_clk'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'rd_clk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'wr_clk'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. MTBF Summary
 57. Synchronizer Summary
 58. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'rd_clk'
 80. Fast 1200mV 0C Model Setup: 'wr_clk'
 81. Fast 1200mV 0C Model Hold: 'rd_clk'
 82. Fast 1200mV 0C Model Hold: 'wr_clk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'rd_clk'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'wr_clk'
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. MTBF Summary
 90. Synchronizer Summary
 91. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Board Trace Model Assignments
113. Input Transition Times
114. Signal Integrity Metrics (Slow 1200mv 0c Model)
115. Signal Integrity Metrics (Slow 1200mv 85c Model)
116. Signal Integrity Metrics (Fast 1200mv 0c Model)
117. Setup Transfers
118. Hold Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; fifo                                                ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX22CF19C6                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; rd_clk     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rd_clk } ;
; wr_clk     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wr_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 308.83 MHz ; 250.0 MHz       ; rd_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 316.76 MHz ; 250.0 MHz       ; wr_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; rd_clk ; -2.238 ; -89.706           ;
; wr_clk ; -2.157 ; -64.831           ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; rd_clk ; 0.341 ; 0.000             ;
; wr_clk ; 0.356 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; rd_clk ; -3.000 ; -89.958                         ;
; wr_clk ; -3.000 ; -70.522                         ;
+--------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.238 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.358      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.221 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.341      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.083 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.203      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -2.066 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.186      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.978 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.098      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.097      ;
; -1.959 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.079      ;
; -1.959 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.079      ;
; -1.959 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.079      ;
; -1.959 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.191      ; 3.079      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.157 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.441      ;
; -2.157 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.441      ;
; -2.155 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.444      ;
; -2.104 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.388      ;
; -2.104 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.388      ;
; -2.102 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.391      ;
; -2.102 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.386      ;
; -2.102 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.386      ;
; -2.100 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.389      ;
; -2.096 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.380      ;
; -2.096 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.380      ;
; -2.094 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.383      ;
; -2.093 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.377      ;
; -2.093 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.377      ;
; -2.092 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 3.024      ;
; -2.091 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.380      ;
; -2.082 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 3.013      ;
; -2.058 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.990      ;
; -2.058 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.990      ;
; -2.058 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.990      ;
; -2.058 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.990      ;
; -2.048 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.980      ;
; -2.045 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.977      ;
; -2.037 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.969      ;
; -2.036 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.320      ;
; -2.036 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.320      ;
; -2.034 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.323      ;
; -2.034 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.965      ;
; -2.031 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.963      ;
; -2.031 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.962      ;
; -2.027 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.958      ;
; -2.021 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.952      ;
; -2.009 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.941      ;
; -2.009 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.941      ;
; -2.009 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.941      ;
; -2.009 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.941      ;
; -2.006 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.938      ;
; -2.006 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.938      ;
; -2.006 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.938      ;
; -2.006 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.938      ;
; -2.003 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.935      ;
; -2.003 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.935      ;
; -2.003 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.935      ;
; -2.003 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.935      ;
; -1.997 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.929      ;
; -1.997 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.929      ;
; -1.997 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.929      ;
; -1.997 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.929      ;
; -1.971 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.903      ;
; -1.961 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.892      ;
; -1.937 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.869      ;
; -1.937 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.869      ;
; -1.937 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.869      ;
; -1.937 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.869      ;
; -1.934 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.866      ;
; -1.933 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.865      ;
; -1.932 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.864      ;
; -1.922 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.853      ;
; -1.901 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.833      ;
; -1.898 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.830      ;
; -1.898 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.830      ;
; -1.897 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.829      ;
; -1.897 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.829      ;
; -1.897 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.829      ;
; -1.897 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.829      ;
; -1.895 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.827      ;
; -1.884 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.816      ;
; -1.882 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.166      ;
; -1.882 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.166      ;
; -1.882 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.166      ;
; -1.882 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.166      ;
; -1.881 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.813      ;
; -1.880 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.169      ;
; -1.880 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.169      ;
; -1.879 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.811      ;
; -1.878 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.810      ;
; -1.875 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.159      ;
; -1.875 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.159      ;
; -1.873 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.162      ;
; -1.869 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.801      ;
; -1.868 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                          ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.799      ;
; -1.868 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.799      ;
; -1.868 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.799      ;
; -1.868 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.799      ;
; -1.853 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.137      ;
; -1.853 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.137      ;
; -1.851 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.140      ;
; -1.831 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.763      ;
; -1.828 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.760      ;
; -1.825 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.757      ;
; -1.823 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.755      ;
; -1.821 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.063     ; 2.753      ;
; -1.819 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.103      ;
; -1.819 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.256      ; 3.103      ;
; -1.817 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.261      ; 3.106      ;
; -1.817 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.748      ;
; -1.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                          ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.746      ;
; -1.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.746      ;
; -1.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.746      ;
; -1.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.064     ; 2.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.387 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.316      ; 0.890      ;
; 0.498 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.719      ;
; 0.502 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; rd_clk       ; rd_clk      ; 0.000        ; 0.063      ; 0.722      ;
; 0.519 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.740      ;
; 0.540 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 0.762      ;
; 0.552 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.773      ;
; 0.553 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.774      ;
; 0.577 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.813      ;
; 0.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.814      ;
; 0.583 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.819      ;
; 0.584 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.820      ;
; 0.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.822      ;
; 0.590 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 0.826      ;
; 0.604 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.825      ;
; 0.622 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.230      ;
; 0.623 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.231      ;
; 0.654 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.875      ;
; 0.664 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.885      ;
; 0.667 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.888      ;
; 0.694 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.915      ;
; 0.721 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.942      ;
; 0.740 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.961      ;
; 0.744 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 0.875      ;
; 0.746 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 0.877      ;
; 0.748 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.969      ;
; 0.755 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.976      ;
; 0.755 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 0.976      ;
; 0.756 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 0.887      ;
; 0.788 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 0.919      ;
; 0.789 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.025      ;
; 0.798 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.019      ;
; 0.803 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.024      ;
; 0.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.043      ;
; 0.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.043      ;
; 0.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.043      ;
; 0.824 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.045      ;
; 0.826 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.434      ;
; 0.828 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.436      ;
; 0.855 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.076      ;
; 0.860 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.081      ;
; 0.877 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.316      ; 1.380      ;
; 0.886 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.122      ;
; 0.900 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 1.031      ;
; 0.906 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; rd_clk       ; rd_clk      ; 0.000        ; 0.063      ; 1.126      ;
; 0.912 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.520      ;
; 0.914 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.522      ;
; 0.915 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.136      ;
; 0.916 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; rd_clk       ; rd_clk      ; 0.000        ; 0.063      ; 1.136      ;
; 0.921 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.142      ;
; 0.921 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.157      ;
; 0.921 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.157      ;
; 0.921 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.079      ; 1.157      ;
; 0.931 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.152      ;
; 0.938 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; rd_clk       ; rd_clk      ; 0.000        ; 0.063      ; 1.158      ;
; 0.947 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; rd_clk       ; rd_clk      ; 0.000        ; 0.068      ; 1.172      ;
; 0.956 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.564      ;
; 0.956 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.564      ;
; 0.956 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.564      ;
; 0.958 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.566      ;
; 0.965 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.186      ;
; 0.983 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.204      ;
; 1.007 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.228      ;
; 1.021 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.242      ;
; 1.026 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.247      ;
; 1.030 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.251      ;
; 1.035 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.256      ;
; 1.057 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.056     ; 1.188      ;
; 1.068 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.289      ;
; 1.072 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; rd_clk       ; rd_clk      ; 0.000        ; 0.063      ; 1.292      ;
; 1.079 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.300      ;
; 1.110 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.331      ;
; 1.117 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 1.339      ;
; 1.124 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.732      ;
; 1.125 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.346      ;
; 1.128 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 1.350      ;
; 1.128 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.349      ;
; 1.137 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.745      ;
; 1.137 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.745      ;
; 1.137 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.745      ;
; 1.155 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 1.377      ;
; 1.159 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 1.381      ;
; 1.163 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.308     ; 1.012      ;
; 1.163 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.384      ;
; 1.168 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; -0.308     ; 1.017      ;
; 1.207 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.815      ;
; 1.216 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.824      ;
; 1.216 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.824      ;
; 1.216 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.451      ; 1.824      ;
; 1.233 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.454      ;
; 1.264 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.308     ; 1.113      ;
; 1.283 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.065      ; 1.505      ;
; 1.290 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.064      ; 1.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.577      ;
; 0.371 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.592      ;
; 0.403 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.624      ;
; 0.477 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.698      ;
; 0.504 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.725      ;
; 0.512 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.733      ;
; 0.515 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.736      ;
; 0.517 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.738      ;
; 0.520 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.741      ;
; 0.521 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.742      ;
; 0.521 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.742      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.748      ;
; 0.542 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 0.764      ;
; 0.554 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.124      ;
; 0.558 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.128      ;
; 0.561 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.131      ;
; 0.575 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.796      ;
; 0.577 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.798      ;
; 0.605 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.175      ;
; 0.605 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.826      ;
; 0.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.828      ;
; 0.645 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.866      ;
; 0.650 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.871      ;
; 0.685 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.906      ;
; 0.696 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.917      ;
; 0.698 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.919      ;
; 0.712 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.933      ;
; 0.714 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.935      ;
; 0.718 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.939      ;
; 0.722 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.942      ;
; 0.722 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.943      ;
; 0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.951      ;
; 0.743 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.963      ;
; 0.775 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.002      ;
; 0.776 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 0.993      ;
; 0.776 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 0.993      ;
; 0.778 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.071      ; 1.006      ;
; 0.792 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.019      ;
; 0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.020      ;
; 0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.014      ;
; 0.797 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.024      ;
; 0.813 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.030      ;
; 0.817 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.038      ;
; 0.819 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.389      ;
; 0.841 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.411      ;
; 0.856 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.076      ;
; 0.860 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.430      ;
; 0.861 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.082      ;
; 0.874 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.095      ;
; 0.875 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.092      ;
; 0.884 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.111      ;
; 0.885 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.070      ; 1.112      ;
; 0.886 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.103      ;
; 0.887 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.107      ;
; 0.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.115      ;
; 0.897 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.117      ;
; 0.906 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.123      ;
; 0.922 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.143      ;
; 0.923 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.143      ;
; 0.927 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.148      ;
; 0.945 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.165      ;
; 0.958 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.179      ;
; 0.964 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.181      ;
; 0.968 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.185      ;
; 0.982 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.199      ;
; 0.998 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.215      ;
; 1.023 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.244      ;
; 1.035 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.255      ;
; 1.037 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.257      ;
; 1.048 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.269      ;
; 1.050 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.271      ;
; 1.054 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.277      ;
; 1.055 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.278      ;
; 1.055 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.276      ;
; 1.063 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.284      ;
; 1.065 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.288      ;
; 1.068 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.285      ;
; 1.081 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.302      ;
; 1.081 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 1.302      ;
; 1.149 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.369      ;
; 1.161 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.384      ;
; 1.162 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.379      ;
; 1.163 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.380      ;
; 1.165 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 1.387      ;
; 1.167 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 1.389      ;
; 1.170 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.060      ; 1.387      ;
; 1.172 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.395      ;
; 1.173 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 1.395      ;
; 1.174 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.397      ;
; 1.181 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 1.403      ;
; 1.214 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.065      ; 1.436      ;
; 1.249 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.066      ; 1.472      ;
; 1.250 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.383      ; 1.820      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rd_clk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rd_clk ; Rise       ; rd_clk                                                                                                                                                                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; 0.119  ; 0.349        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; 0.121  ; 0.351        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 0.199  ; 0.383        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'wr_clk'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; wr_clk ; Rise       ; wr_clk                                                                                                                                                                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.108  ; 0.338        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ;
; 0.212  ; 0.396        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; rd_req      ; rd_clk     ; 3.050 ; 3.524 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; 1.615 ; 2.094 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; 1.615 ; 2.094 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; 1.303 ; 1.759 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; 1.472 ; 1.974 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; 1.085 ; 1.537 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; 1.441 ; 1.925 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; 1.568 ; 2.056 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; 1.530 ; 2.061 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; 1.540 ; 2.076 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; 3.393 ; 3.881 ; Rise       ; wr_clk          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; rd_req      ; rd_clk     ; -1.304 ; -1.814 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; -0.708 ; -1.149 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; -1.217 ; -1.683 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; -0.923 ; -1.364 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; -1.080 ; -1.569 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; -0.708 ; -1.149 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; -1.050 ; -1.522 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; -1.177 ; -1.650 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; -1.135 ; -1.651 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; -1.146 ; -1.666 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; -1.985 ; -2.361 ; Rise       ; wr_clk          ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 7.675 ; 7.603 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 6.841 ; 6.770 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 7.463 ; 7.373 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 6.770 ; 6.682 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 7.164 ; 7.110 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 7.675 ; 7.603 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 7.067 ; 7.002 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 6.887 ; 6.820 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 7.051 ; 6.990 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 7.203 ; 7.161 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 7.426 ; 7.392 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 7.252 ; 7.172 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 7.557 ; 7.515 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 7.444 ; 7.466 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 7.101 ; 7.049 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 6.503 ; 6.415 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 6.593 ; 6.514 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 7.786 ; 7.931 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 8.565 ; 8.642 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 9.358 ; 9.292 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 7.622 ; 7.478 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 8.027 ; 7.914 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 7.936 ; 7.851 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 8.195 ; 8.077 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 8.250 ; 8.142 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 9.358 ; 9.292 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 8.862 ; 8.745 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 6.706 ; 6.683 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 8.031 ; 8.070 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 8.517 ; 8.643 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 9.282 ; 9.219 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 6.435 ; 6.371 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 7.971 ; 7.819 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 8.473 ; 8.339 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 7.906 ; 7.822 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 8.614 ; 8.486 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 7.934 ; 7.864 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 9.282 ; 9.219 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 8.231 ; 8.146 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 6.530 ; 6.490 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 6.309 ; 6.220 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 6.634 ; 6.561 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 7.223 ; 7.131 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 6.566 ; 6.477 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 6.942 ; 6.887 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 7.432 ; 7.360 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 6.851 ; 6.784 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 6.679 ; 6.610 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 6.833 ; 6.771 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 6.980 ; 6.936 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 7.194 ; 7.158 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 7.024 ; 6.943 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 7.318 ; 7.273 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 7.211 ; 7.228 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 6.885 ; 6.830 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 6.309 ; 6.220 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 6.395 ; 6.315 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 6.943 ; 7.027 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 7.543 ; 7.664 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 6.483 ; 6.457 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 7.105 ; 7.020 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 6.951 ; 6.872 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 6.927 ; 6.870 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 7.136 ; 7.054 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 7.365 ; 7.290 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 7.766 ; 7.734 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 7.096 ; 6.987 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 6.483 ; 6.457 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 6.865 ; 6.929 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 7.642 ; 7.758 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 6.226 ; 6.161 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 6.226 ; 6.161 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 7.222 ; 7.131 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 7.339 ; 7.242 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 6.679 ; 6.578 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 7.132 ; 7.039 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 6.528 ; 6.441 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 7.822 ; 7.795 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 6.660 ; 6.538 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 6.315 ; 6.273 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.594         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;                ;              ;                  ; -0.698       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;                ;              ;                  ; -1.896       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.574         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;                ;              ;                  ; -0.491       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;                ;              ;                  ; -2.083       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.559         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;                ;              ;                  ; -0.338       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;                ;              ;                  ; -2.221       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.409         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;                ;              ;                  ; -0.343       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;                ;              ;                  ; -2.066       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.283         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;                ;              ;                  ; -0.306       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;                ;              ;                  ; -1.977       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.190         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; -0.094       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -2.096       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.114         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;                ;              ;                  ; -0.010       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;                ;              ;                  ; -2.104       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.109         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;                ;              ;                  ; -0.007       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;                ;              ;                  ; -2.102       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.971         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; -0.118       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -1.853       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.938         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.249       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -1.689       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.909         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;                ;              ;                  ; -0.284       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;                ;              ;                  ; -1.625       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.906         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.130        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -2.036       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.810         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;                ;              ;                  ; 0.133        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;                ;              ;                  ; -1.943       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.771         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 0.111        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -1.882       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.770         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 0.105        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -1.875       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.546         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;                ;              ;                  ; 0.101        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;                ;              ;                  ; -1.647       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 343.64 MHz ; 250.0 MHz       ; rd_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
; 350.63 MHz ; 250.0 MHz       ; wr_clk     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; rd_clk ; -1.910 ; -74.915          ;
; wr_clk ; -1.852 ; -53.269          ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; rd_clk ; 0.297 ; 0.000            ;
; wr_clk ; 0.310 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; rd_clk ; -3.000 ; -89.958                        ;
; wr_clk ; -3.000 ; -70.522                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.910 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 3.015      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.894 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.999      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.772 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.877      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.761 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.866      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.796      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.795      ;
; -1.663 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.768      ;
; -1.663 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.768      ;
; -1.663 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.768      ;
; -1.663 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.167      ; 2.768      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.852 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.223      ; 3.095      ;
; -1.852 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.223      ; 3.095      ;
; -1.852 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.227      ; 3.099      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.051      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.051      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 3.055      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.051      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.051      ;
; -1.807 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 3.055      ;
; -1.801 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.740      ;
; -1.795 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.039      ;
; -1.795 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.039      ;
; -1.795 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 3.043      ;
; -1.794 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.732      ;
; -1.790 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.034      ;
; -1.790 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 3.034      ;
; -1.790 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 3.038      ;
; -1.768 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.707      ;
; -1.768 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.707      ;
; -1.768 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.707      ;
; -1.768 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.707      ;
; -1.756 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.696      ;
; -1.756 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.696      ;
; -1.749 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.688      ;
; -1.749 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.688      ;
; -1.745 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.989      ;
; -1.745 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.989      ;
; -1.745 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 2.993      ;
; -1.744 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.684      ;
; -1.739 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.679      ;
; -1.737 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.676      ;
; -1.732 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.671      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.723 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.663      ;
; -1.711 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.651      ;
; -1.711 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.651      ;
; -1.711 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.651      ;
; -1.711 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.651      ;
; -1.706 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.646      ;
; -1.706 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.646      ;
; -1.694 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.634      ;
; -1.687 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.626      ;
; -1.661 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.601      ;
; -1.661 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.601      ;
; -1.661 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.601      ;
; -1.661 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.601      ;
; -1.652 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.591      ;
; -1.649 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.588      ;
; -1.640 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.579      ;
; -1.633 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.571      ;
; -1.611 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.223      ; 2.854      ;
; -1.611 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.223      ; 2.854      ;
; -1.611 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.227      ; 2.858      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.546      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.546      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.546      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.546      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.547      ;
; -1.607 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.547      ;
; -1.606 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.850      ;
; -1.606 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.850      ;
; -1.606 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 2.854      ;
; -1.604 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.544      ;
; -1.604 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.544      ;
; -1.597 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.841      ;
; -1.597 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.841      ;
; -1.597 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 2.845      ;
; -1.595 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.535      ;
; -1.594 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.534      ;
; -1.592 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.532      ;
; -1.591 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.531      ;
; -1.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                          ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.527      ;
; -1.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.527      ;
; -1.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.527      ;
; -1.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.527      ;
; -1.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.525      ;
; -1.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.822      ;
; -1.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.822      ;
; -1.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 2.826      ;
; -1.560 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.499      ;
; -1.556 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.800      ;
; -1.556 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.224      ; 2.800      ;
; -1.556 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.228      ; 2.804      ;
; -1.555 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.495      ;
; -1.553 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.057     ; 2.491      ;
; -1.548 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.487      ;
; -1.546 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.486      ;
; -1.545 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.055     ; 2.485      ;
; -1.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                          ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.483      ;
; -1.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.483      ;
; -1.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.483      ;
; -1.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.056     ; 2.483      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.377 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.278      ; 0.824      ;
; 0.450 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 0.650      ;
; 0.459 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 0.659      ;
; 0.470 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 0.670      ;
; 0.493 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.694      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.704      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.704      ;
; 0.522 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.736      ;
; 0.522 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.736      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.742      ;
; 0.529 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.743      ;
; 0.532 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.746      ;
; 0.536 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.750      ;
; 0.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 0.744      ;
; 0.575 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.124      ;
; 0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.125      ;
; 0.594 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.795      ;
; 0.601 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.802      ;
; 0.610 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.811      ;
; 0.635 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.836      ;
; 0.661 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.862      ;
; 0.679 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.880      ;
; 0.684 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.885      ;
; 0.690 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.891      ;
; 0.692 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.893      ;
; 0.701 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 0.813      ;
; 0.703 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 0.815      ;
; 0.703 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.917      ;
; 0.706 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.907      ;
; 0.711 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.912      ;
; 0.714 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 0.826      ;
; 0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.934      ;
; 0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.934      ;
; 0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 0.934      ;
; 0.732 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 0.844      ;
; 0.748 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.298      ;
; 0.750 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.300      ;
; 0.751 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.952      ;
; 0.762 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.963      ;
; 0.767 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 0.968      ;
; 0.796 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.279      ; 1.244      ;
; 0.799 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 1.013      ;
; 0.825 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 1.039      ;
; 0.825 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 1.039      ;
; 0.825 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.070      ; 1.039      ;
; 0.826 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; rd_clk       ; rd_clk      ; 0.000        ; 0.054      ; 1.024      ;
; 0.828 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.378      ;
; 0.830 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.380      ;
; 0.832 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 0.944      ;
; 0.834 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.035      ;
; 0.837 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; rd_clk       ; rd_clk      ; 0.000        ; 0.054      ; 1.035      ;
; 0.840 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.041      ;
; 0.853 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.054      ;
; 0.861 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; rd_clk       ; rd_clk      ; 0.000        ; 0.054      ; 1.059      ;
; 0.865 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 1.065      ;
; 0.867 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.416      ;
; 0.869 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; rd_clk       ; rd_clk      ; 0.000        ; 0.061      ; 1.074      ;
; 0.871 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.420      ;
; 0.871 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.420      ;
; 0.871 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.405      ; 1.420      ;
; 0.887 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.088      ;
; 0.911 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.112      ;
; 0.926 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.127      ;
; 0.932 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.133      ;
; 0.935 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.136      ;
; 0.941 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.142      ;
; 0.950 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.151      ;
; 0.964 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.165      ;
; 0.988 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.057     ; 1.100      ;
; 0.992 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; rd_clk       ; rd_clk      ; 0.000        ; 0.054      ; 1.190      ;
; 0.998 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.199      ;
; 1.001 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.202      ;
; 1.012 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.056      ; 1.212      ;
; 1.013 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.214      ;
; 1.013 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.563      ;
; 1.013 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.214      ;
; 1.025 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.575      ;
; 1.025 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.575      ;
; 1.025 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.575      ;
; 1.029 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.230      ;
; 1.051 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.058      ; 1.253      ;
; 1.059 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.260      ;
; 1.061 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.279     ; 0.926      ;
; 1.072 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; -0.279     ; 0.937      ;
; 1.098 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.648      ;
; 1.106 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.656      ;
; 1.106 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.656      ;
; 1.106 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.406      ; 1.656      ;
; 1.115 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.316      ;
; 1.149 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.279     ; 1.014      ;
; 1.163 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.057      ; 1.364      ;
; 1.167 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.058      ; 1.369      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.511      ;
; 0.330 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.530      ;
; 0.360 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.560      ;
; 0.427 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.627      ;
; 0.459 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.659      ;
; 0.462 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.662      ;
; 0.467 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.667      ;
; 0.470 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.057      ; 0.671      ;
; 0.475 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.675      ;
; 0.475 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.675      ;
; 0.476 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.676      ;
; 0.484 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.684      ;
; 0.495 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.057      ; 0.696      ;
; 0.520 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.721      ;
; 0.523 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.034      ;
; 0.530 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.041      ;
; 0.530 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.041      ;
; 0.547 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.747      ;
; 0.549 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.749      ;
; 0.572 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.083      ;
; 0.590 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.790      ;
; 0.593 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.793      ;
; 0.627 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.827      ;
; 0.639 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.839      ;
; 0.640 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.840      ;
; 0.650 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.850      ;
; 0.655 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.855      ;
; 0.658 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.858      ;
; 0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.859      ;
; 0.660 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.860      ;
; 0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.871      ;
; 0.682 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.055      ; 0.881      ;
; 0.707 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 0.904      ;
; 0.707 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 0.904      ;
; 0.713 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.920      ;
; 0.716 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.916      ;
; 0.717 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.064      ; 0.925      ;
; 0.727 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.934      ;
; 0.727 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.934      ;
; 0.729 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 0.936      ;
; 0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.930      ;
; 0.738 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 0.935      ;
; 0.767 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.278      ;
; 0.773 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; wr_clk       ; wr_clk      ; 0.000        ; 0.057      ; 0.974      ;
; 0.787 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.055      ; 0.986      ;
; 0.788 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.299      ;
; 0.792 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 0.989      ;
; 0.798 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 0.998      ;
; 0.804 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.342      ; 1.315      ;
; 0.804 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.001      ;
; 0.805 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.012      ;
; 0.806 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.006      ;
; 0.813 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.063      ; 1.020      ;
; 0.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.055      ; 1.014      ;
; 0.815 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.055      ; 1.014      ;
; 0.823 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.023      ;
; 0.824 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.021      ;
; 0.836 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.055      ; 1.035      ;
; 0.844 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.044      ;
; 0.848 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.048      ;
; 0.857 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.057      ;
; 0.878 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.075      ;
; 0.882 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.079      ;
; 0.893 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.090      ;
; 0.906 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.103      ;
; 0.927 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.127      ;
; 0.928 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.128      ;
; 0.930 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.130      ;
; 0.940 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.140      ;
; 0.943 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.143      ;
; 0.956 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.156      ;
; 0.962 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.165      ;
; 0.967 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.170      ;
; 0.969 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.172      ;
; 0.970 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.167      ;
; 0.972 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.172      ;
; 0.972 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.172      ;
; 0.977 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.177      ;
; 1.049 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.246      ;
; 1.050 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.247      ;
; 1.051 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.254      ;
; 1.057 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.058      ; 1.259      ;
; 1.059 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.058      ; 1.261      ;
; 1.060 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.056      ; 1.260      ;
; 1.060 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.263      ;
; 1.061 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.059      ; 1.264      ;
; 1.069 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.266      ;
; 1.071 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.058      ; 1.273      ;
; 1.082 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.058      ; 1.284      ;
; 1.109 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.058      ; 1.311      ;
; 1.131 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.328      ;
; 1.135 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.053      ; 1.332      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rd_clk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rd_clk ; Rise       ; rd_clk                                                                                                                                                                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; 0.122  ; 0.352        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'wr_clk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; wr_clk ; Rise       ; wr_clk                                                                                                                                                                                  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ;
; 0.113  ; 0.343        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 0.113  ; 0.343        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; 0.115  ; 0.345        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; rd_req      ; rd_clk     ; 2.676 ; 3.032 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; 1.403 ; 1.779 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; 1.403 ; 1.779 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; 1.122 ; 1.486 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; 1.272 ; 1.675 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; 0.913 ; 1.281 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; 1.245 ; 1.634 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; 1.371 ; 1.749 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; 1.327 ; 1.755 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; 1.337 ; 1.773 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; 2.983 ; 3.349 ; Rise       ; wr_clk          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; rd_req      ; rd_clk     ; -1.092 ; -1.502 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; -0.570 ; -0.928 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; -1.040 ; -1.406 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; -0.773 ; -1.127 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; -0.915 ; -1.307 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; -0.570 ; -0.928 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; -0.889 ; -1.267 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; -1.011 ; -1.379 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; -0.967 ; -1.383 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; -0.977 ; -1.401 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; -1.725 ; -2.013 ; Rise       ; wr_clk          ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 6.899 ; 6.765 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 6.136 ; 6.030 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 6.679 ; 6.567 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 6.065 ; 5.950 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 6.424 ; 6.312 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 6.899 ; 6.765 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 6.346 ; 6.239 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 6.179 ; 6.077 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 6.325 ; 6.208 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 6.465 ; 6.369 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 6.677 ; 6.574 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 6.485 ; 6.397 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 6.764 ; 6.699 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 6.688 ; 6.641 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 6.386 ; 6.273 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 5.828 ; 5.702 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 5.899 ; 5.800 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 6.955 ; 7.103 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 7.662 ; 7.768 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 8.441 ; 8.321 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 6.853 ; 6.682 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 7.199 ; 7.033 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 7.135 ; 6.997 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 7.339 ; 7.183 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 7.415 ; 7.258 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 8.441 ; 8.321 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 7.958 ; 7.804 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 5.999 ; 5.964 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 7.133 ; 7.229 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 7.604 ; 7.748 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 8.255 ; 8.178 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 5.780 ; 5.678 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 7.164 ; 6.998 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 7.608 ; 7.431 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 7.089 ; 6.959 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 7.724 ; 7.557 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 7.097 ; 6.996 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 8.255 ; 8.178 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 7.365 ; 7.243 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 5.864 ; 5.767 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 5.652 ; 5.527 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 5.947 ; 5.842 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 6.463 ; 6.353 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 5.880 ; 5.765 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 6.226 ; 6.114 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 6.682 ; 6.549 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 6.150 ; 6.042 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 5.989 ; 5.887 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 6.130 ; 6.014 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 6.266 ; 6.170 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 6.468 ; 6.367 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 6.277 ; 6.190 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 6.547 ; 6.481 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 6.479 ; 6.431 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 6.188 ; 6.076 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 5.652 ; 5.527 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 5.720 ; 5.620 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 6.199 ; 6.311 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 6.721 ; 6.915 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 5.797 ; 5.761 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 6.403 ; 6.255 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 6.256 ; 6.127 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 6.238 ; 6.132 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 6.428 ; 6.307 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 6.618 ; 6.497 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 7.006 ; 6.920 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 6.399 ; 6.239 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 5.797 ; 5.761 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 6.117 ; 6.208 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 6.825 ; 6.952 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 5.591 ; 5.489 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 5.591 ; 5.489 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 6.504 ; 6.368 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 6.618 ; 6.481 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 6.002 ; 5.875 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 6.417 ; 6.287 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 5.862 ; 5.753 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 6.978 ; 6.939 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 5.994 ; 5.842 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 5.672 ; 5.576 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.130         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;                ;              ;                  ; -0.524       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;                ;              ;                  ; -1.606       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.100         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;                ;              ;                  ; -0.328       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;                ;              ;                  ; -1.772       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -2.091         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;                ;              ;                  ; -0.197       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;                ;              ;                  ; -1.894       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.965         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;                ;              ;                  ; -0.204       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;                ;              ;                  ; -1.761       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.862         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;                ;              ;                  ; -0.171       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;                ;              ;                  ; -1.691       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.762         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 0.033        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -1.795       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.712         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;                ;              ;                  ; 0.095        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;                ;              ;                  ; -1.807       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.709         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;                ;              ;                  ; 0.098        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;                ;              ;                  ; -1.807       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.568         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 0.010        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -1.578       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.553         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; -0.117       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -1.436       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.516         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.229        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -1.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.503         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;                ;              ;                  ; -0.151       ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;                ;              ;                  ; -1.352       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.409         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;                ;              ;                  ; 0.233        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;                ;              ;                  ; -1.642       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.395         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 0.211        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -1.606       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.391         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 0.206        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -1.597       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -1.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;                ;              ;                  ; 0.195        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;                ;              ;                  ; -1.391       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; rd_clk ; -0.793 ; -26.842          ;
; wr_clk ; -0.749 ; -17.737          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; rd_clk ; 0.178 ; 0.000            ;
; wr_clk ; 0.186 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; rd_clk ; -3.000 ; -73.060                        ;
; wr_clk ; -3.000 ; -68.907                        ;
+--------+--------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.793 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.854      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.780 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.841      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.730 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.791      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.720 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.781      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.678 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.739      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.671 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15] ; rd_clk       ; rd_clk      ; 1.000        ; 0.106      ; 1.732      ;
; -0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.105      ; 1.719      ;
; -0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.105      ; 1.719      ;
; -0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.105      ; 1.719      ;
; -0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]  ; rd_clk       ; rd_clk      ; 1.000        ; 0.105      ; 1.719      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.749 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.899      ;
; -0.749 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.899      ;
; -0.747 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.900      ;
; -0.746 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.896      ;
; -0.746 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.896      ;
; -0.744 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.897      ;
; -0.738 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.888      ;
; -0.738 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.888      ;
; -0.736 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.889      ;
; -0.735 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.885      ;
; -0.735 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.885      ;
; -0.733 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.886      ;
; -0.724 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.675      ;
; -0.724 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.874      ;
; -0.724 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.874      ;
; -0.722 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.875      ;
; -0.721 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.672      ;
; -0.716 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.667      ;
; -0.713 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.664      ;
; -0.713 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.664      ;
; -0.710 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.661      ;
; -0.705 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.656      ;
; -0.702 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.653      ;
; -0.699 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.650      ;
; -0.699 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.650      ;
; -0.696 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.647      ;
; -0.696 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.647      ;
; -0.696 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.647      ;
; -0.696 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.647      ;
; -0.691 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.642      ;
; -0.688 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.639      ;
; -0.688 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.639      ;
; -0.688 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.639      ;
; -0.688 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.639      ;
; -0.685 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.636      ;
; -0.685 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.636      ;
; -0.679 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.829      ;
; -0.679 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.829      ;
; -0.677 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.830      ;
; -0.674 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.625      ;
; -0.674 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.625      ;
; -0.654 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.605      ;
; -0.646 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.597      ;
; -0.639 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.590      ;
; -0.638 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.589      ;
; -0.636 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.587      ;
; -0.635 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.586      ;
; -0.629 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.580      ;
; -0.629 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.580      ;
; -0.629 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.580      ;
; -0.629 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.580      ;
; -0.628 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.579      ;
; -0.627 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.578      ;
; -0.625 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.576      ;
; -0.624 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.575      ;
; -0.622 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.772      ;
; -0.622 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.772      ;
; -0.620 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.773      ;
; -0.614 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.565      ;
; -0.613 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.564      ;
; -0.612 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.762      ;
; -0.612 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.762      ;
; -0.611 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.761      ;
; -0.611 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.761      ;
; -0.610 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.763      ;
; -0.609 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.762      ;
; -0.600 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.551      ;
; -0.600 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.750      ;
; -0.600 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.750      ;
; -0.598 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.751      ;
; -0.597 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.548      ;
; -0.597 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.548      ;
; -0.593 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.544      ;
; -0.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.540      ;
; -0.589 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.540      ;
; -0.588 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.539      ;
; -0.587 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.538      ;
; -0.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.537      ;
; -0.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.537      ;
; -0.585 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                       ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.536      ;
; -0.585 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.536      ;
; -0.585 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.536      ;
; -0.585 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.536      ;
; -0.580 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0 ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.730      ;
; -0.580 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg       ; wr_clk       ; wr_clk      ; 1.000        ; 0.141      ; 1.730      ;
; -0.579 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.530      ;
; -0.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0  ; wr_clk       ; wr_clk      ; 1.000        ; 0.144      ; 1.731      ;
; -0.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.529      ;
; -0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                          ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.527      ;
; -0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.527      ;
; -0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.527      ;
; -0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.527      ;
; -0.575 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                 ; wr_clk       ; wr_clk      ; 1.000        ; -0.036     ; 1.526      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rd_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.205 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.178      ; 0.487      ;
; 0.255 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.036      ; 0.376      ;
; 0.270 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.391      ;
; 0.279 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.400      ;
; 0.285 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.407      ;
; 0.285 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.407      ;
; 0.310 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.439      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.440      ;
; 0.314 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.443      ;
; 0.315 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.444      ;
; 0.316 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.445      ;
; 0.318 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.447      ;
; 0.326 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.447      ;
; 0.340 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.462      ;
; 0.341 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.665      ;
; 0.343 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.667      ;
; 0.346 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.468      ;
; 0.351 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.473      ;
; 0.366 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.487      ;
; 0.373 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.495      ;
; 0.387 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.509      ;
; 0.392 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.479      ;
; 0.392 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.514      ;
; 0.393 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.480      ;
; 0.395 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.517      ;
; 0.397 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.519      ;
; 0.399 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.486      ;
; 0.402 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.489      ;
; 0.416 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.538      ;
; 0.421 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.543      ;
; 0.430 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.559      ;
; 0.433 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.555      ;
; 0.441 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.570      ;
; 0.441 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.570      ;
; 0.441 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.570      ;
; 0.449 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.571      ;
; 0.454 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.576      ;
; 0.460 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.785      ;
; 0.462 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.787      ;
; 0.465 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.552      ;
; 0.476 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.605      ;
; 0.478 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; rd_clk       ; rd_clk      ; 0.000        ; 0.034      ; 0.596      ;
; 0.479 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.601      ;
; 0.480 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ; rd_clk       ; rd_clk      ; 0.000        ; 0.034      ; 0.598      ;
; 0.483 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.604      ;
; 0.486 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.608      ;
; 0.491 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; rd_clk       ; rd_clk      ; 0.000        ; 0.034      ; 0.609      ;
; 0.496 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.821      ;
; 0.497 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; rd_clk       ; rd_clk      ; 0.000        ; 0.041      ; 0.622      ;
; 0.498 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.823      ;
; 0.502 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; 0.179      ; 0.785      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.632      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.632      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.045      ; 0.632      ;
; 0.506 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.628      ;
; 0.514 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.635      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.852      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.852      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.852      ;
; 0.531 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.240      ; 0.855      ;
; 0.532 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.654      ;
; 0.541 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.663      ;
; 0.546 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.668      ;
; 0.549 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.671      ;
; 0.554 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.676      ;
; 0.563 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.685      ;
; 0.566 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ; rd_clk       ; rd_clk      ; 0.000        ; -0.017     ; 0.653      ;
; 0.568 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ; rd_clk       ; rd_clk      ; 0.000        ; 0.034      ; 0.686      ;
; 0.570 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.692      ;
; 0.580 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.701      ;
; 0.587 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.709      ;
; 0.592 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.713      ;
; 0.592 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.714      ;
; 0.593 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.716      ;
; 0.609 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.037      ; 0.730      ;
; 0.616 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.738      ;
; 0.620 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.159     ; 0.545      ;
; 0.622 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ; rd_clk       ; rd_clk      ; 0.000        ; -0.159     ; 0.547      ;
; 0.628 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.953      ;
; 0.635 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.960      ;
; 0.635 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.960      ;
; 0.635 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.960      ;
; 0.651 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.976      ;
; 0.655 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.777      ;
; 0.655 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.980      ;
; 0.655 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.980      ;
; 0.655 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ; rd_clk       ; rd_clk      ; 0.000        ; 0.241      ; 0.980      ;
; 0.666 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.788      ;
; 0.672 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ; rd_clk       ; rd_clk      ; 0.000        ; 0.038      ; 0.794      ;
; 0.679 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ; rd_clk       ; rd_clk      ; 0.000        ; -0.159     ; 0.604      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wr_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.195 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.316      ;
; 0.214 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.335      ;
; 0.256 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.377      ;
; 0.258 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.378      ;
; 0.264 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.385      ;
; 0.268 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.389      ;
; 0.270 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.390      ;
; 0.275 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.395      ;
; 0.279 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.400      ;
; 0.281 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.402      ;
; 0.292 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.222      ; 0.618      ;
; 0.292 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.222      ; 0.618      ;
; 0.293 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.222      ; 0.619      ;
; 0.309 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.432      ;
; 0.317 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.223      ; 0.644      ;
; 0.327 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.449      ;
; 0.330 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.452      ;
; 0.351 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.471      ;
; 0.367 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.488      ;
; 0.368 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.489      ;
; 0.369 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.489      ;
; 0.376 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.497      ;
; 0.379 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.499      ;
; 0.381 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.502      ;
; 0.383 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.503      ;
; 0.385 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.506      ;
; 0.412 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.044      ; 0.540      ;
; 0.413 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.043      ; 0.540      ;
; 0.415 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.042      ; 0.541      ;
; 0.419 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.536      ;
; 0.419 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.536      ;
; 0.419 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.043      ; 0.546      ;
; 0.423 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.043      ; 0.550      ;
; 0.425 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.546      ;
; 0.438 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.555      ;
; 0.439 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.223      ; 0.766      ;
; 0.446 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.567      ;
; 0.449 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.569      ;
; 0.454 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.223      ; 0.783      ;
; 0.465 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.223      ; 0.792      ;
; 0.465 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.585      ;
; 0.470 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.043      ; 0.598      ;
; 0.474 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.591      ;
; 0.474 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.043      ; 0.601      ;
; 0.475 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.595      ;
; 0.478 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.598      ;
; 0.486 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.607      ;
; 0.493 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.032      ; 0.609      ;
; 0.503 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.624      ;
; 0.521 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.639      ;
; 0.524 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.641      ;
; 0.528 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.649      ;
; 0.535 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.652      ;
; 0.540 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.657      ;
; 0.544 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.665      ;
; 0.569 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.689      ;
; 0.570 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.691      ;
; 0.572 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.689      ;
; 0.572 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.692      ;
; 0.573 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.693      ;
; 0.574 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.697      ;
; 0.576 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.701      ;
; 0.579 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.702      ;
; 0.579 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.700      ;
; 0.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; wr_clk       ; wr_clk      ; 0.000        ; 0.037      ; 0.707      ;
; 0.608 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ; wr_clk       ; wr_clk      ; 0.000        ; 0.036      ; 0.728      ;
; 0.627 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.744      ;
; 0.628 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.745      ;
; 0.631 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.748      ;
; 0.632 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.755      ;
; 0.637 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.760      ;
; 0.638 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.761      ;
; 0.640 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.763      ;
; 0.642 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.765      ;
; 0.644 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.767      ;
; 0.645 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.768      ;
; 0.659 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.039      ; 0.782      ;
; 0.668 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ; wr_clk       ; wr_clk      ; 0.000        ; 0.223      ; 0.995      ;
; 0.675 ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ; wr_clk       ; wr_clk      ; 0.000        ; 0.033      ; 0.792      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rd_clk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rd_clk ; Rise       ; rd_clk                                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[0]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[10]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[11]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[12]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[13]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[14]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[15]                            ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[1]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[2]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[3]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[4]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[5]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[6]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[7]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[8]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|q_b[9]                             ;
; -0.088 ; 0.142        ; 0.230          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a2                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a3                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a4                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a5                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a6                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a7                      ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0                      ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a1                      ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6                         ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; rd_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|sub_parity7a[0]                 ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'wr_clk'                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; wr_clk ; Rise       ; wr_clk                                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|parity8                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[6]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg|dffe5a[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|wrptr_g[8]                                                  ;
; -0.091 ; 0.139        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -0.091 ; 0.139        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_we_reg         ;
; -0.089 ; 0.141        ; 0.230          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[5]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[6]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[0]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[1]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[2]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[3]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[4]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[5]                               ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[7]                               ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|counter10a[7]                   ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0                            ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[0]                               ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[1]                               ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[2]                               ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[3]                               ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width ; wr_clk ; Rise       ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[4]                               ;
+--------+--------------+----------------+-----------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; rd_req      ; rd_clk     ; 1.681 ; 2.337 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; 0.905 ; 1.548 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; 0.905 ; 1.545 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; 0.748 ; 1.346 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; 0.842 ; 1.477 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; 0.611 ; 1.195 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; 0.831 ; 1.456 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; 0.889 ; 1.524 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; 0.888 ; 1.540 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; 0.887 ; 1.548 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; 1.859 ; 2.527 ; Rise       ; wr_clk          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; rd_req      ; rd_clk     ; -0.725 ; -1.355 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; -0.387 ; -0.964 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; -0.669 ; -1.299 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; -0.521 ; -1.108 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; -0.609 ; -1.234 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; -0.387 ; -0.964 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; -0.599 ; -1.214 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; -0.656 ; -1.279 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; -0.653 ; -1.294 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; -0.653 ; -1.302 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; -1.100 ; -1.672 ; Rise       ; wr_clk          ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 4.529 ; 4.604 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 4.015 ; 4.092 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 4.343 ; 4.436 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 3.970 ; 4.031 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 4.236 ; 4.268 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 4.529 ; 4.604 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 4.150 ; 4.245 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 4.045 ; 4.127 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 4.177 ; 4.207 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 4.287 ; 4.336 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 4.414 ; 4.478 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 4.246 ; 4.329 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 4.393 ; 4.527 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 4.437 ; 4.524 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 4.154 ; 4.252 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 3.808 ; 3.855 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 3.870 ; 3.925 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 4.636 ; 4.632 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 5.064 ; 5.017 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 5.419 ; 5.559 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 4.425 ; 4.468 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 4.661 ; 4.725 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 4.558 ; 4.620 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 4.752 ; 4.826 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 4.816 ; 4.910 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 5.419 ; 5.559 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 5.164 ; 5.243 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 3.941 ; 4.038 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 4.758 ; 4.751 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 5.098 ; 5.020 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 5.534 ; 5.596 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 3.771 ; 3.841 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 4.666 ; 4.702 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 4.937 ; 5.002 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 4.618 ; 4.678 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 5.013 ; 5.075 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 4.644 ; 4.704 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 5.534 ; 5.596 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 4.808 ; 4.873 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 3.872 ; 3.898 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 3.688 ; 3.733 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 3.887 ; 3.960 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 4.198 ; 4.286 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 3.844 ; 3.902 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 4.102 ; 4.131 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 4.382 ; 4.452 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 4.017 ; 4.107 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 3.916 ; 3.995 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 4.044 ; 4.072 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 4.151 ; 4.196 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 4.273 ; 4.333 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 4.106 ; 4.185 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 4.248 ; 4.375 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 4.295 ; 4.377 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 4.021 ; 4.115 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 3.688 ; 3.733 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 3.747 ; 3.800 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 4.151 ; 4.092 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 4.526 ; 4.415 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 3.807 ; 3.899 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 4.115 ; 4.201 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 4.044 ; 4.120 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 4.007 ; 4.078 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 4.136 ; 4.221 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 4.272 ; 4.361 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 4.527 ; 4.664 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 4.104 ; 4.186 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 3.807 ; 3.899 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 4.066 ; 4.090 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 4.585 ; 4.515 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 3.645 ; 3.711 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 3.645 ; 3.711 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 4.213 ; 4.295 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 4.264 ; 4.340 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 3.898 ; 3.942 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 4.149 ; 4.223 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 3.816 ; 3.861 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 4.669 ; 4.743 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 3.872 ; 3.916 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 3.742 ; 3.765 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                    ; Typical MTBF (Years) ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]         ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ; Not Calculated       ; Yes                     ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1] ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ; Not Calculated       ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.579         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[3] ;                ;              ;                  ; 0.141        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[3] ;                ;              ;                  ; -0.720       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.548         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[5] ;                ;              ;                  ; 0.052        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[5] ;                ;              ;                  ; -0.600       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.535         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[4] ;                ;              ;                  ; 0.245        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[4] ;                ;              ;                  ; -0.780       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.493         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[2] ;                ;              ;                  ; 0.237        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[2] ;                ;              ;                  ; -0.730       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.417         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[6] ;                ;              ;                  ; 0.261        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[6] ;                ;              ;                  ; -0.678       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.342         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[1] ;                ;              ;                  ; 0.382        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[1] ;                ;              ;                  ; -0.724       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.304         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[7] ;                ;              ;                  ; 0.445        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[7] ;                ;              ;                  ; -0.749       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[6] ;                ;              ;                  ; 0.448        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[6] ;                ;              ;                  ; -0.735       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.216         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[0] ;                ;              ;                  ; 0.364        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[0] ;                ;              ;                  ; -0.580       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.212         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[7] ;                ;              ;                  ; 0.275        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[7] ;                ;              ;                  ; -0.487       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.177         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[5] ;                ;              ;                  ; 0.306        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[5] ;                ;              ;                  ; -0.483       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.171         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[4] ;                ;              ;                  ; 0.508        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[4] ;                ;              ;                  ; -0.679       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.147         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[0] ;                ;              ;                  ; 0.512        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[0] ;                ;              ;                  ; -0.659       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[2] ;                ;              ;                  ; 0.496        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[2] ;                ;              ;                  ; -0.622       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; -0.114         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a[3] ;                ;              ;                  ; 0.498        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16|dffe18a[3] ;                ;              ;                  ; -0.612       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                    ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                             ; 0.054          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                                                             ;                ;              ;                  ;              ;
;  wr_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                                                                    ;                ;              ;                  ;              ;
;  rd_clk                                                                                                                                                                                  ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                                                      ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                ;                ;              ;                  ;              ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a[1] ;                ;              ;                  ; 0.511        ;
;  dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13|dffe15a[1] ;                ;              ;                  ; -0.457       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.238   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  rd_clk          ; -2.238   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  wr_clk          ; -2.157   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -154.537 ; 0.0   ; 0.0      ; 0.0     ; -160.48             ;
;  rd_clk          ; -89.706  ; 0.000 ; N/A      ; N/A     ; -89.958             ;
;  wr_clk          ; -64.831  ; 0.000 ; N/A      ; N/A     ; -70.522             ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; rd_req      ; rd_clk     ; 3.050 ; 3.524 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; 1.615 ; 2.094 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; 1.615 ; 2.094 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; 1.303 ; 1.759 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; 1.472 ; 1.974 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; 1.085 ; 1.537 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; 1.441 ; 1.925 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; 1.568 ; 2.056 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; 1.530 ; 2.061 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; 1.540 ; 2.076 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; 3.393 ; 3.881 ; Rise       ; wr_clk          ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; rd_req      ; rd_clk     ; -0.725 ; -1.355 ; Rise       ; rd_clk          ;
; wr_data[*]  ; wr_clk     ; -0.387 ; -0.928 ; Rise       ; wr_clk          ;
;  wr_data[0] ; wr_clk     ; -0.669 ; -1.299 ; Rise       ; wr_clk          ;
;  wr_data[1] ; wr_clk     ; -0.521 ; -1.108 ; Rise       ; wr_clk          ;
;  wr_data[2] ; wr_clk     ; -0.609 ; -1.234 ; Rise       ; wr_clk          ;
;  wr_data[3] ; wr_clk     ; -0.387 ; -0.928 ; Rise       ; wr_clk          ;
;  wr_data[4] ; wr_clk     ; -0.599 ; -1.214 ; Rise       ; wr_clk          ;
;  wr_data[5] ; wr_clk     ; -0.656 ; -1.279 ; Rise       ; wr_clk          ;
;  wr_data[6] ; wr_clk     ; -0.653 ; -1.294 ; Rise       ; wr_clk          ;
;  wr_data[7] ; wr_clk     ; -0.653 ; -1.302 ; Rise       ; wr_clk          ;
; wr_req      ; wr_clk     ; -1.100 ; -1.672 ; Rise       ; wr_clk          ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 7.675 ; 7.603 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 6.841 ; 6.770 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 7.463 ; 7.373 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 6.770 ; 6.682 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 7.164 ; 7.110 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 7.675 ; 7.603 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 7.067 ; 7.002 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 6.887 ; 6.820 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 7.051 ; 6.990 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 7.203 ; 7.161 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 7.426 ; 7.392 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 7.252 ; 7.172 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 7.557 ; 7.515 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 7.444 ; 7.466 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 7.101 ; 7.049 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 6.503 ; 6.415 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 6.593 ; 6.514 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 7.786 ; 7.931 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 8.565 ; 8.642 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 9.358 ; 9.292 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 7.622 ; 7.478 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 8.027 ; 7.914 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 7.936 ; 7.851 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 8.195 ; 8.077 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 8.250 ; 8.142 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 9.358 ; 9.292 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 8.862 ; 8.745 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 6.706 ; 6.683 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 8.031 ; 8.070 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 8.517 ; 8.643 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 9.282 ; 9.219 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 6.435 ; 6.371 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 7.971 ; 7.819 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 8.473 ; 8.339 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 7.906 ; 7.822 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 8.614 ; 8.486 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 7.934 ; 7.864 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 9.282 ; 9.219 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 8.231 ; 8.146 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 6.530 ; 6.490 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; rd_data[*]   ; rd_clk     ; 3.688 ; 3.733 ; Rise       ; rd_clk          ;
;  rd_data[0]  ; rd_clk     ; 3.887 ; 3.960 ; Rise       ; rd_clk          ;
;  rd_data[1]  ; rd_clk     ; 4.198 ; 4.286 ; Rise       ; rd_clk          ;
;  rd_data[2]  ; rd_clk     ; 3.844 ; 3.902 ; Rise       ; rd_clk          ;
;  rd_data[3]  ; rd_clk     ; 4.102 ; 4.131 ; Rise       ; rd_clk          ;
;  rd_data[4]  ; rd_clk     ; 4.382 ; 4.452 ; Rise       ; rd_clk          ;
;  rd_data[5]  ; rd_clk     ; 4.017 ; 4.107 ; Rise       ; rd_clk          ;
;  rd_data[6]  ; rd_clk     ; 3.916 ; 3.995 ; Rise       ; rd_clk          ;
;  rd_data[7]  ; rd_clk     ; 4.044 ; 4.072 ; Rise       ; rd_clk          ;
;  rd_data[8]  ; rd_clk     ; 4.151 ; 4.196 ; Rise       ; rd_clk          ;
;  rd_data[9]  ; rd_clk     ; 4.273 ; 4.333 ; Rise       ; rd_clk          ;
;  rd_data[10] ; rd_clk     ; 4.106 ; 4.185 ; Rise       ; rd_clk          ;
;  rd_data[11] ; rd_clk     ; 4.248 ; 4.375 ; Rise       ; rd_clk          ;
;  rd_data[12] ; rd_clk     ; 4.295 ; 4.377 ; Rise       ; rd_clk          ;
;  rd_data[13] ; rd_clk     ; 4.021 ; 4.115 ; Rise       ; rd_clk          ;
;  rd_data[14] ; rd_clk     ; 3.688 ; 3.733 ; Rise       ; rd_clk          ;
;  rd_data[15] ; rd_clk     ; 3.747 ; 3.800 ; Rise       ; rd_clk          ;
; rd_empty     ; rd_clk     ; 4.151 ; 4.092 ; Rise       ; rd_clk          ;
; rd_full      ; rd_clk     ; 4.526 ; 4.415 ; Rise       ; rd_clk          ;
; rd_usedw[*]  ; rd_clk     ; 3.807 ; 3.899 ; Rise       ; rd_clk          ;
;  rd_usedw[0] ; rd_clk     ; 4.115 ; 4.201 ; Rise       ; rd_clk          ;
;  rd_usedw[1] ; rd_clk     ; 4.044 ; 4.120 ; Rise       ; rd_clk          ;
;  rd_usedw[2] ; rd_clk     ; 4.007 ; 4.078 ; Rise       ; rd_clk          ;
;  rd_usedw[3] ; rd_clk     ; 4.136 ; 4.221 ; Rise       ; rd_clk          ;
;  rd_usedw[4] ; rd_clk     ; 4.272 ; 4.361 ; Rise       ; rd_clk          ;
;  rd_usedw[5] ; rd_clk     ; 4.527 ; 4.664 ; Rise       ; rd_clk          ;
;  rd_usedw[6] ; rd_clk     ; 4.104 ; 4.186 ; Rise       ; rd_clk          ;
;  rd_usedw[7] ; rd_clk     ; 3.807 ; 3.899 ; Rise       ; rd_clk          ;
; wr_empty     ; wr_clk     ; 4.066 ; 4.090 ; Rise       ; wr_clk          ;
; wr_full      ; wr_clk     ; 4.585 ; 4.515 ; Rise       ; wr_clk          ;
; wr_usedw[*]  ; wr_clk     ; 3.645 ; 3.711 ; Rise       ; wr_clk          ;
;  wr_usedw[0] ; wr_clk     ; 3.645 ; 3.711 ; Rise       ; wr_clk          ;
;  wr_usedw[1] ; wr_clk     ; 4.213 ; 4.295 ; Rise       ; wr_clk          ;
;  wr_usedw[2] ; wr_clk     ; 4.264 ; 4.340 ; Rise       ; wr_clk          ;
;  wr_usedw[3] ; wr_clk     ; 3.898 ; 3.942 ; Rise       ; wr_clk          ;
;  wr_usedw[4] ; wr_clk     ; 4.149 ; 4.223 ; Rise       ; wr_clk          ;
;  wr_usedw[5] ; wr_clk     ; 3.816 ; 3.861 ; Rise       ; wr_clk          ;
;  wr_usedw[6] ; wr_clk     ; 4.669 ; 4.743 ; Rise       ; wr_clk          ;
;  wr_usedw[7] ; wr_clk     ; 3.872 ; 3.916 ; Rise       ; wr_clk          ;
;  wr_usedw[8] ; wr_clk     ; 3.742 ; 3.765 ; Rise       ; wr_clk          ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; wr_full       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_empty      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wr_usedw[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_full       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_empty      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_usedw[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rd_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; wr_clk         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_req         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_clk         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_req         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_data[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wr_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; wr_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; wr_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rd_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rd_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wr_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; wr_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; wr_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rd_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rd_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wr_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; wr_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; wr_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; wr_usedw[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rd_full       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_empty      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_usedw[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rd_usedw[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rd_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rd_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rd_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rd_clk     ; rd_clk   ; 755      ; 0        ; 0        ; 0        ;
; wr_clk     ; rd_clk   ; 8        ; 0        ; 0        ; 0        ;
; rd_clk     ; wr_clk   ; 8        ; 0        ; 0        ; 0        ;
; wr_clk     ; wr_clk   ; 586      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; rd_clk     ; rd_clk   ; 755      ; 0        ; 0        ; 0        ;
; wr_clk     ; rd_clk   ; 8        ; 0        ; 0        ; 0        ;
; rd_clk     ; wr_clk   ; 8        ; 0        ; 0        ; 0        ;
; wr_clk     ; wr_clk   ; 586      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jul 02 15:11:45 2022
Info: Command: quartus_sta fifo -c fifo
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5nl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_7v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_6v8:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fifo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name wr_clk wr_clk
    Info (332105): create_clock -period 1.000 -name rd_clk rd_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.238             -89.706 rd_clk 
    Info (332119):    -2.157             -64.831 wr_clk 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 rd_clk 
    Info (332119):     0.356               0.000 wr_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -89.958 rd_clk 
    Info (332119):    -3.000             -70.522 wr_clk 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.910
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.910             -74.915 rd_clk 
    Info (332119):    -1.852             -53.269 wr_clk 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 rd_clk 
    Info (332119):     0.310               0.000 wr_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -89.958 rd_clk 
    Info (332119):    -3.000             -70.522 wr_clk 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.793             -26.842 rd_clk 
    Info (332119):    -0.749             -17.737 wr_clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 rd_clk 
    Info (332119):     0.186               0.000 wr_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -73.060 rd_clk 
    Info (332119):    -3.000             -68.907 wr_clk 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4681 megabytes
    Info: Processing ended: Sat Jul 02 15:11:48 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


