

================================================================
== Vivado HLS Report for 'kernel_wrapper'
================================================================
* Date:           Sat Jun 27 18:14:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj
* Solution:       sol
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12307|    12307| 0.123 ms | 0.123 ms |  12307|  12307|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.m00_axi_input_buffer.in_data       |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- Loop 2                                    |     4096|     4096|         2|          1|          1|  4096|    yes   |
        |- memcpy.in_data.m00_axi_output_buffer.gep  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     158|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      -|     688|     876|    -|
|Memory           |       30|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     255|    -|
|Register         |        -|      -|     238|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|      0|     926|    1289|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |kernel_wrapper_control_s_axi_U  |kernel_wrapper_control_s_axi  |        0|      0|  176|  296|    0|
    |kernel_wrapper_m00_axi_m_axi_U  |kernel_wrapper_m00_axi_m_axi  |        2|      0|  512|  580|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        2|      0|  688|  876|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |m00_axi_input_buffer_U   |kernel_wrapper_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    |m00_axi_output_buffer_U  |kernel_wrapper_m00_axi_input_buffer  |       15|  0|   0|    0|  8192|   32|     1|       262144|
    +-------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                     |       30|  0|   0|    0| 16384|   64|     2|       524288|
    +-------------------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln50_fu_228_p2                 |     +    |      0|  0|  20|          13|           1|
    |add_ln58_fu_269_p2                 |     +    |      0|  0|  20|          13|           1|
    |i_fu_245_p2                        |     +    |      0|  0|  20|          13|           1|
    |m00_axi_output_buffer_d0           |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln50_fu_222_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln53_fu_239_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln58_fu_263_p2                |   icmp   |      0|  0|  13|          13|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 158|         123|          59|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  93|         19|    1|         19|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_phi_ln50_phi_fu_172_p4  |   9|          2|   13|         26|
    |i_0_reg_180                        |   9|          2|   13|         26|
    |m00_axi_blk_n_AR                   |   9|          2|    1|          2|
    |m00_axi_blk_n_AW                   |   9|          2|    1|          2|
    |m00_axi_blk_n_B                    |   9|          2|    1|          2|
    |m00_axi_blk_n_R                    |   9|          2|    1|          2|
    |m00_axi_blk_n_W                    |   9|          2|    1|          2|
    |m00_axi_input_buffer_address0      |  15|          3|   13|         39|
    |m00_axi_output_buffer_address0     |  15|          3|   13|         39|
    |phi_ln50_reg_168                   |   9|          2|   13|         26|
    |phi_ln58_reg_191                   |   9|          2|   13|         26|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 255|         54|   89|        222|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln50_reg_291                    |  13|   0|   13|          0|
    |ap_CS_fsm                           |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |   1|   0|    1|          0|
    |ap_rst_n_inv                        |   1|   0|    1|          0|
    |ap_rst_reg_1                        |   1|   0|    1|          0|
    |ap_rst_reg_2                        |   1|   0|    1|          0|
    |i_0_reg_180                         |  13|   0|   13|          0|
    |icmp_ln50_reg_287                   |   1|   0|    1|          0|
    |icmp_ln50_reg_287_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln53_reg_301                   |   1|   0|    1|          0|
    |icmp_ln58_reg_320                   |   1|   0|    1|          0|
    |icmp_ln58_reg_320_pp2_iter1_reg     |   1|   0|    1|          0|
    |m00_axi_addr_read_reg_296           |  32|   0|   32|          0|
    |m00_axi_addr_reg_280                |  62|   0|   64|          2|
    |m00_axi_output_buffer_load_reg_334  |  32|   0|   32|          0|
    |phi_ln50_reg_168                    |  13|   0|   13|          0|
    |phi_ln50_reg_168_pp0_iter1_reg      |  13|   0|   13|          0|
    |phi_ln58_reg_191                    |  13|   0|   13|          0|
    |zext_ln54_reg_310                   |  13|   0|   64|         51|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 238|   0|  291|         53|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID   |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_AWREADY   | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_AWADDR    |  in |    6|    s_axi   |     control    |    scalar    |
|s_axi_control_WVALID    |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_WREADY    | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_WDATA     |  in |   32|    s_axi   |     control    |    scalar    |
|s_axi_control_WSTRB     |  in |    4|    s_axi   |     control    |    scalar    |
|s_axi_control_ARVALID   |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_ARREADY   | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_ARADDR    |  in |    6|    s_axi   |     control    |    scalar    |
|s_axi_control_RVALID    | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_RREADY    |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_RDATA     | out |   32|    s_axi   |     control    |    scalar    |
|s_axi_control_RRESP     | out |    2|    s_axi   |     control    |    scalar    |
|s_axi_control_BVALID    | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_BREADY    |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_BRESP     | out |    2|    s_axi   |     control    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | kernel_wrapper | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | kernel_wrapper | return value |
|interrupt               | out |    1| ap_ctrl_hs | kernel_wrapper | return value |
|m_axi_m00_axi_AWVALID   | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWREADY   |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWADDR    | out |   64|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWID      | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWLEN     | out |    8|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWSIZE    | out |    3|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWBURST   | out |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWLOCK    | out |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWCACHE   | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWPROT    | out |    3|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWQOS     | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWREGION  | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_AWUSER    | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WVALID    | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WREADY    |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WDATA     | out |   32|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WSTRB     | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WLAST     | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WID       | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_WUSER     | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARVALID   | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARREADY   |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARADDR    | out |   64|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARID      | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARLEN     | out |    8|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARSIZE    | out |    3|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARBURST   | out |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARLOCK    | out |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARCACHE   | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARPROT    | out |    3|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARQOS     | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARREGION  | out |    4|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_ARUSER    | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RVALID    |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RREADY    | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RDATA     |  in |   32|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RLAST     |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RID       |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RUSER     |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_RRESP     |  in |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_BVALID    |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_BREADY    | out |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_BRESP     |  in |    2|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_BID       |  in |    1|    m_axi   |     m00_axi    |    pointer   |
|m_axi_m00_axi_BUSER     |  in |    1|    m_axi   |     m00_axi    |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

