// Automatically generated by PRGA's blackbox library generator
{% macro memport(portsuffix, addr_width) -%}
    , input wire [{{ addr_width - 1 }}:0] addr{{ portsuffix }}
    , input wire [0:0] data{{ portsuffix }}
    , input wire [0:0] we{{ portsuffix }}
    , output reg [0:0] out{{ portsuffix }}
{%- endmacro -%}
{%- set dualport = "addr1" in module.ports %}
module {{ module.name }} (
    input wire [0:0] clk
    {% if dualport -%}
        {{ memport('1', module.ports.addr1|length) }}
        {{ memport('2', module.ports.addr2|length) }}
    {%- else -%}
        {{ memport('', module.ports.addr|length) }}
    {%- endif %}
    );
endmodule

