#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan 24 14:52:21 2023
# Process ID: 24852
# Current directory: D:/Laboratory/verilog_learn/sim_124/vivado_prj_124/at7/at7.runs/synth_1
# Command line: vivado.exe -log vlg_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vlg_design.tcl
# Log file: D:/Laboratory/verilog_learn/sim_124/vivado_prj_124/at7/at7.runs/synth_1/vlg_design.vds
# Journal file: D:/Laboratory/verilog_learn/sim_124/vivado_prj_124/at7/at7.runs/synth_1\vivado.jou
# Running On: AiSiJi, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17023 MB
#-----------------------------------------------------------
source vlg_design.tcl -notrace
