// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

// this sequence has the tasks that combine basic tasks
// from base_vseq into more elaborate actions
// such as build a full spi transaction (which is consist of cmd/addr/dummy/data segments
// or transmit a transaction which is setting up the dut, program fifo and enable transmit
// for each individual segment.
//
// these task can be easily leveraged to build more complex sequences
//

class spi_host_tx_rx_vseq extends spi_host_base_vseq;
  `uvm_object_utils(spi_host_tx_rx_vseq)
  `uvm_object_new

  // This lock can be used to control access the the DUT TL-interface between testbench tasks.
  semaphore spi_host_atomic = new(1);

  virtual task start_spi_host_trans(int num_transactions, bit wait_ready = 1'b1);
    spi_host_status_t status;
    program_spi_host_regs();
    if (wait_ready) wait_ready_for_command();
    csr_rd(.ptr(ral.status), .value(status));

    for (int n = 0; n < num_transactions; n++) begin
      generate_transaction();
      send_trans(transaction, wait_ready);
      if (wait_ready) wait_ready_for_command();
    end
  endtask

  // Read CSR.RXFIFO until spi_host is inactive and the fifo is empty.
  // Wait until the TL-bus is inactive, then read status/intr_state for scb checking.
  virtual task read_rx_fifo();
    bit [7:0] read_q[$];
    spi_host_status_t status;

    // Wait until not-empty before entering the forever loop.
    csr_spinwait(.ptr(ral.status.rxempty), .exp_data(1'b0), .backdoor(1));
    forever begin : read_rxfifo_until_empty_and_inactive
      do begin
        // Add some delay here so other tb tasks can use the bus while we spin.
        #($urandom_range(500, 1000) * 1ns)
        csr_rd(.ptr(ral.status), .value(status));
        for (int i = 0; i < status.rx_qd; i++) begin
          access_data_fifo(read_q, RxFifo);
        end
      end while (status.rx_qd > 0);
      if (!status.active && status.rxempty && (status.rx_qd == 0)) begin
        break;
      end
    end : read_rxfifo_until_empty_and_inactive

    // Wait for all accesses to complete
    wait_no_outstanding_access();

    // Read out status/intr_state CSRs (ignore the data)
    // This lets the scoreboard check the values.
    check_status_and_clear_intrs();

  endtask

  // Generate the TL-writes needed for the DUT to send all segments of a "spi_transaction_item" transaction.
  virtual task send_trans(spi_transaction_item trans, bit wait_ready = 1'b1);
    spi_segment_item segment = new();
    while (trans.segments.size() > 0) begin
      if (wait_ready) wait_ready_for_command();
      // lock fifo to this seq
      spi_host_atomic.get(1);
      segment = trans.segments.pop_back();
      // Populate TXIFIO with write-data (if required)
      if (segment.command_reg.direction != RxOnly) begin
        access_data_fifo(segment.spi_data, TxFifo);
      end
      // As soon as the COMMAND reg is populated, the DUT will begin the transaction.
      program_command_reg(segment.command_reg);
      spi_host_atomic.put(1);
    end
  endtask : send_trans

  // Write dummy-data into TxFifo.
  virtual task txfifo_fill();
    spi_segment_item segment = new();
    spi_host_atomic.get(1);
    access_data_fifo(segment.spi_data, TxFifo);
    spi_host_atomic.put(1);
  endtask : txfifo_fill

  virtual task generate_transaction();
    transaction_init();
    `DV_CHECK_RANDOMIZE_FATAL(transaction)
  endtask

  task check_event(uvm_reg_field fld, bit intr_value, bit state_value);
    spi_host_intr_state_t intr_state;
    uvm_reg_field enable_fld;
    if (fld == ral.status.active) begin
      enable_fld = ral.event_enable.get_field_by_name("idle");
    end
    else begin
      enable_fld = ral.event_enable.get_field_by_name(fld.get_name);
    end
    csr_rd_check(.ptr(fld), .compare_value(state_value));
    if ((enable_fld != null) && enable_fld.get()) begin
      bit enable = `gmv(enable_fld);
      check_interrupts(1 << intr_state.spi_event, intr_value & enable);
    end else begin
      check_interrupts(1 << intr_state.spi_event, 0);
    end
  endtask

  task check_error(uvm_reg_field fld, bit value);
    spi_host_intr_state_t intr_state;
    uvm_reg_field enable_fld = ral.error_enable.get_field_by_name(fld.get_name);
    csr_rd_check(.ptr(fld), .compare_value(value));
      if ((enable_fld != null) && enable_fld.get()) begin
        bit enable = `gmv(enable_fld);
        `DV_CHECK(ral.intr_enable.predict(.value(intr_enable.error), .kind(UVM_PREDICT_DIRECT)))
        check_interrupts(1 << intr_state.error, value & enable);
      end else begin
        check_interrupts(1 << intr_state.error, 0);
      end
  endtask
endclass : spi_host_tx_rx_vseq
