<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml tcu_top.twx tcu_top.ncd -o tcu_top.twr tcu_top.pcf

</twCmdLine><twDesign>tcu_top.ncd</twDesign><twDesignPath>tcu_top.ncd</twDesignPath><twPCF>tcu_top.pcf</twPCF><twPcfPath>tcu_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="Inst_clk_wiz_v3_6/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="Inst_clk_wiz_v3_6/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" logResource="Inst_clk_wiz_v3_6/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="Inst_clk_wiz_v3_6/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout3_0&quot;         TS_sys_clk / 0.04 HIGH 50%;</twConstName><twItemCnt>1585</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>70</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.964</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_4MHz_24 (SLICE_X38Y102.A2), 32 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.036</twSlack><twSrc BELType="FF">count_4MHz_31</twSrc><twDest BELType="FF">count_4MHz_24</twDest><twTotPathDel>3.787</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_31</twSrc><twDest BELType='FF'>count_4MHz_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_24_rstpot</twBEL><twBEL>count_4MHz_24</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>2.591</twRouteDel><twTotDel>3.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.191</twSlack><twSrc BELType="FF">count_4MHz_2</twSrc><twDest BELType="FF">count_4MHz_24</twDest><twTotPathDel>3.625</twTotPathDel><twClkSkew dest = "0.145" src = "0.164">0.019</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_2</twSrc><twDest BELType='FF'>count_4MHz_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_4MHz&lt;5&gt;</twComp><twBEL>count_4MHz_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>count_4MHz&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_24_rstpot</twBEL><twBEL>count_4MHz_24</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>2.412</twRouteDel><twTotDel>3.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.268</twSlack><twSrc BELType="FF">count_4MHz_0</twSrc><twDest BELType="FF">count_4MHz_24</twDest><twTotPathDel>3.546</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_0</twSrc><twDest BELType='FF'>count_4MHz_24</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;1&gt;</twComp><twBEL>count_4MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>count_4MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_24_rstpot</twBEL><twBEL>count_4MHz_24</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>2.296</twRouteDel><twTotDel>3.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_4MHz_30 (SLICE_X41Y103.C2), 32 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.065</twSlack><twSrc BELType="FF">count_4MHz_31</twSrc><twDest BELType="FF">count_4MHz_30</twDest><twTotPathDel>3.770</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_31</twSrc><twDest BELType='FF'>count_4MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_30_rstpot</twBEL><twBEL>count_4MHz_30</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.593</twRouteDel><twTotDel>3.770</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.201</twSlack><twSrc BELType="FF">count_4MHz_2</twSrc><twDest BELType="FF">count_4MHz_30</twDest><twTotPathDel>3.608</twTotPathDel><twClkSkew dest = "0.231" src = "0.257">0.026</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_2</twSrc><twDest BELType='FF'>count_4MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_4MHz&lt;5&gt;</twComp><twBEL>count_4MHz_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>count_4MHz&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_30_rstpot</twBEL><twBEL>count_4MHz_30</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>2.414</twRouteDel><twTotDel>3.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.288</twSlack><twSrc BELType="FF">count_4MHz_0</twSrc><twDest BELType="FF">count_4MHz_30</twDest><twTotPathDel>3.529</twTotPathDel><twClkSkew dest = "0.143" src = "0.161">0.018</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_0</twSrc><twDest BELType='FF'>count_4MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;1&gt;</twComp><twBEL>count_4MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>count_4MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y103.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_30_rstpot</twBEL><twBEL>count_4MHz_30</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>2.298</twRouteDel><twTotDel>3.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_4MHz_26 (SLICE_X38Y102.C4), 32 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.090</twSlack><twSrc BELType="FF">count_4MHz_31</twSrc><twDest BELType="FF">count_4MHz_26</twDest><twTotPathDel>3.733</twTotPathDel><twClkSkew dest = "0.233" src = "0.245">0.012</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_31</twSrc><twDest BELType='FF'>count_4MHz_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_26_rstpot</twBEL><twBEL>count_4MHz_26</twBEL></twPathDel><twLogDel>1.196</twLogDel><twRouteDel>2.537</twRouteDel><twTotDel>3.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.245</twSlack><twSrc BELType="FF">count_4MHz_2</twSrc><twDest BELType="FF">count_4MHz_26</twDest><twTotPathDel>3.571</twTotPathDel><twClkSkew dest = "0.145" src = "0.164">0.019</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_2</twSrc><twDest BELType='FF'>count_4MHz_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X38Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_4MHz&lt;5&gt;</twComp><twBEL>count_4MHz_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y99.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>count_4MHz&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y99.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N9</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>N9</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_26_rstpot</twBEL><twBEL>count_4MHz_26</twBEL></twPathDel><twLogDel>1.213</twLogDel><twRouteDel>2.358</twRouteDel><twTotDel>3.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>246.322</twSlack><twSrc BELType="FF">count_4MHz_0</twSrc><twDest BELType="FF">count_4MHz_26</twDest><twTotPathDel>3.492</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>250.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.321" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.165</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_4MHz_0</twSrc><twDest BELType='FF'>count_4MHz_26</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_4MHz&lt;1&gt;</twComp><twBEL>count_4MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>count_4MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y100.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_4MHz&lt;19&gt;</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.916</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y102.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_26_rstpot</twBEL><twBEL>count_4MHz_26</twBEL></twPathDel><twLogDel>1.250</twLogDel><twRouteDel>2.242</twRouteDel><twTotDel>3.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout3_0&quot;
        TS_sys_clk / 0.04 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_4MHz (SLICE_X41Y102.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.440</twSlack><twSrc BELType="FF">pri_out_4MHz</twSrc><twDest BELType="FF">pri_out_4MHz</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pri_out_4MHz</twSrc><twDest BELType='FF'>pri_out_4MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>pri_out_4MHz</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz_rstpot</twBEL><twBEL>pri_out_4MHz</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.027</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_4MHz (SLICE_X41Y102.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">count_4MHz_31</twSrc><twDest BELType="FF">pri_out_4MHz</twDest><twTotPathDel>0.675</twTotPathDel><twClkSkew dest = "0.034" src = "0.030">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_4MHz_31</twSrc><twDest BELType='FF'>pri_out_4MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz_rstpot</twBEL><twBEL>pri_out_4MHz</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_4MHz (SLICE_X41Y102.A5), 6 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.769</twSlack><twSrc BELType="FF">count_4MHz_27</twSrc><twDest BELType="FF">pri_out_4MHz</twDest><twTotPathDel>0.773</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_4MHz_27</twSrc><twDest BELType='FF'>pri_out_4MHz</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X38Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X38Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp><twBEL>count_4MHz_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>count_4MHz&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz_rstpot</twBEL><twBEL>pri_out_4MHz</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>73.9</twPctLog><twPctRoute>26.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.807</twSlack><twSrc BELType="FF">count_4MHz_28</twSrc><twDest BELType="FF">pri_out_4MHz</twDest><twTotPathDel>0.811</twTotPathDel><twClkSkew dest = "0.034" src = "0.030">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_4MHz_28</twSrc><twDest BELType='FF'>pri_out_4MHz</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>count_4MHz&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz_rstpot</twBEL><twBEL>pri_out_4MHz</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.845</twSlack><twSrc BELType="FF">count_4MHz_29</twSrc><twDest BELType="FF">pri_out_4MHz</twDest><twTotPathDel>0.849</twTotPathDel><twClkSkew dest = "0.034" src = "0.030">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_4MHz_29</twSrc><twDest BELType='FF'>pri_out_4MHz</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>count_4MHz&lt;31&gt;</twComp><twBEL>count_4MHz_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>count_4MHz&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y102.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y102.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.073</twDelInfo><twComp>count_4MHz[31]_GND_5_o_equal_9_o&lt;31&gt;5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_4MHz</twComp><twBEL>pri_out_4MHz_rstpot</twBEL><twBEL>pri_out_4MHz</twBEL></twPathDel><twLogDel>0.569</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="250.000">clk_4MHz</twDestClk><twPctLog>67.0</twPctLog><twPctRoute>33.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout3_0&quot;
        TS_sys_clk / 0.04 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Tbcper_I" slack="248.270" period="250.000" constraintValue="250.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clk_wiz_v3_6/clkout4_buf/I0" logResource="Inst_clk_wiz_v3_6/clkout4_buf/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="Inst_clk_wiz_v3_6/clkout3"/><twPinLimit anchorID="41" type="MINPERIOD" name="Tcp" slack="249.570" period="250.000" constraintValue="250.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_4MHz&lt;5&gt;/CLK" logResource="count_4MHz_2/CK" locationPin="SLICE_X38Y97.CLK" clockNet="clk_4MHz"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tcp" slack="249.570" period="250.000" constraintValue="250.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_4MHz&lt;5&gt;/CLK" logResource="count_4MHz_3/CK" locationPin="SLICE_X38Y97.CLK" clockNet="clk_4MHz"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;         TS_sys_clk HIGH 50%;</twConstName><twItemCnt>1585</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>70</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.050</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_29 (SLICE_X37Y104.B1), 32 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.950</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_29</twDest><twTotPathDel>3.937</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_29_rstpot</twBEL><twBEL>count_100MHz_29</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.689</twRouteDel><twTotDel>3.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.115</twSlack><twSrc BELType="FF">count_100MHz_1</twSrc><twDest BELType="FF">count_100MHz_29</twDest><twTotPathDel>3.772</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1</twSrc><twDest BELType='FF'>count_100MHz_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_29_rstpot</twBEL><twBEL>count_100MHz_29</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.524</twRouteDel><twTotDel>3.772</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.223</twSlack><twSrc BELType="FF">count_100MHz_10</twSrc><twDest BELType="FF">count_100MHz_29</twDest><twTotPathDel>3.664</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_10</twSrc><twDest BELType='FF'>count_100MHz_29</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_100MHz&lt;13&gt;</twComp><twBEL>count_100MHz_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>count_100MHz&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_29_rstpot</twBEL><twBEL>count_100MHz_29</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>2.433</twRouteDel><twTotDel>3.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_31 (SLICE_X37Y104.D3), 32 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.054</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_31</twDest><twTotPathDel>3.833</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_31_rstpot</twBEL><twBEL>count_100MHz_31</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>3.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.219</twSlack><twSrc BELType="FF">count_100MHz_1</twSrc><twDest BELType="FF">count_100MHz_31</twDest><twTotPathDel>3.668</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1</twSrc><twDest BELType='FF'>count_100MHz_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_31_rstpot</twBEL><twBEL>count_100MHz_31</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.420</twRouteDel><twTotDel>3.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.327</twSlack><twSrc BELType="FF">count_100MHz_10</twSrc><twDest BELType="FF">count_100MHz_31</twDest><twTotPathDel>3.560</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_10</twSrc><twDest BELType='FF'>count_100MHz_31</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_100MHz&lt;13&gt;</twComp><twBEL>count_100MHz_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>count_100MHz&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_31_rstpot</twBEL><twBEL>count_100MHz_31</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>2.329</twRouteDel><twTotDel>3.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_30 (SLICE_X37Y104.C3), 32 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.080</twSlack><twSrc BELType="FF">count_100MHz_0</twSrc><twDest BELType="FF">count_100MHz_30</twDest><twTotPathDel>3.807</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_0</twSrc><twDest BELType='FF'>count_100MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>count_100MHz&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_30_rstpot</twBEL><twBEL>count_100MHz_30</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.559</twRouteDel><twTotDel>3.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.245</twSlack><twSrc BELType="FF">count_100MHz_1</twSrc><twDest BELType="FF">count_100MHz_30</twDest><twTotPathDel>3.642</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_1</twSrc><twDest BELType='FF'>count_100MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_30_rstpot</twBEL><twBEL>count_100MHz_30</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>2.394</twRouteDel><twTotDel>3.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.353</twSlack><twSrc BELType="FF">count_100MHz_10</twSrc><twDest BELType="FF">count_100MHz_30</twDest><twTotPathDel>3.534</twTotPathDel><twClkSkew dest = "0.230" src = "0.251">0.021</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.170" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_100MHz_10</twSrc><twDest BELType='FF'>count_100MHz_30</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X39Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_100MHz&lt;13&gt;</twComp><twBEL>count_100MHz_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>count_100MHz&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_100MHz&lt;19&gt;</twComp><twBEL>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y104.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>count_100MHz[31]_GND_5_o_equal_1_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_30_rstpot</twBEL><twBEL>count_100MHz_30</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>2.303</twRouteDel><twTotDel>3.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;
        TS_sys_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_100MHz (SLICE_X34Y103.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">pri_out_100MHz</twSrc><twDest BELType="FF">pri_out_100MHz</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pri_out_100MHz</twSrc><twDest BELType='FF'>pri_out_100MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X34Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>pri_out_100MHz</twComp><twBEL>pri_out_100MHz</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>pri_out_100MHz</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_100MHz</twComp><twBEL>pri_out_100MHz_rstpot</twBEL><twBEL>pri_out_100MHz</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_100MHz (SLICE_X34Y103.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.726</twSlack><twSrc BELType="FF">count_100MHz_31</twSrc><twDest BELType="FF">pri_out_100MHz</twDest><twTotPathDel>0.730</twTotPathDel><twClkSkew dest = "0.064" src = "0.060">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_100MHz_31</twSrc><twDest BELType='FF'>pri_out_100MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X37Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.342</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>pri_out_100MHz</twComp><twBEL>pri_out_100MHz_rstpot</twBEL><twBEL>pri_out_100MHz</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_100MHz_0 (SLICE_X34Y100.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.737</twSlack><twSrc BELType="FF">count_100MHz_31</twSrc><twDest BELType="FF">count_100MHz_0</twDest><twTotPathDel>0.748</twTotPathDel><twClkSkew dest = "0.071" src = "0.060">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_100MHz_31</twSrc><twDest BELType='FF'>count_100MHz_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X37Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp><twBEL>count_100MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.360</twDelInfo><twComp>count_100MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>count_100MHz&lt;1&gt;</twComp><twBEL>count_100MHz_0_rstpot</twBEL><twBEL>count_100MHz_0</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.360</twRouteDel><twTotDel>0.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100MHz</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;
        TS_sys_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clk_wiz_v3_6/clkout2_buf/I0" logResource="Inst_clk_wiz_v3_6/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_clk_wiz_v3_6/clkout1"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_100MHz&lt;1&gt;/CLK" logResource="count_100MHz_0/CK" locationPin="SLICE_X34Y100.CLK" clockNet="clk_100MHz"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_100MHz&lt;1&gt;/CLK" logResource="count_100MHz_1/CK" locationPin="SLICE_X34Y100.CLK" clockNet="clk_100MHz"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;         TS_sys_clk / 0.1 HIGH 50%;</twConstName><twItemCnt>1585</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>70</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.856</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_25 (SLICE_X44Y98.B3), 32 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.144</twSlack><twSrc BELType="FF">count_10MHz_6</twSrc><twDest BELType="FF">count_10MHz_25</twDest><twTotPathDel>3.687</twTotPathDel><twClkSkew dest = "1.010" src = "1.040">0.030</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_6</twSrc><twDest BELType='FF'>count_10MHz_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;9&gt;</twComp><twBEL>count_10MHz_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>count_10MHz&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz&lt;19&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>count_10MHz&lt;27&gt;</twComp><twBEL>count_10MHz_25_rstpot</twBEL><twBEL>count_10MHz_25</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>3.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.169</twSlack><twSrc BELType="FF">count_10MHz_11</twSrc><twDest BELType="FF">count_10MHz_25</twDest><twTotPathDel>3.661</twTotPathDel><twClkSkew dest = "1.010" src = "1.041">0.031</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_11</twSrc><twDest BELType='FF'>count_10MHz_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>count_10MHz&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y96.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz&lt;19&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>count_10MHz&lt;27&gt;</twComp><twBEL>count_10MHz_25_rstpot</twBEL><twBEL>count_10MHz_25</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.263</twSlack><twSrc BELType="FF">count_10MHz_26</twSrc><twDest BELType="FF">count_10MHz_25</twDest><twTotPathDel>3.598</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_26</twSrc><twDest BELType='FF'>count_10MHz_25</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X44Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X44Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>count_10MHz&lt;27&gt;</twComp><twBEL>count_10MHz_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>count_10MHz&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y96.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.675</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz&lt;19&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>count_10MHz&lt;27&gt;</twComp><twBEL>count_10MHz_25_rstpot</twBEL><twBEL>count_10MHz_25</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>2.344</twRouteDel><twTotDel>3.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_11 (SLICE_X43Y95.B3), 32 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.182</twSlack><twSrc BELType="FF">count_10MHz_7</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.666</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_7</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;9&gt;</twComp><twBEL>count_10MHz_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>count_10MHz&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>3.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.235</twSlack><twSrc BELType="FF">count_10MHz_2</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.619</twTotPathDel><twClkSkew dest = "0.154" src = "0.161">0.007</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_2</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;5&gt;</twComp><twBEL>count_10MHz_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>count_10MHz&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.442</twRouteDel><twTotDel>3.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.324</twSlack><twSrc BELType="FF">count_10MHz_8</twSrc><twDest BELType="FF">count_10MHz_11</twDest><twTotPathDel>3.524</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_8</twSrc><twDest BELType='FF'>count_10MHz_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;9&gt;</twComp><twBEL>count_10MHz_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>count_10MHz&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_11_rstpot</twBEL><twBEL>count_10MHz_11</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_10 (SLICE_X43Y95.A3), 32 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.190</twSlack><twSrc BELType="FF">count_10MHz_7</twSrc><twDest BELType="FF">count_10MHz_10</twDest><twTotPathDel>3.658</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_7</twSrc><twDest BELType='FF'>count_10MHz_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;9&gt;</twComp><twBEL>count_10MHz_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>count_10MHz&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_10_rstpot</twBEL><twBEL>count_10MHz_10</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.481</twRouteDel><twTotDel>3.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.243</twSlack><twSrc BELType="FF">count_10MHz_2</twSrc><twDest BELType="FF">count_10MHz_10</twDest><twTotPathDel>3.611</twTotPathDel><twClkSkew dest = "0.154" src = "0.161">0.007</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_2</twSrc><twDest BELType='FF'>count_10MHz_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;5&gt;</twComp><twBEL>count_10MHz_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>count_10MHz&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_10_rstpot</twBEL><twBEL>count_10MHz_10</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.611</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>96.332</twSlack><twSrc BELType="FF">count_10MHz_8</twSrc><twDest BELType="FF">count_10MHz_10</twDest><twTotPathDel>3.516</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>count_10MHz_8</twSrc><twDest BELType='FF'>count_10MHz_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X41Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X41Y94.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>count_10MHz&lt;9&gt;</twComp><twBEL>count_10MHz_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y94.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>count_10MHz&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz[31]_GND_5_o_equal_5_o&lt;31&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.809</twDelInfo><twComp>count_10MHz[31]_GND_5_o_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>count_10MHz&lt;13&gt;</twComp><twBEL>count_10MHz_10_rstpot</twBEL><twBEL>count_10MHz_10</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>3.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;
        TS_sys_clk / 0.1 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz (SLICE_X43Y98.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="FF">pri_out_10MHz</twSrc><twDest BELType="FF">pri_out_10MHz</twDest><twTotPathDel>0.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pri_out_10MHz</twSrc><twDest BELType='FF'>pri_out_10MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y98.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y98.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>pri_out_10MHz</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>94.3</twPctLog><twPctRoute>5.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_10MHz_0 (SLICE_X38Y96.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.658</twSlack><twSrc BELType="FF">count_10MHz_31</twSrc><twDest BELType="FF">count_10MHz_0</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "0.076" src = "0.070">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_31</twSrc><twDest BELType='FF'>count_10MHz_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y96.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.276</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>count_10MHz&lt;1&gt;</twComp><twBEL>count_10MHz_0_rstpot</twBEL><twBEL>count_10MHz_0</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>58.4</twPctLog><twPctRoute>41.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pri_out_10MHz (SLICE_X43Y98.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.675</twSlack><twSrc BELType="FF">count_10MHz_31</twSrc><twDest BELType="FF">pri_out_10MHz</twDest><twTotPathDel>0.679</twTotPathDel><twClkSkew dest = "0.042" src = "0.038">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_10MHz_31</twSrc><twDest BELType='FF'>pri_out_10MHz</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twSrcClk><twPathDel><twSite>SLICE_X43Y99.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp><twBEL>count_10MHz_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>count_10MHz&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y98.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>pri_out_10MHz</twComp><twBEL>pri_out_10MHz_rstpot</twBEL><twBEL>pri_out_10MHz</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10MHz</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;
        TS_sys_clk / 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tbcper_I" slack="98.270" period="100.000" constraintValue="100.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_clk_wiz_v3_6/clkout3_buf/I0" logResource="Inst_clk_wiz_v3_6/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_clk_wiz_v3_6/clkout2"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_10MHz&lt;1&gt;/CLK" logResource="count_10MHz_0/CK" locationPin="SLICE_X38Y96.CLK" clockNet="clk_10MHz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="99.570" period="100.000" constraintValue="100.000" deviceLimit="0.430" freqLimit="2325.581" physResource="count_10MHz&lt;1&gt;/CLK" logResource="count_10MHz_1/CK" locationPin="SLICE_X38Y96.CLK" clockNet="clk_10MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="101"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="4.050" errors="0" errorRollup="0" items="0" itemsRollup="4755"/><twConstRollup name="TS_Inst_clk_wiz_v3_6_clkout3_0" fullName="TS_Inst_clk_wiz_v3_6_clkout3_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout3_0&quot;         TS_sys_clk / 0.04 HIGH 50%;" type="child" depth="1" requirement="250.000" prefType="period" actual="3.964" actualRollup="N/A" errors="0" errorRollup="0" items="1585" itemsRollup="0"/><twConstRollup name="TS_Inst_clk_wiz_v3_6_clkout1_0" fullName="TS_Inst_clk_wiz_v3_6_clkout1_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout1_0&quot;         TS_sys_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="4.050" actualRollup="N/A" errors="0" errorRollup="0" items="1585" itemsRollup="0"/><twConstRollup name="TS_Inst_clk_wiz_v3_6_clkout2_0" fullName="TS_Inst_clk_wiz_v3_6_clkout2_0 = PERIOD TIMEGRP &quot;Inst_clk_wiz_v3_6_clkout2_0&quot;         TS_sys_clk / 0.1 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="3.856" actualRollup="N/A" errors="0" errorRollup="0" items="1585" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="102">0</twUnmetConstCnt><twDataSheet anchorID="103" twNameLen="23"><twClk2SUList anchorID="104" twDestWidth="23"><twDest>sys_clk_100MHz_int_n_IN</twDest><twClk2SU><twSrc>sys_clk_100MHz_int_n_IN</twSrc><twRiseRise>4.050</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_100MHz_int_p_IN</twSrc><twRiseRise>4.050</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="105" twDestWidth="23"><twDest>sys_clk_100MHz_int_p_IN</twDest><twClk2SU><twSrc>sys_clk_100MHz_int_n_IN</twSrc><twRiseRise>4.050</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_100MHz_int_p_IN</twSrc><twRiseRise>4.050</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="106"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>4755</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>513</twConnCnt></twConstCov><twStats anchorID="107"><twMinPer>4.050</twMinPer><twFootnote number="1" /><twMaxFreq>246.914</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Feb 22 18:01:08 2018 </twTimestamp></twFoot><twClientInfo anchorID="108"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 565 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
