
;; Function foo (foo, funcdef_no=0, decl_uid=1459, cgraph_uid=0, symbol_order=0)



foo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 64[fr0] 68[fr4] 147[t] 154[fpscr0] 155[fpscr1]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,7u} r15={1d,7u} r64={1d,2u} r68={1d,1u} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,6u} r146={1d} r147={2d,2u} r151={1u} r153={1d,7u} r154={5u} r155={1d} r162={3d,2u} r163={2d,2u} r164={1d,2u} r166={1d,3u} 
;;    total ref usage 78{30d,48u,0e} in 13{13 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d-1(2){ }d-1(3){ }d-1(4){ }d-1(5){ }d-1(6){ }d-1(7){ }d-1(14){ }d-1(15){ }d-1(68){ }d-1(69){ }d-1(70){ }d-1(71){ }d-1(72){ }d-1(73){ }d-1(74){ }d-1(75){ }d-1(145){ }d-1(146){ }d-1(153){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	 151 [] 154 [fpscr0]
;; lr  use 	
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  in  	
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;; live  kill	
;; lr  out 	 4 [r4] 14 [r14] 15 [r15] 68 [fr4] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; live  out 	 4 [r4] 14 [r14] 15 [r15] 68 [fr4] 145 [ap] 153 [sfp]

( 0 )->[2]->( 3 5 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(14){ }u1(15){ }u2(145){ }u3(153){ }}
;; lr  in  	 4 [r4] 14 [r14] 15 [r15] 68 [fr4] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0]
;; lr  use 	 4 [r4] 14 [r14] 15 [r15] 68 [fr4] 145 [ap] 153 [sfp] 154 [fpscr0]
;; lr  def 	 147 [t] 164 166
;; live  in  	 4 [r4] 14 [r14] 15 [r15] 68 [fr4] 145 [ap] 153 [sfp]
;; live  gen 	 147 [t] 164 166
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 164 166
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 164 166

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(14){ }u11(15){ }u12(145){ }u13(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 166
;; lr  def 	 162 163
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 164 166
;; live  gen 	 162 163
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 162 163 164 166

( 3 7 )->[4]->( 7 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(14){ }u17(15){ }u18(145){ }u19(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  def 	 147 [t] 155 [fpscr1] 162 163
;; live  in  	 162 163
;; live  gen 	 147 [t] 162 163
;; live  kill	 155 [fpscr1]
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163

( 4 )->[7]->( 4 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(14){ }u-1(15){ }u-1(145){ }u-1(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	
;; live  in  	 162 163
;; live  gen 	
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163

( 2 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(14){ }u28(15){ }u29(145){ }u30(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 166
;; lr  def 	 162
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 166
;; live  gen 	 162
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 162
;; live  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 162

( 5 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(14){ }u34(15){ }u35(145){ }u36(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 151 [] 153 [sfp] 154 [fpscr0] 162
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162
;; lr  def 	 64 [fr0]
;; live  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 162
;; live  gen 	 64 [fr0]
;; live  kill	
;; lr  out 	 14 [r14] 15 [r15] 64 [fr0] 145 [ap] 151 [] 153 [sfp]
;; live  out 	 14 [r14] 15 [r15] 64 [fr0] 145 [ap] 153 [sfp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u42(14){ }u43(15){ }u44(64){ }u45(151){ }u46(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;; lr  use 	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;; lr  def 	
;; live  in  	 14 [r14] 15 [r15] 64 [fr0] 153 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 7
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)


starting region dump


foo

Dataflow summary:
def_info->table_size = 4, use_info->table_size = 47
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 64[fr0] 68[fr4] 147[t] 154[fpscr0] 155[fpscr1]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,7u} r15={1d,7u} r64={1d,2u} r68={1d,1u} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,6u} r146={1d} r147={2d,2u} r151={1u} r153={1d,7u} r154={5u} r155={1d} r162={3d,2u} r163={2d,2u} r164={1d,2u} r166={1d,3u} 
;;    total ref usage 78{30d,48u,0e} in 13{13 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	147[0,0] 155[1,1] 162[2,2] 163[3,3] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(14){ }u17(15){ }u18(145){ }u19(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  def 	 147 [t] 155 [fpscr1] 162 163
;; live  in  	 162 163
;; live  gen 	 147 [t] 162 163
;; live  kill	 155 [fpscr1]
;; rd  in  	(2) 162[2],163[3]
;; rd  gen 	(3) 147[0],162[2],163[3]
;; rd  kill	(4) 147[0],155[1],162[2],163[3]
;;  UD chains for artificial uses at top

(code_label 16 6 13 4 3 "" [0 uses])
(note 13 16 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 14
;;      reg 154 { }
;;      reg 162 { d2(bb 4 insn 14) }
;;      reg 166 { }
(insn 14 13 15 4 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
                (nil)))))
;;   UD chains for insn luid 1 uid 15
;;      reg 163 { d3(bb 4 insn 15) }
(insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
;;   UD chains for insn luid 2 uid 17
;;      reg 163 { d3(bb 4 insn 15) }
;;      reg 164 { }
(insn 17 15 18 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
;;   UD chains for insn luid 3 uid 18
;;      reg 147 { d0(bb 4 insn 17) }
(jump_insn 18 17 40 4 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 40)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163
;; rd  out 	(2) 162[2],163[3]
;;  UD chains for artificial uses at bottom
;;   reg 14 { }
;;   reg 15 { }
;;   reg 145 { }
;;   reg 153 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(14){ }u-1(15){ }u-1(145){ }u-1(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	
;; live  in  	 162 163
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 147[0],162[2],163[3]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 40 18 39 7 5 "" [1 uses])
(note 39 40 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163
;; rd  out 	(2) 162[2],163[3]
;;  UD chains for artificial uses at bottom
;;   reg 14 { }
;;   reg 15 { }
;;   reg 145 { }
;;   reg 153 { }



Analyzing operand (reg/v:SI 163 [ i ]) of insn (insn 17 15 18 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
Analyzing def of (reg/v:SI 163 [ i ]) in insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
Analyzing operand (reg/v:SI 163 [ i ]) of insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
Analyzing (reg/v:SI 163 [ i ]) for bivness.
  (reg/v:SI 163 [ i ]) + (const_int 1 [0x1]) * iteration (in SI)
Analyzing operand (const_int 1 [0x1]) of insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
  invariant (const_int 1 [0x1]) (in VOID)
(reg/v:SI 163 [ i ]) in insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
  is (plus:SI (reg/v:SI 163 [ i ])
    (const_int 1 [0x1])) + (const_int 1 [0x1]) * iteration (in SI)
Analyzing operand (reg:SI 164 [ D.1487 ]) of insn (insn 17 15 18 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
  invariant (reg:SI 164 [ D.1487 ]) (in SI)
;; improved upper bound by one.
;; Determined upper bound -2.
Loop 1 is simple:
  simple exit 4 -> 6
  number of iterations: (plus:SI (not:SI (reg/v:SI 163 [ i ]))
    (reg:SI 164 [ D.1487 ]))
  upper bound: 4294967294
  realistic bound: -1
pr30957-1.c:17:3: note: ;; *** Considering loop 1 at BB 4 for unrolling ***

;; Considering unrolling loop with constant number of iterations
;; Unable to prove that the loop iterates constant times

;; Considering unrolling loop with runtime computable number of iterations
pr30957-1.c:17:3: note: loop unrolled 7 times
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 4, 7
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 2 ( 0.25)
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 3 ( 0.38)


starting region dump


foo

Dataflow summary:
def_info->table_size = 4, use_info->table_size = 47
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 64[fr0] 68[fr4] 147[t] 154[fpscr0] 155[fpscr1]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,7u} r15={1d,7u} r64={1d,2u} r68={1d,1u} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,6u} r146={1d} r147={2d,2u} r151={1u} r153={1d,7u} r154={5u} r155={1d} r162={3d,2u} r163={2d,2u} r164={1d,2u} r166={1d,3u} 
;;    total ref usage 78{30d,48u,0e} in 13{13 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	147[0,0] 155[1,1] 162[2,2] 163[3,3] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(14){ }u17(15){ }u18(145){ }u19(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  def 	 147 [t] 155 [fpscr1] 162 163
;; live  in  	 162 163
;; live  gen 	 147 [t] 162 163
;; live  kill	 155 [fpscr1]
;; rd  in  	(2) 162[2],163[3]
;; rd  gen 	(3) 147[0],162[2],163[3]
;; rd  kill	(4) 147[0],155[1],162[2],163[3]
;;  UD chains for artificial uses at top

(code_label 16 6 13 4 3 "" [0 uses])
(note 13 16 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 14
;;      reg 154 { }
;;      reg 162 { d2(bb 4 insn 14) }
;;      reg 166 { }
(insn 14 13 15 4 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
                (nil)))))
;;   UD chains for insn luid 1 uid 15
;;      reg 163 { d3(bb 4 insn 15) }
(insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
;;   UD chains for insn luid 2 uid 17
;;      reg 163 { d3(bb 4 insn 15) }
;;      reg 164 { }
(insn 17 15 18 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
;;   UD chains for insn luid 3 uid 18
;;      reg 147 { d0(bb 4 insn 17) }
(jump_insn 18 17 40 4 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 40)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 9100 (nil)))
 -> 40)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163
;; rd  out 	(2) 162[2],163[3]
;;  UD chains for artificial uses at bottom
;;   reg 14 { }
;;   reg 15 { }
;;   reg 145 { }
;;   reg 153 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(14){ }u-1(15){ }u-1(145){ }u-1(153){ }}
;; lr  in  	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; lr  use 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;; lr  def 	
;; live  in  	 162 163
;; live  gen 	
;; live  kill	
;; rd  in  	(3) 147[0],162[2],163[3]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 40 18 39 7 5 "" [1 uses])
(note 39 40 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp] 154 [fpscr0] 162 163 164 166
;; live  out 	 162 163
;; rd  out 	(2) 162[2],163[3]
;;  UD chains for artificial uses at bottom
;;   reg 14 { }
;;   reg 15 { }
;;   reg 145 { }
;;   reg 153 { }



changing bb of uid 41
  unscanned insn
Redirecting fallthru edge 4->6 to 8

;; Expanding Accumulator (reg/v:SF 162 [ d ])
Analyzing (reg/v:SI 163 [ i ]) for bivness.
  (reg/v:SI 163 [ i ]) + (const_int 1 [0x1]) * iteration (in SI)
Analyzing def of (reg/v:SI 163 [ i ]) in insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
Analyzing operand (reg/v:SI 163 [ i ]) of insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
Analyzing (reg/v:SI 163 [ i ]) for bivness.
  already analysed.
Analyzing operand (const_int 1 [0x1]) of insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
  invariant (const_int 1 [0x1]) (in VOID)
(reg/v:SI 163 [ i ]) in insn (insn 15 14 17 4 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
  is (plus:SI (reg/v:SI 163 [ i ])
    (const_int 1 [0x1])) + (const_int 1 [0x1]) * iteration (in SI)
changing bb of uid 45
  unscanned insn
Redirecting fallthru edge 3->4 to 9
deferring rescan insn with uid = 42.
deferring rescan insn with uid = 43.
deferring rescan insn with uid = 44.
changing bb of uid 51
  unscanned insn
changing bb of uid 47
  unscanned insn
deferring rescan insn with uid = 47.
changing bb of uid 48
  unscanned insn
deferring rescan insn with uid = 48.
changing bb of uid 49
  unscanned insn
deferring rescan insn with uid = 49.
changing bb of uid 50
  unscanned insn
deferring rescan insn with uid = 50.
changing bb of uid 53
  unscanned insn
deferring rescan insn with uid = 50.
Edge 10->7 redirected to 11
Redirecting fallthru edge 11->4 to 10
Redirecting fallthru edge 11->10 to 4
Redirecting fallthru edge 9->4 to 10
changing bb of uid 55
  unscanned insn
Redirecting fallthru edge 11->4 to 12
changing bb of uid 61
  unscanned insn
changing bb of uid 57
  unscanned insn
deferring rescan insn with uid = 57.
changing bb of uid 58
  unscanned insn
deferring rescan insn with uid = 58.
changing bb of uid 59
  unscanned insn
deferring rescan insn with uid = 59.
changing bb of uid 60
  unscanned insn
deferring rescan insn with uid = 60.
changing bb of uid 63
  unscanned insn
deferring rescan insn with uid = 60.
Edge 13->7 redirected to 14
Redirecting fallthru edge 14->4 to 13
Redirecting fallthru edge 14->13 to 4
Redirecting fallthru edge 12->4 to 13
changing bb of uid 65
  unscanned insn
Redirecting fallthru edge 14->4 to 15
changing bb of uid 70
  unscanned insn
Redirecting fallthru edge 11->12 to 16
deferring rescan insn with uid = 67.
deferring rescan insn with uid = 68.
deferring rescan insn with uid = 69.
changing bb of uid 76
  unscanned insn
changing bb of uid 72
  unscanned insn
deferring rescan insn with uid = 72.
changing bb of uid 73
  unscanned insn
deferring rescan insn with uid = 73.
changing bb of uid 74
  unscanned insn
deferring rescan insn with uid = 74.
changing bb of uid 75
  unscanned insn
deferring rescan insn with uid = 75.
changing bb of uid 78
  unscanned insn
deferring rescan insn with uid = 75.
Edge 17->7 redirected to 18
Redirecting fallthru edge 18->4 to 17
Redirecting fallthru edge 18->17 to 4
Redirecting fallthru edge 15->4 to 17
changing bb of uid 80
  unscanned insn
Redirecting fallthru edge 18->4 to 19
changing bb of uid 85
  unscanned insn
Redirecting fallthru edge 11->16 to 20
deferring rescan insn with uid = 82.
deferring rescan insn with uid = 83.
deferring rescan insn with uid = 84.
changing bb of uid 91
  unscanned insn
changing bb of uid 87
  unscanned insn
deferring rescan insn with uid = 87.
changing bb of uid 88
  unscanned insn
deferring rescan insn with uid = 88.
changing bb of uid 89
  unscanned insn
deferring rescan insn with uid = 89.
changing bb of uid 90
  unscanned insn
deferring rescan insn with uid = 90.
changing bb of uid 93
  unscanned insn
deferring rescan insn with uid = 90.
Edge 21->7 redirected to 22
Redirecting fallthru edge 22->4 to 21
Redirecting fallthru edge 22->21 to 4
Redirecting fallthru edge 19->4 to 21
changing bb of uid 95
  unscanned insn
Redirecting fallthru edge 22->4 to 23
changing bb of uid 100
  unscanned insn
Redirecting fallthru edge 11->20 to 24
deferring rescan insn with uid = 97.
deferring rescan insn with uid = 98.
deferring rescan insn with uid = 99.
changing bb of uid 106
  unscanned insn
changing bb of uid 102
  unscanned insn
deferring rescan insn with uid = 102.
changing bb of uid 103
  unscanned insn
deferring rescan insn with uid = 103.
changing bb of uid 104
  unscanned insn
deferring rescan insn with uid = 104.
changing bb of uid 105
  unscanned insn
deferring rescan insn with uid = 105.
changing bb of uid 108
  unscanned insn
deferring rescan insn with uid = 105.
Edge 25->7 redirected to 26
Redirecting fallthru edge 26->4 to 25
Redirecting fallthru edge 26->25 to 4
Redirecting fallthru edge 23->4 to 25
changing bb of uid 110
  unscanned insn
Redirecting fallthru edge 26->4 to 27
changing bb of uid 115
  unscanned insn
Redirecting fallthru edge 11->24 to 28
deferring rescan insn with uid = 112.
deferring rescan insn with uid = 113.
deferring rescan insn with uid = 114.
changing bb of uid 121
  unscanned insn
changing bb of uid 117
  unscanned insn
deferring rescan insn with uid = 117.
changing bb of uid 118
  unscanned insn
deferring rescan insn with uid = 118.
changing bb of uid 119
  unscanned insn
deferring rescan insn with uid = 119.
changing bb of uid 120
  unscanned insn
deferring rescan insn with uid = 120.
changing bb of uid 123
  unscanned insn
deferring rescan insn with uid = 120.
Edge 29->7 redirected to 30
Redirecting fallthru edge 30->4 to 29
Redirecting fallthru edge 30->29 to 4
Redirecting fallthru edge 27->4 to 29
changing bb of uid 125
  unscanned insn
Redirecting fallthru edge 30->4 to 31
changing bb of uid 130
  unscanned insn
Redirecting fallthru edge 11->28 to 32
deferring rescan insn with uid = 127.
deferring rescan insn with uid = 128.
deferring rescan insn with uid = 129.
changing bb of uid 136
  unscanned insn
changing bb of uid 132
  unscanned insn
deferring rescan insn with uid = 132.
changing bb of uid 133
  unscanned insn
deferring rescan insn with uid = 133.
changing bb of uid 134
  unscanned insn
deferring rescan insn with uid = 134.
changing bb of uid 135
  unscanned insn
deferring rescan insn with uid = 135.
changing bb of uid 138
  unscanned insn
deferring rescan insn with uid = 135.
Edge 33->7 redirected to 34
Redirecting fallthru edge 34->4 to 33
Redirecting fallthru edge 34->33 to 4
Redirecting fallthru edge 31->4 to 33
changing bb of uid 140
  unscanned insn
Redirecting fallthru edge 34->4 to 35
changing bb of uid 145
  unscanned insn
Redirecting fallthru edge 11->32 to 36
deferring rescan insn with uid = 142.
deferring rescan insn with uid = 143.
deferring rescan insn with uid = 144.
changing bb of uid 151
  unscanned insn
changing bb of uid 147
  unscanned insn
deferring rescan insn with uid = 147.
changing bb of uid 148
  unscanned insn
deferring rescan insn with uid = 148.
changing bb of uid 149
  unscanned insn
deferring rescan insn with uid = 149.
changing bb of uid 150
  unscanned insn
deferring rescan insn with uid = 150.
changing bb of uid 153
  unscanned insn
deferring rescan insn with uid = 150.
Edge 37->7 redirected to 38
Redirecting fallthru edge 38->4 to 37
Redirecting fallthru edge 38->37 to 4
Redirecting fallthru edge 35->4 to 37
changing bb of uid 155
  unscanned insn
Redirecting fallthru edge 38->4 to 39
changing bb of uid 159
  unscanned insn
Redirecting fallthru edge 11->36 to 40
deferring rescan insn with uid = 157.
deferring rescan insn with uid = 158.
changing bb of uid 165
  unscanned insn
changing bb of uid 161
  unscanned insn
deferring rescan insn with uid = 161.
changing bb of uid 162
  unscanned insn
deferring rescan insn with uid = 162.
changing bb of uid 163
  unscanned insn
deferring rescan insn with uid = 163.
changing bb of uid 164
  unscanned insn
deferring rescan insn with uid = 164.
changing bb of uid 167
  unscanned insn
deferring rescan insn with uid = 164.
Edge 41->7 redirected to 42
Redirecting fallthru edge 42->4 to 41
Redirecting fallthru edge 7->4 to 41
Redirecting fallthru edge 42->41 to 4
changing bb of uid 174
  unscanned insn
changing bb of uid 170
  unscanned insn
deferring rescan insn with uid = 170.
changing bb of uid 171
  unscanned insn
deferring rescan insn with uid = 171.
changing bb of uid 172
  unscanned insn
deferring rescan insn with uid = 172.
changing bb of uid 173
  unscanned insn
deferring rescan insn with uid = 173.
changing bb of uid 176
  unscanned insn
deferring rescan insn with uid = 173.
Edge 43->7 redirected to 44
Redirecting fallthru edge 42->4 to 43
Redirecting fallthru edge 44->41 to 4
changing bb of uid 183
  unscanned insn
changing bb of uid 179
  unscanned insn
deferring rescan insn with uid = 179.
changing bb of uid 180
  unscanned insn
deferring rescan insn with uid = 180.
changing bb of uid 181
  unscanned insn
deferring rescan insn with uid = 181.
changing bb of uid 182
  unscanned insn
deferring rescan insn with uid = 182.
changing bb of uid 185
  unscanned insn
deferring rescan insn with uid = 182.
Edge 45->7 redirected to 46
Redirecting fallthru edge 44->4 to 45
Redirecting fallthru edge 46->41 to 4
changing bb of uid 192
  unscanned insn
changing bb of uid 188
  unscanned insn
deferring rescan insn with uid = 188.
changing bb of uid 189
  unscanned insn
deferring rescan insn with uid = 189.
changing bb of uid 190
  unscanned insn
deferring rescan insn with uid = 190.
changing bb of uid 191
  unscanned insn
deferring rescan insn with uid = 191.
changing bb of uid 194
  unscanned insn
deferring rescan insn with uid = 191.
Edge 47->7 redirected to 48
Redirecting fallthru edge 46->4 to 47
Redirecting fallthru edge 48->41 to 4
changing bb of uid 201
  unscanned insn
changing bb of uid 197
  unscanned insn
deferring rescan insn with uid = 197.
changing bb of uid 198
  unscanned insn
deferring rescan insn with uid = 198.
changing bb of uid 199
  unscanned insn
deferring rescan insn with uid = 199.
changing bb of uid 200
  unscanned insn
deferring rescan insn with uid = 200.
changing bb of uid 203
  unscanned insn
deferring rescan insn with uid = 200.
Edge 49->7 redirected to 50
Redirecting fallthru edge 48->4 to 49
Redirecting fallthru edge 50->41 to 4
changing bb of uid 210
  unscanned insn
changing bb of uid 206
  unscanned insn
deferring rescan insn with uid = 206.
changing bb of uid 207
  unscanned insn
deferring rescan insn with uid = 207.
changing bb of uid 208
  unscanned insn
deferring rescan insn with uid = 208.
changing bb of uid 209
  unscanned insn
deferring rescan insn with uid = 209.
changing bb of uid 212
  unscanned insn
deferring rescan insn with uid = 209.
Edge 51->7 redirected to 52
Redirecting fallthru edge 50->4 to 51
Redirecting fallthru edge 52->41 to 4
changing bb of uid 219
  unscanned insn
changing bb of uid 215
  unscanned insn
deferring rescan insn with uid = 215.
changing bb of uid 216
  unscanned insn
deferring rescan insn with uid = 216.
changing bb of uid 217
  unscanned insn
deferring rescan insn with uid = 217.
changing bb of uid 218
  unscanned insn
deferring rescan insn with uid = 218.
changing bb of uid 221
  unscanned insn
deferring rescan insn with uid = 218.
Edge 53->7 redirected to 54
Redirecting fallthru edge 52->4 to 53
Redirecting fallthru edge 54->41 to 4
deferring rescan insn with uid = 161.
deferring rescan insn with uid = 162.
deferring rescan insn with uid = 171.
deferring rescan insn with uid = 179.
deferring rescan insn with uid = 180.
deferring rescan insn with uid = 189.
deferring rescan insn with uid = 197.
deferring rescan insn with uid = 198.
deferring rescan insn with uid = 207.
deferring rescan insn with uid = 215.
deferring rescan insn with uid = 216.
deferring rescan insn with uid = 229.
deferring rescan insn with uid = 230.
deferring rescan insn with uid = 231.
deferring rescan insn with uid = 15.
changing bb of uid 232
  unscanned insn
Redirecting fallthru edge 13->8 to 55
Removing jump 60.
deferring deletion of insn with uid = 60.
deleting block 55
changing bb of uid 233
  unscanned insn
Redirecting fallthru edge 17->8 to 56
Removing jump 75.
deferring deletion of insn with uid = 75.
deleting block 56
changing bb of uid 234
  unscanned insn
Redirecting fallthru edge 21->8 to 57
Removing jump 90.
deferring deletion of insn with uid = 90.
deleting block 57
changing bb of uid 235
  unscanned insn
Redirecting fallthru edge 25->8 to 58
Removing jump 105.
deferring deletion of insn with uid = 105.
deleting block 58
changing bb of uid 236
  unscanned insn
Redirecting fallthru edge 29->8 to 59
Removing jump 120.
deferring deletion of insn with uid = 120.
deleting block 59
changing bb of uid 237
  unscanned insn
Redirecting fallthru edge 33->8 to 60
Removing jump 135.
deferring deletion of insn with uid = 135.
deleting block 60
changing bb of uid 238
  unscanned insn
Redirecting fallthru edge 41->8 to 61
Removing jump 164.
deferring deletion of insn with uid = 164.
deleting block 61
changing bb of uid 239
  unscanned insn
Redirecting fallthru edge 43->8 to 62
Removing jump 173.
deferring deletion of insn with uid = 173.
deleting block 62
changing bb of uid 240
  unscanned insn
Redirecting fallthru edge 45->8 to 63
Removing jump 182.
deferring deletion of insn with uid = 182.
deleting block 63
changing bb of uid 241
  unscanned insn
Redirecting fallthru edge 47->8 to 64
Removing jump 191.
deferring deletion of insn with uid = 191.
deleting block 64
changing bb of uid 242
  unscanned insn
Redirecting fallthru edge 49->8 to 65
Removing jump 200.
deferring deletion of insn with uid = 200.
deleting block 65
changing bb of uid 243
  unscanned insn
Redirecting fallthru edge 51->8 to 66
Removing jump 209.
deferring deletion of insn with uid = 209.
deleting block 66
changing bb of uid 244
  unscanned insn
Redirecting fallthru edge 4->8 to 67
Removing jump 18.
deferring deletion of insn with uid = 18.
deleting block 67
;; Unrolled loop 7 times, counting # of iterations in runtime, 26 insns
starting the processing of deferred insns
rescanning insn with uid = 15.
rescanning insn with uid = 42.
rescanning insn with uid = 43.
rescanning insn with uid = 44.
rescanning insn with uid = 47.
rescanning insn with uid = 48.
rescanning insn with uid = 49.
rescanning insn with uid = 50.
rescanning insn with uid = 57.
rescanning insn with uid = 58.
rescanning insn with uid = 59.
rescanning insn with uid = 67.
rescanning insn with uid = 68.
rescanning insn with uid = 69.
rescanning insn with uid = 72.
rescanning insn with uid = 73.
rescanning insn with uid = 74.
rescanning insn with uid = 82.
rescanning insn with uid = 83.
rescanning insn with uid = 84.
rescanning insn with uid = 87.
rescanning insn with uid = 88.
rescanning insn with uid = 89.
rescanning insn with uid = 97.
rescanning insn with uid = 98.
rescanning insn with uid = 99.
rescanning insn with uid = 102.
rescanning insn with uid = 103.
rescanning insn with uid = 104.
rescanning insn with uid = 112.
rescanning insn with uid = 113.
rescanning insn with uid = 114.
rescanning insn with uid = 117.
rescanning insn with uid = 118.
rescanning insn with uid = 119.
rescanning insn with uid = 127.
rescanning insn with uid = 128.
rescanning insn with uid = 129.
rescanning insn with uid = 132.
rescanning insn with uid = 133.
rescanning insn with uid = 134.
rescanning insn with uid = 142.
rescanning insn with uid = 143.
rescanning insn with uid = 144.
rescanning insn with uid = 147.
rescanning insn with uid = 148.
rescanning insn with uid = 149.
rescanning insn with uid = 150.
rescanning insn with uid = 157.
rescanning insn with uid = 158.
rescanning insn with uid = 161.
rescanning insn with uid = 162.
rescanning insn with uid = 163.
rescanning insn with uid = 170.
rescanning insn with uid = 171.
rescanning insn with uid = 172.
rescanning insn with uid = 179.
rescanning insn with uid = 180.
rescanning insn with uid = 181.
rescanning insn with uid = 188.
rescanning insn with uid = 189.
rescanning insn with uid = 190.
rescanning insn with uid = 197.
rescanning insn with uid = 198.
rescanning insn with uid = 199.
rescanning insn with uid = 206.
rescanning insn with uid = 207.
rescanning insn with uid = 208.
rescanning insn with uid = 215.
rescanning insn with uid = 216.
rescanning insn with uid = 217.
rescanning insn with uid = 218.
rescanning insn with uid = 229.
rescanning insn with uid = 230.
rescanning insn with uid = 231.
ending the processing of deferred insns


foo

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 14 [r14] 15 [r15] 64 [fr0] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 64[fr0] 68[fr4] 147[t] 154[fpscr0] 155[fpscr1]
;;  ref usage 	r2={1d} r3={1d} r4={1d,1u} r5={1d} r6={1d} r7={1d} r14={1d,54u} r15={1d,54u} r64={1d,2u} r68={1d,1u} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r145={1d,53u} r146={1d} r147={24d,11u} r151={1u} r153={1d,54u} r154={22u} r155={17d} r162={15d,14u} r163={17d,26u} r164={1d,18u} r166={1d,18u} r169={1d,1u} r170={1d,1u} r171={1d,7u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,8u} r179={5d,5u} 
;;    total ref usage 467{110d,357u,0e} in 86{86 regular + 0 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (parallel [
            (set (reg/v:SF 166 [ d ])
                (reg:SF 68 fr4 [ d ]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:13 293 {movsf_ie}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (expr_list:REG_DEAD (reg:SF 68 fr4 [ d ])
            (nil))))
(insn 3 2 4 2 (set (reg:SI 164 [ D.1487 ])
        (reg:SI 4 r4 [ n ])) pr30957-1.c:13 255 {movsi_ie}
     (expr_list:REG_DEAD (reg:SI 4 r4 [ n ])
        (nil)))
(note 4 3 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 4 12 2 (set (reg:SI 147 t)
        (eq:SI (reg:SI 164 [ D.1487 ])
            (const_int 0 [0]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (nil))
(jump_insn 12 11 28 2 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 33)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 900 (nil)))
 -> 33)
(note 28 12 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 28 6 3 (parallel [
            (set (reg/v:SF 162 [ d ])
                (reg/v:SF 166 [ d ]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 293 {movsf_ie}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (nil)))
(insn 6 5 229 3 (set (reg/v:SI 163 [ i ])
        (const_int 0 [0])) pr30957-1.c:17 255 {movsi_ie}
     (nil))
(insn 229 6 45 3 (parallel [
            (set (reg:SF 179)
                (const_double:SF 0.0 [0x0.0p+0]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 -1
     (nil))
(note 45 229 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 42 45 43 9 (set (reg:SI 170)
        (not:SI (reg/v:SI 163 [ i ]))) -1
     (nil))
(insn 43 42 44 9 (set (reg:SI 169)
        (plus:SI (reg:SI 170)
            (reg:SI 164 [ D.1487 ]))) -1
     (nil))
(insn 44 43 16 9 (set (reg:SI 171)
        (and:SI (reg:SI 169)
            (const_int 7 [0x7]))) -1
     (nil))
(code_label 16 44 13 4 3 "" [0 uses])
(note 13 16 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 231 4 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
                (nil)))))
(insn 231 14 15 4 (set (reg:SI 178)
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 -1
     (nil))
(insn 15 231 17 4 (set (reg/v:SI 163 [ i ])
        (reg:SI 178)) pr30957-1.c:17 255 {movsi_ie}
     (nil))
(insn 17 15 41 4 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(note 41 17 230 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 230 41 40 8 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg:SF 179)))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) -1
     (nil))
(code_label 40 230 39 7 5 "" [0 uses])
(note 39 40 33 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(code_label 33 39 32 5 4 "" [1 uses])
(note 32 33 7 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 7 32 19 5 (parallel [
            (set (reg/v:SF 162 [ d ])
                (reg/v:SF 166 [ d ]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:15 293 {movsf_ie}
     (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (nil))))
(code_label 19 7 20 6 2 "" [0 uses])
(note 20 19 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 25 20 26 6 (parallel [
            (set (reg/i:SF 64 fr0)
                (reg/v:SF 162 [ d ]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:21 293 {movsf_ie}
     (expr_list:REG_DEAD (reg/v:SF 162 [ d ])
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (nil))))
(insn 26 25 51 6 (use (reg/i:SF 64 fr0)) pr30957-1.c:21 -1
     (nil))
(note 51 26 47 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 47 51 48 10 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 48 47 49 10 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 49 48 50 10 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(jump_insn 50 49 54 10 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:SI 147 t)
            (nil)))
 -> 54)
(code_label 54 50 53 11 6 "" [1 uses])
(note 53 54 159 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 159 53 157 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 157 159 158 40 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (const_int 0 [0]))) -1
     (nil))
(jump_insn 158 157 145 40 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) -1
     (int_list:REG_BR_PROB 1250 (nil))
 -> 156)
(note 145 158 142 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 142 145 143 36 (set (reg:SI 177)
        (const_int 1 [0x1])) -1
     (nil))
(insn 143 142 144 36 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 177))) -1
     (nil))
(jump_insn 144 143 130 36 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 141)
            (pc))) -1
     (int_list:REG_BR_PROB 1428 (nil))
 -> 141)
(note 130 144 127 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 127 130 128 32 (set (reg:SI 176)
        (const_int 2 [0x2])) -1
     (nil))
(insn 128 127 129 32 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 176))) -1
     (nil))
(jump_insn 129 128 115 32 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 126)
            (pc))) -1
     (int_list:REG_BR_PROB 1666 (nil))
 -> 126)
(note 115 129 112 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 112 115 113 28 (set (reg:SI 175)
        (const_int 3 [0x3])) -1
     (nil))
(insn 113 112 114 28 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 175))) -1
     (nil))
(jump_insn 114 113 100 28 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 111)
            (pc))) -1
     (int_list:REG_BR_PROB 2000 (nil))
 -> 111)
(note 100 114 97 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 97 100 98 24 (set (reg:SI 174)
        (const_int 4 [0x4])) -1
     (nil))
(insn 98 97 99 24 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 174))) -1
     (nil))
(jump_insn 99 98 85 24 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) -1
     (int_list:REG_BR_PROB 2500 (nil))
 -> 96)
(note 85 99 82 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 82 85 83 20 (set (reg:SI 173)
        (const_int 5 [0x5])) -1
     (nil))
(insn 83 82 84 20 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 173))) -1
     (nil))
(jump_insn 84 83 70 20 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) -1
     (int_list:REG_BR_PROB 3333 (nil))
 -> 81)
(note 70 84 67 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 67 70 68 16 (set (reg:SI 172)
        (const_int 6 [0x6])) -1
     (nil))
(insn 68 67 69 16 (set (reg:SI 147 t)
        (eq:SI (reg:SI 171)
            (reg:SI 172))) -1
     (nil))
(jump_insn 69 68 55 16 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 66)
(note 55 69 61 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(note 61 55 57 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 57 61 58 13 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 58 57 59 13 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 59 58 64 13 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 64 59 63 14 7 "" [0 uses])
(note 63 64 66 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(code_label 66 63 65 15 8 "" [1 uses])
(note 65 66 76 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(note 76 65 72 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 72 76 73 17 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 73 72 74 17 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 74 73 79 17 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 79 74 78 18 9 "" [0 uses])
(note 78 79 81 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(code_label 81 78 80 19 10 "" [1 uses])
(note 80 81 91 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 91 80 87 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 87 91 88 21 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 88 87 89 21 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 89 88 94 21 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 94 89 93 22 11 "" [0 uses])
(note 93 94 96 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(code_label 96 93 95 23 12 "" [1 uses])
(note 95 96 106 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(note 106 95 102 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 102 106 103 25 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 103 102 104 25 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 104 103 109 25 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 109 104 108 26 13 "" [0 uses])
(note 108 109 111 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(code_label 111 108 110 27 14 "" [1 uses])
(note 110 111 121 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(note 121 110 117 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 117 121 118 29 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 118 117 119 29 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 119 118 124 29 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 124 119 123 30 15 "" [0 uses])
(note 123 124 126 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(code_label 126 123 125 31 16 "" [1 uses])
(note 125 126 136 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 136 125 132 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 132 136 133 33 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 133 132 134 33 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 134 133 139 33 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 139 134 138 34 17 "" [0 uses])
(note 138 139 141 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(code_label 141 138 140 35 18 "" [1 uses])
(note 140 141 151 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(note 151 140 147 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 147 151 148 37 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 148 147 149 37 (set (reg/v:SI 163 [ i ])
        (plus:SI (reg/v:SI 163 [ i ])
            (const_int 1 [0x1]))) pr30957-1.c:17 66 {*addsi3}
     (nil))
(insn 149 148 150 37 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(jump_insn 150 149 154 37 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 154)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:SI 147 t)
            (nil)))
 -> 154)
(code_label 154 150 153 38 19 "" [1 uses])
(note 153 154 156 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(code_label 156 153 155 39 20 "" [1 uses])
(note 155 156 165 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(note 165 155 161 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 161 165 162 41 (parallel [
            (set (reg:SF 179)
                (plus:SF (reg:SF 179)
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 162 161 163 41 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 1 [0x1])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 163 162 168 41 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 168 163 167 42 21 "" [0 uses])
(note 167 168 174 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(note 174 167 170 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 170 174 171 43 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 171 170 172 43 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 2 [0x2])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 172 171 177 43 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 177 172 176 44 22 "" [0 uses])
(note 176 177 183 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(note 183 176 179 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 179 183 180 45 (parallel [
            (set (reg:SF 179)
                (plus:SF (reg:SF 179)
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 180 179 181 45 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 3 [0x3])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 181 180 186 45 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 186 181 185 46 23 "" [0 uses])
(note 185 186 192 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(note 192 185 188 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 188 192 189 47 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 189 188 190 47 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 4 [0x4])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 190 189 195 47 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 195 190 194 48 24 "" [0 uses])
(note 194 195 201 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(note 201 194 197 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 197 201 198 49 (parallel [
            (set (reg:SF 179)
                (plus:SF (reg:SF 179)
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 198 197 199 49 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 5 [0x5])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 199 198 204 49 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 204 199 203 50 25 "" [0 uses])
(note 203 204 210 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(note 210 203 206 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 206 210 207 51 (parallel [
            (set (reg/v:SF 162 [ d ])
                (plus:SF (reg/v:SF 162 [ d ])
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 207 206 208 51 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 6 [0x6])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 208 207 213 51 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(code_label 213 208 212 52 26 "" [0 uses])
(note 212 213 219 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 219 212 215 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 215 219 216 53 (parallel [
            (set (reg:SF 179)
                (plus:SF (reg:SF 179)
                    (reg/v:SF 166 [ d ])))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:18 441 {addsf3_i}
     (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg/v:SF 166 [ d ])
                (nil)))))
(insn 216 215 217 53 (parallel [
            (set (reg/v:SI 163 [ i ])
                (plus:SI (reg:SI 178)
                    (const_int 7 [0x7])))
            (clobber (scratch:SI))
        ]) pr30957-1.c:17 64 {addsi3_scr}
     (nil))
(insn 217 216 218 53 (set (reg:SI 147 t)
        (eq:SI (reg/v:SI 163 [ i ])
            (reg:SI 164 [ D.1487 ]))) pr30957-1.c:17 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 164 [ D.1487 ])
        (nil)))
(jump_insn 218 217 222 53 (set (pc)
        (if_then_else (eq (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 222)
            (pc))) pr30957-1.c:17 299 {*cbranch_t}
     (int_list:REG_BR_PROB 9100 (expr_list:REG_DEAD (reg:SI 147 t)
            (nil)))
 -> 222)
(code_label 222 218 221 54 27 "" [1 uses])
(note 221 222 0 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

;; Function main (main, funcdef_no=1, decl_uid=1466, cgraph_uid=1, symbol_order=1) (executed once)



main

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 16 [] 17 [] 18 [] 19 [] 20 [] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 60 [] 61 [] 62 [] 63 [] 64 [fr0] 65 [fr1] 66 [fr2] 67 [fr3] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 80 [] 81 [] 82 [] 83 [] 84 [] 85 [] 86 [] 87 [] 88 [] 89 [] 90 [] 91 [] 92 [] 93 [] 94 [] 95 [] 96 [] 97 [] 98 [] 99 [] 128 [] 129 [] 130 [] 131 [] 132 [] 136 [] 137 [] 138 [] 139 [] 140 [] 141 [] 146 [pr] 147 [t] 148 [mach] 149 [macl] 150 [fpul] 151 [] 152 [rap]
;;  hardware regs used 	 15 [r15] 145 [ap] 153 [sfp]
;;  regular block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  eh block artificial uses 	 14 [r14] 15 [r15] 145 [ap] 153 [sfp]
;;  entry block defs 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 14 [r14] 15 [r15] 68 [fr4] 69 [fr5] 70 [fr6] 71 [fr7] 72 [fr8] 73 [fr9] 74 [fr10] 75 [fr11] 145 [ap] 146 [pr] 153 [sfp]
;;  exit block uses 	 0 [r0] 14 [r14] 15 [r15] 151 [] 153 [sfp]
;;  regs ever live 	 4[r4] 15[r15] 64[fr0] 68[fr4] 146[pr] 147[t] 154[fpscr0] 155[fpscr1]
;;  ref usage 	r0={3d,1u} r1={3d} r2={4d} r3={4d} r4={6d,2u} r5={4d} r6={4d} r7={4d} r14={1d,6u} r15={1d,9u} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d,1u} r65={3d} r66={3d} r67={3d} r68={5d,1u} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r128={3d} r129={3d} r130={3d} r131={3d} r132={3d} r136={3d} r137={3d} r138={3d} r139={3d} r140={3d} r141={3d} r145={1d,5u} r146={4d} r147={5d,2u} r148={3d} r149={3d} r150={3d} r151={3d,1u} r152={3d} r153={1d,6u} r154={9u} r155={1d} r162={1d,1u,1e} r163={2d,1u,1e} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} 
;;    total ref usage 333{280d,51u,2e} in 19{16 regular + 3 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 2 7 2 (set (reg/f:SI 166)
        (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9948 foo>)) pr30957-1.c:31 255 {movsi_ie}
     (nil))
(insn 7 6 8 2 (set (reg:SI 4 r4)
        (const_int 10 [0xa])) pr30957-1.c:31 255 {movsi_ie}
     (nil))
(insn 8 7 9 2 (parallel [
            (set (reg:SF 68 fr4)
                (const_double:SF -0.0 [-0x0.0p+0]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:31 293 {movsf_ie}
     (nil))
(call_insn/u 9 8 10 2 (parallel [
            (set (reg:SF 64 fr0)
                (call (mem:SI (reg/f:SI 166) [0 foo S4 A32])
                    (const_int 0 [0])))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) pr30957-1.c:31 321 {call_valuei}
     (expr_list:REG_DEAD (reg/f:SI 166)
        (expr_list:REG_DEAD (reg:SF 68 fr4)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("foo") [flags 0x3]  <function_decl 0x1426e9948 foo>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list:SF (use (reg:SF 68 fr4))
        (expr_list:SI (use (reg:SI 4 r4))
            (nil))))
(insn 10 9 11 2 (parallel [
            (set (reg:SF 162 [ D.1490 ])
                (reg:SF 64 fr0))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:31 293 {movsf_ie}
     (expr_list:REG_DEAD (reg:SF 64 fr0)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 168)
        (const_int -2147483648 [0xffffffff80000000])) pr30957-1.c:31 255 {movsi_ie}
     (nil))
(insn 12 11 13 2 (set (reg:SI 167)
        (and:SI (subreg:SI (reg:SF 162 [ D.1490 ]) 0)
            (reg:SI 168))) pr30957-1.c:31 118 {*andsi_compact}
     (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_DEAD (reg:SF 162 [ D.1490 ])
            (expr_list:REG_EQUAL (and:SI (subreg:SI (reg:SF 162 [ D.1490 ]) 0)
                    (const_int -2147483648 [0xffffffff80000000]))
                (nil)))))
(insn 13 12 14 2 (parallel [
            (set (reg:SF 163 [ D.1490 ])
                (const_double:SF 1.0e+0 [0x0.8p+1]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:31 293 {movsf_ie}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 147 t)
        (eq:SI (reg:SI 167)
            (const_int 0 [0]))) pr30957-1.c:31 12 {cmpeqsi_t}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(jump_insn 15 14 35 2 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) pr30957-1.c:31 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 17)
(note 35 15 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 16 35 17 3 (parallel [
            (set (reg:SF 163 [ D.1490 ])
                (const_double:SF -1.0e+0 [-0x0.8p+1]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:31 293 {movsf_ie}
     (expr_list:REG_DEAD (reg:SI 154 fpscr0)
        (nil)))
(code_label 17 16 36 4 45 "" [1 uses])
(note 36 17 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 36 19 4 (parallel [
            (set (reg:SF 169)
                (const_double:SF 1.0e+0 [0x0.8p+1]))
            (use (reg:SI 154 fpscr0))
            (clobber (scratch:SI))
        ]) pr30957-1.c:31 293 {movsf_ie}
     (nil))
(insn 19 18 20 4 (parallel [
            (set (reg:SI 147 t)
                (eq:SI (reg:SF 163 [ D.1490 ])
                    (reg:SF 169)))
            (clobber (reg:SI 155 fpscr1))
            (use (reg:SI 154 fpscr0))
        ]) pr30957-1.c:31 459 {cmpeqsf_t}
     (expr_list:REG_DEAD (reg:SF 169)
        (expr_list:REG_DEAD (reg:SF 163 [ D.1490 ])
            (expr_list:REG_DEAD (reg:SI 154 fpscr0)
                (expr_list:REG_UNUSED (reg:SI 155 fpscr1)
                    (expr_list:REG_EQUAL (eq:SI (reg:SF 163 [ D.1490 ])
                            (const_double:SF 1.0e+0 [0x0.8p+1]))
                        (nil)))))))
(jump_insn 20 19 21 4 (set (pc)
        (if_then_else (ne (reg:SI 147 t)
                (const_int 0 [0]))
            (label_ref 25)
            (pc))) pr30957-1.c:31 299 {*cbranch_t}
     (expr_list:REG_DEAD (reg:SI 147 t)
        (int_list:REG_BR_PROB 5000 (nil)))
 -> 25)
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 5 (set (reg/f:SI 170)
        (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)) pr30957-1.c:32 255 {movsi_ie}
     (nil))
(call_insn 23 22 25 5 (parallel [
            (call (mem:SI (reg/f:SI 170) [0 __builtin_abort S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) pr30957-1.c:32 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("abort") [flags 0x41]  <function_decl 0x14269c1b0 abort>)
                (expr_list:REG_NORETURN (const_int 0 [0])
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (nil))
(code_label 25 23 26 6 46 "" [1 uses])
(note 26 25 27 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 6 (set (reg/f:SI 171)
        (symbol_ref:SI ("exit") [flags 0x41]  <function_decl 0x1426a0d80 exit>)) pr30957-1.c:33 255 {movsi_ie}
     (nil))
(insn 28 27 29 6 (set (reg:SI 4 r4)
        (const_int 0 [0])) pr30957-1.c:33 255 {movsi_ie}
     (nil))
(call_insn 29 28 0 6 (parallel [
            (call (mem:SI (reg/f:SI 171) [0 __builtin_exit S4 A32])
                (const_int 0 [0]))
            (use (reg:SI 154 fpscr0))
            (clobber (reg:SI 146 pr))
        ]) pr30957-1.c:33 314 {calli}
     (expr_list:REG_DEAD (reg/f:SI 171)
        (expr_list:REG_DEAD (reg:SI 154 fpscr0)
            (expr_list:REG_DEAD (reg:SI 4 r4)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("exit") [flags 0x41]  <function_decl 0x1426a0d80 exit>)
                    (expr_list:REG_NORETURN (const_int 0 [0])
                        (expr_list:REG_EH_REGION (const_int 0 [0])
                            (nil)))))))
    (expr_list:SI (use (reg:SI 4 r4))
        (nil)))
