<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/user/lattice/FPGASDR/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/impl1/source/top.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(25,3-25,37) (VERI-1199) parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(26,3-26,37) (VERI-1199) parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(27,3-27,37) (VERI-1199) parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(28,3-28,37) (VERI-1199) parameter declaration becomes local in uart_tx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(29,3-29,37) (VERI-1199) parameter declaration becomes local in uart_tx with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(31,3-31,37) (VERI-1199) parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(32,3-32,37) (VERI-1199) parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(33,3-33,37) (VERI-1199) parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(34,3-34,37) (VERI-1199) parameter declaration becomes local in uart_rx with formal parameter declaration list
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(35,3-35,37) (VERI-1199) parameter declaration becomes local in uart_rx with formal parameter declaration list
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/NCO.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/Mixer.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/CIC.v
(VERI-1482) Analyzing Verilog file C:/Users/user/lattice/FPGASDR/PWM.v
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/top.v(2,8-2,11) (VERI-1018) compiling module top
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/top.v(2,1-121,10) (VERI-9000) elaborating module 'top'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/NCO.v(18,1-53,10) (VERI-9000) elaborating module 'nco_sig_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/NCO.v(18,1-53,10) (VERI-9000) elaborating module 'nco_sig_uniq_2'
INFO - C:/Users/user/lattice/FPGASDR/Mixer.v(2,1-84,10) (VERI-9000) elaborating module 'Mixer_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/CIC.v(4,1-122,10) (VERI-9000) elaborating module 'CIC_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/PWM.v(1,1-19,10) (VERI-9000) elaborating module 'PWM_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v(16,1-167,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v(14,1-146,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
WARNING - C:/Users/user/lattice/FPGASDR/impl1/source/top.v(58,1-58,37) (VERI-1330) actual bit length 1 differs from formal bit length 64 for port phase_inc_carr
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v(47,8-47,20) (VERI-1018) compiling module blinking_led
INFO - C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v(47,1-140,10) (VERI-9000) elaborating module 'blinking_led'
Done: design load finished with (0) errors, and (11) warnings

</PRE></BODY></HTML>