

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 00:37:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1       |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- for_c_row       |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + for_c_col      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ for_c_col.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 5          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 5.1       |    ?|    ?|         2|          -|          -|     ?|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|   1092|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    321|
|Register         |        -|      -|    1402|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       96|      3|    1402|   1413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_20_fu_669_p2     |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_423_p2        |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_477_p2        |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_531_p2        |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_585_p2        |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_697_p2        |     +    |      0|  0|  38|           1|          31|
    |j_1_fu_438_p2        |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_492_p2        |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_546_p2        |     +    |      0|  0|  38|          31|           1|
    |j_4_fu_600_p2        |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_712_p2        |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_633_p2        |     +    |      0|  0|  38|           1|          31|
    |next_mul1_fu_682_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul2_fu_462_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul4_fu_516_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul6_fu_653_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul8_fu_570_p2  |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_408_p2   |     +    |      0|  0|  45|           7|          38|
    |sum_1_fu_673_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_12_fu_502_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_19_fu_556_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_610_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_643_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_28_fu_659_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_30_fu_722_p2     |     +    |      0|  0|  21|          15|          15|
    |tmp_s_fu_448_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_10_fu_580_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_13_fu_595_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_692_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_628_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_707_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_433_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_472_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_541_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_487_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_9_fu_526_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_418_p2        |   icmp   |      0|  0|  18|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0|1092|         724|         940|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_i_address0      |  15|          3|   14|         42|
    |B_i_address0      |  15|          3|   14|         42|
    |C_i_address0      |  21|          4|   14|         56|
    |C_i_d0            |  15|          3|   32|         96|
    |ap_NS_fsm         |  93|         19|    1|         19|
    |i1_reg_237        |   9|          2|   31|         62|
    |i3_reg_270        |   9|          2|   31|         62|
    |i5_reg_303        |   9|          2|   31|         62|
    |i7_reg_371        |   9|          2|   31|         62|
    |i_reg_204         |   9|          2|   31|         62|
    |j2_reg_259        |   9|          2|   31|         62|
    |j4_reg_292        |   9|          2|   31|         62|
    |j6_reg_325        |   9|          2|   31|         62|
    |j8_reg_393        |   9|          2|   31|         62|
    |j_reg_226         |   9|          2|   31|         62|
    |k_reg_349         |   9|          2|   31|         62|
    |phi_mul1_reg_248  |   9|          2|   38|         76|
    |phi_mul3_reg_281  |   9|          2|   38|         76|
    |phi_mul5_reg_360  |   9|          2|   38|         76|
    |phi_mul7_reg_314  |   9|          2|   38|         76|
    |phi_mul9_reg_382  |   9|          2|   38|         76|
    |phi_mul_reg_215   |   9|          2|   38|         76|
    |sum_reg_336       |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 321|         68|  676|       1457|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_i_load_reg_925     |  32|   0|   32|          0|
    |B_i_load_reg_930     |  32|   0|   32|          0|
    |C_i_addr_1_reg_897   |  14|   0|   14|          0|
    |ap_CS_fsm            |  18|   0|   18|          0|
    |i1_reg_237           |  31|   0|   31|          0|
    |i3_reg_270           |  31|   0|   31|          0|
    |i5_reg_303           |  31|   0|   31|          0|
    |i7_reg_371           |  31|   0|   31|          0|
    |i_1_reg_780          |  31|   0|   31|          0|
    |i_2_reg_816          |  31|   0|   31|          0|
    |i_3_reg_852          |  31|   0|   31|          0|
    |i_4_reg_879          |  31|   0|   31|          0|
    |i_5_reg_958          |  31|   0|   31|          0|
    |i_reg_204            |  31|   0|   31|          0|
    |j2_reg_259           |  31|   0|   31|          0|
    |j4_reg_292           |  31|   0|   31|          0|
    |j6_reg_325           |  31|   0|   31|          0|
    |j8_reg_393           |  31|   0|   31|          0|
    |j_1_reg_788          |  31|   0|   31|          0|
    |j_2_reg_824          |  31|   0|   31|          0|
    |j_4_reg_887          |  31|   0|   31|          0|
    |j_5_reg_966          |  31|   0|   31|          0|
    |j_reg_226            |  31|   0|   31|          0|
    |k_1_reg_905          |  31|   0|   31|          0|
    |k_reg_349            |  31|   0|   31|          0|
    |next_mul1_reg_950    |  38|   0|   38|          0|
    |next_mul2_reg_808    |  38|   0|   38|          0|
    |next_mul4_reg_844    |  38|   0|   38|          0|
    |next_mul6_reg_915    |  38|   0|   38|          0|
    |next_mul8_reg_871    |  38|   0|   38|          0|
    |next_mul_reg_772     |  38|   0|   38|          0|
    |phi_mul1_reg_248     |  38|   0|   38|          0|
    |phi_mul3_reg_281     |  38|   0|   38|          0|
    |phi_mul5_reg_360     |  38|   0|   38|          0|
    |phi_mul7_reg_314     |  38|   0|   38|          0|
    |phi_mul9_reg_382     |  38|   0|   38|          0|
    |phi_mul_reg_215      |  38|   0|   38|          0|
    |sum_reg_336          |  32|   0|   32|          0|
    |tmp_15_reg_865       |  15|   0|   15|          0|
    |tmp_1_reg_767        |  15|   0|   15|          0|
    |tmp_20_reg_935       |  32|   0|   32|          0|
    |tmp_22_reg_945       |  15|   0|   15|          0|
    |tmp_23_reg_892       |  15|   0|   15|          0|
    |tmp_24_cast_reg_793  |  15|   0|   64|         49|
    |tmp_26_cast_reg_829  |  15|   0|   64|         49|
    |tmp_35_cast_reg_971  |  15|   0|   64|         49|
    |tmp_4_reg_803        |  15|   0|   15|          0|
    |tmp_7_reg_839        |  15|   0|   15|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |1402|   0| 1549|        147|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	5  / (!tmp)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	3  / true
5 --> 
	6  / (tmp_3)
	8  / (!tmp_3)
6 --> 
	7  / (tmp_8)
	5  / (!tmp_8)
7 --> 
	6  / true
8 --> 
	9  / (tmp_9)
	10  / (!tmp_9)
9 --> 
	9  / (tmp_6)
	8  / (!tmp_6)
10 --> 
	11  / (tmp_10)
	16  / (!tmp_10)
11 --> 
	12  / (tmp_13)
	10  / (!tmp_13)
12 --> 
	13  / (tmp_17)
	11  / (!tmp_17)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
16 --> 
	17  / (tmp_14)
17 --> 
	18  / (tmp_18)
	16  / (!tmp_18)
18 --> 
	17  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @partb_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 29 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 30 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind"   --->   Operation 31 'read' 'nB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind"   --->   Operation 32 'read' 'mB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 33 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind"   --->   Operation 34 'read' 'mA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%A_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:7]   --->   Operation 35 'alloca' 'A_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%B_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:8]   --->   Operation 36 'alloca' 'B_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%C_i = alloca [10000 x i32], align 4" [PartB/partb.cpp:9]   --->   Operation 37 'alloca' 'C_i' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_1 : Operation 38 [1/1] (1.76ns)   --->   "br label %.loopexit" [PartB/partb.cpp:11]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.79>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]"   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i38 %phi_mul to i15"   --->   Operation 41 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.79ns)   --->   "%next_mul = add i38 100, %phi_mul"   --->   Operation 42 'add' 'next_mul' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [PartB/partb.cpp:11]   --->   Operation 43 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %mA_read" [PartB/partb.cpp:11]   --->   Operation 44 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartB/partb.cpp:11]   --->   Operation 45 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader7.preheader, label %.preheader6.preheader" [PartB/partb.cpp:11]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader7" [PartB/partb.cpp:13]   --->   Operation 47 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader6"   --->   Operation 48 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [PartB/partb.cpp:13]   --->   Operation 50 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %nA_read" [PartB/partb.cpp:13]   --->   Operation 51 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [PartB/partb.cpp:13]   --->   Operation 52 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [PartB/partb.cpp:13]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i31 %j to i15" [PartB/partb.cpp:15]   --->   Operation 54 'trunc' 'tmp_5' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.94ns)   --->   "%tmp_s = add i15 %tmp_1, %tmp_5" [PartB/partb.cpp:15]   --->   Operation 55 'add' 'tmp_s' <Predicate = (tmp_2)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i15 %tmp_s to i64" [PartB/partb.cpp:15]   --->   Operation 56 'zext' 'tmp_24_cast' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_24_cast" [PartB/partb.cpp:15]   --->   Operation 57 'getelementptr' 'A_addr' <Predicate = (tmp_2)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 58 'load' 'A_load' <Predicate = (tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 59 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%A_i_addr = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_24_cast" [PartB/partb.cpp:15]   --->   Operation 60 'getelementptr' 'A_i_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 61 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 62 [1/1] (3.25ns)   --->   "store i32 %A_load, i32* %A_i_addr, align 4" [PartB/partb.cpp:15]   --->   Operation 62 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader7" [PartB/partb.cpp:13]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.79>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ %i_2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 64 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ %next_mul2, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 65 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i38 %phi_mul1 to i15"   --->   Operation 66 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.79ns)   --->   "%next_mul2 = add i38 100, %phi_mul1"   --->   Operation 67 'add' 'next_mul2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [PartB/partb.cpp:19]   --->   Operation 68 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i1_cast, %mB_read" [PartB/partb.cpp:19]   --->   Operation 69 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (2.52ns)   --->   "%i_2 = add i31 1, %i1" [PartB/partb.cpp:19]   --->   Operation 70 'add' 'i_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader5.preheader, label %.preheader4.preheader" [PartB/partb.cpp:19]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader5" [PartB/partb.cpp:21]   --->   Operation 72 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader4"   --->   Operation 73 'br' <Predicate = (!tmp_3)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 5.19>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %j_2, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 74 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [PartB/partb.cpp:21]   --->   Operation 75 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %j2_cast, %nB_read" [PartB/partb.cpp:21]   --->   Operation 76 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j2, 1" [PartB/partb.cpp:21]   --->   Operation 77 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %2, label %.preheader6.loopexit" [PartB/partb.cpp:21]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %j2 to i15" [PartB/partb.cpp:23]   --->   Operation 79 'trunc' 'tmp_11' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.94ns)   --->   "%tmp_12 = add i15 %tmp_4, %tmp_11" [PartB/partb.cpp:23]   --->   Operation 80 'add' 'tmp_12' <Predicate = (tmp_8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i15 %tmp_12 to i64" [PartB/partb.cpp:23]   --->   Operation 81 'zext' 'tmp_26_cast' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_26_cast" [PartB/partb.cpp:23]   --->   Operation 82 'getelementptr' 'B_addr' <Predicate = (tmp_8)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:23]   --->   Operation 83 'load' 'B_load' <Predicate = (tmp_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 84 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 6.50>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%B_i_addr = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_26_cast" [PartB/partb.cpp:23]   --->   Operation 85 'getelementptr' 'B_i_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartB/partb.cpp:23]   --->   Operation 86 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 87 [1/1] (3.25ns)   --->   "store i32 %B_load, i32* %B_i_addr, align 4" [PartB/partb.cpp:23]   --->   Operation 87 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader5" [PartB/partb.cpp:21]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.79>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ %i_3, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 89 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i38 [ %next_mul4, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 90 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i38 %phi_mul3 to i15"   --->   Operation 91 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (2.79ns)   --->   "%next_mul4 = add i38 100, %phi_mul3"   --->   Operation 92 'add' 'next_mul4' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [PartB/partb.cpp:27]   --->   Operation 93 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.47ns)   --->   "%tmp_9 = icmp slt i32 %i3_cast, %mC_read" [PartB/partb.cpp:27]   --->   Operation 94 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (2.52ns)   --->   "%i_3 = add i31 1, %i3" [PartB/partb.cpp:27]   --->   Operation 95 'add' 'i_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %.preheader3.preheader, label %.preheader2.preheader" [PartB/partb.cpp:27]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.76ns)   --->   "br label %.preheader3" [PartB/partb.cpp:29]   --->   Operation 97 'br' <Predicate = (tmp_9)> <Delay = 1.76>
ST_8 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader2"   --->   Operation 98 'br' <Predicate = (!tmp_9)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 5.19>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%j4 = phi i31 [ %j_3, %3 ], [ 0, %.preheader3.preheader ]"   --->   Operation 99 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%j4_cast = zext i31 %j4 to i32" [PartB/partb.cpp:29]   --->   Operation 100 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %j4_cast, %nC_read" [PartB/partb.cpp:29]   --->   Operation 101 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (2.52ns)   --->   "%j_3 = add i31 %j4, 1" [PartB/partb.cpp:29]   --->   Operation 102 'add' 'j_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %3, label %.preheader4.loopexit" [PartB/partb.cpp:29]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i31 %j4 to i15" [PartB/partb.cpp:31]   --->   Operation 104 'trunc' 'tmp_16' <Predicate = (tmp_6)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.94ns)   --->   "%tmp_19 = add i15 %tmp_7, %tmp_16" [PartB/partb.cpp:31]   --->   Operation 105 'add' 'tmp_19' <Predicate = (tmp_6)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i15 %tmp_19 to i64" [PartB/partb.cpp:31]   --->   Operation 106 'zext' 'tmp_28_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%C_i_addr = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_28_cast" [PartB/partb.cpp:31]   --->   Operation 107 'getelementptr' 'C_i_addr' <Predicate = (tmp_6)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (3.25ns)   --->   "store i32 0, i32* %C_i_addr, align 4" [PartB/partb.cpp:31]   --->   Operation 108 'store' <Predicate = (tmp_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader3" [PartB/partb.cpp:29]   --->   Operation 109 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 110 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 2.79>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%i5 = phi i31 [ %i_4, %10 ], [ 0, %.preheader2.preheader ]"   --->   Operation 111 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%phi_mul7 = phi i38 [ %next_mul8, %10 ], [ 0, %.preheader2.preheader ]"   --->   Operation 112 'phi' 'phi_mul7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i38 %phi_mul7 to i15"   --->   Operation 113 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (2.79ns)   --->   "%next_mul8 = add i38 100, %phi_mul7"   --->   Operation 114 'add' 'next_mul8' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%i5_cast = zext i31 %i5 to i32" [PartB/partb.cpp:36]   --->   Operation 115 'zext' 'i5_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (2.47ns)   --->   "%tmp_10 = icmp slt i32 %i5_cast, %mC_read" [PartB/partb.cpp:36]   --->   Operation 116 'icmp' 'tmp_10' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (2.52ns)   --->   "%i_4 = add i31 1, %i5" [PartB/partb.cpp:36]   --->   Operation 117 'add' 'i_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %4, label %.preheader1.preheader" [PartB/partb.cpp:36]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str) nounwind" [PartB/partb.cpp:37]   --->   Operation 119 'specloopname' <Predicate = (tmp_10)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str) nounwind" [PartB/partb.cpp:37]   --->   Operation 120 'specregionbegin' 'tmp_21' <Predicate = (tmp_10)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.76ns)   --->   "br label %5" [PartB/partb.cpp:38]   --->   Operation 121 'br' <Predicate = (tmp_10)> <Delay = 1.76>
ST_10 : Operation 122 [1/1] (1.76ns)   --->   "br label %.preheader1"   --->   Operation 122 'br' <Predicate = (!tmp_10)> <Delay = 1.76>

State 11 <SV = 5> <Delay = 2.52>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%j6 = phi i31 [ 0, %4 ], [ %j_4, %9 ]"   --->   Operation 123 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%j6_cast = zext i31 %j6 to i32" [PartB/partb.cpp:38]   --->   Operation 124 'zext' 'j6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (2.47ns)   --->   "%tmp_13 = icmp slt i32 %j6_cast, %nC_read" [PartB/partb.cpp:38]   --->   Operation 125 'icmp' 'tmp_13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (2.52ns)   --->   "%j_4 = add i31 %j6, 1" [PartB/partb.cpp:38]   --->   Operation 126 'add' 'j_4' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %6, label %10" [PartB/partb.cpp:38]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [PartB/partb.cpp:39]   --->   Operation 128 'specloopname' <Predicate = (tmp_13)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i31 %j6 to i15" [PartB/partb.cpp:45]   --->   Operation 129 'trunc' 'tmp_23' <Predicate = (tmp_13)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (1.94ns)   --->   "%tmp_24 = add i15 %tmp_15, %tmp_23" [PartB/partb.cpp:45]   --->   Operation 130 'add' 'tmp_24' <Predicate = (tmp_13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i15 %tmp_24 to i64" [PartB/partb.cpp:45]   --->   Operation 131 'zext' 'tmp_30_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%C_i_addr_1 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_30_cast" [PartB/partb.cpp:45]   --->   Operation 132 'getelementptr' 'C_i_addr_1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.76ns)   --->   "br label %7" [PartB/partb.cpp:41]   --->   Operation 133 'br' <Predicate = (tmp_13)> <Delay = 1.76>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str, i32 %tmp_21) nounwind" [PartB/partb.cpp:47]   --->   Operation 134 'specregionend' 'empty' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader2" [PartB/partb.cpp:36]   --->   Operation 135 'br' <Predicate = (!tmp_13)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 5.19>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %6 ], [ %sum_1, %8 ]"   --->   Operation 136 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %6 ], [ %k_1, %8 ]"   --->   Operation 137 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i38 [ 0, %6 ], [ %next_mul6, %8 ]"   --->   Operation 138 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i38 %phi_mul5 to i15" [PartB/partb.cpp:41]   --->   Operation 139 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartB/partb.cpp:41]   --->   Operation 140 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.47ns)   --->   "%tmp_17 = icmp slt i32 %k_cast, %nA_read" [PartB/partb.cpp:41]   --->   Operation 141 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k" [PartB/partb.cpp:41]   --->   Operation 142 'add' 'k_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %8, label %9" [PartB/partb.cpp:41]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i31 %k to i15" [PartB/partb.cpp:43]   --->   Operation 144 'trunc' 'tmp_26' <Predicate = (tmp_17)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (1.94ns)   --->   "%tmp_27 = add i15 %tmp_15, %tmp_26" [PartB/partb.cpp:43]   --->   Operation 145 'add' 'tmp_27' <Predicate = (tmp_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i15 %tmp_27 to i64" [PartB/partb.cpp:43]   --->   Operation 146 'zext' 'tmp_32_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%A_i_addr_1 = getelementptr [10000 x i32]* %A_i, i64 0, i64 %tmp_32_cast" [PartB/partb.cpp:43]   --->   Operation 147 'getelementptr' 'A_i_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (2.79ns)   --->   "%next_mul6 = add i38 100, %phi_mul5"   --->   Operation 148 'add' 'next_mul6' <Predicate = (tmp_17)> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.94ns)   --->   "%tmp_28 = add i15 %tmp_25, %tmp_23" [PartB/partb.cpp:43]   --->   Operation 149 'add' 'tmp_28' <Predicate = (tmp_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i15 %tmp_28 to i64" [PartB/partb.cpp:43]   --->   Operation 150 'zext' 'tmp_34_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%B_i_addr_1 = getelementptr [10000 x i32]* %B_i, i64 0, i64 %tmp_34_cast" [PartB/partb.cpp:43]   --->   Operation 151 'getelementptr' 'B_i_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 4" [PartB/partb.cpp:43]   --->   Operation 152 'load' 'A_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 153 [2/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:43]   --->   Operation 153 'load' 'B_i_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 154 [1/1] (3.25ns)   --->   "store i32 %sum, i32* %C_i_addr_1, align 4" [PartB/partb.cpp:45]   --->   Operation 154 'store' <Predicate = (!tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "br label %5" [PartB/partb.cpp:38]   --->   Operation 155 'br' <Predicate = (!tmp_17)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 156 [1/2] (3.25ns)   --->   "%A_i_load = load i32* %A_i_addr_1, align 4" [PartB/partb.cpp:43]   --->   Operation 156 'load' 'A_i_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 157 [1/2] (3.25ns)   --->   "%B_i_load = load i32* %B_i_addr_1, align 4" [PartB/partb.cpp:43]   --->   Operation 157 'load' 'B_i_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 8> <Delay = 8.51>
ST_14 : Operation 158 [1/1] (8.51ns)   --->   "%tmp_20 = mul nsw i32 %B_i_load, %A_i_load" [PartB/partb.cpp:43]   --->   Operation 158 'mul' 'tmp_20' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 2.55>
ST_15 : Operation 159 [1/1] (2.55ns)   --->   "%sum_1 = add nsw i32 %sum, %tmp_20" [PartB/partb.cpp:43]   --->   Operation 159 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "br label %7" [PartB/partb.cpp:41]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 2.79>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%i7 = phi i31 [ %i_5, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 161 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i38 [ %next_mul1, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 162 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i38 %phi_mul9 to i15"   --->   Operation 163 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (2.79ns)   --->   "%next_mul1 = add i38 100, %phi_mul9"   --->   Operation 164 'add' 'next_mul1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%i7_cast = zext i31 %i7 to i32" [PartB/partb.cpp:49]   --->   Operation 165 'zext' 'i7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (2.47ns)   --->   "%tmp_14 = icmp slt i32 %i7_cast, %mC_read" [PartB/partb.cpp:49]   --->   Operation 166 'icmp' 'tmp_14' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 167 [1/1] (2.52ns)   --->   "%i_5 = add i31 1, %i7" [PartB/partb.cpp:49]   --->   Operation 167 'add' 'i_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %.preheader.preheader, label %12" [PartB/partb.cpp:49]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.76ns)   --->   "br label %.preheader" [PartB/partb.cpp:51]   --->   Operation 169 'br' <Predicate = (tmp_14)> <Delay = 1.76>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "ret void" [PartB/partb.cpp:56]   --->   Operation 170 'ret' <Predicate = (!tmp_14)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 5.19>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%j8 = phi i31 [ %j_5, %11 ], [ 0, %.preheader.preheader ]"   --->   Operation 171 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%j8_cast = zext i31 %j8 to i32" [PartB/partb.cpp:51]   --->   Operation 172 'zext' 'j8_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (2.47ns)   --->   "%tmp_18 = icmp slt i32 %j8_cast, %nC_read" [PartB/partb.cpp:51]   --->   Operation 173 'icmp' 'tmp_18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (2.52ns)   --->   "%j_5 = add i31 %j8, 1" [PartB/partb.cpp:51]   --->   Operation 174 'add' 'j_5' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %11, label %.preheader1.loopexit" [PartB/partb.cpp:51]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i31 %j8 to i15" [PartB/partb.cpp:53]   --->   Operation 176 'trunc' 'tmp_29' <Predicate = (tmp_18)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (1.94ns)   --->   "%tmp_30 = add i15 %tmp_22, %tmp_29" [PartB/partb.cpp:53]   --->   Operation 177 'add' 'tmp_30' <Predicate = (tmp_18)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i15 %tmp_30 to i64" [PartB/partb.cpp:53]   --->   Operation 178 'zext' 'tmp_35_cast' <Predicate = (tmp_18)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%C_i_addr_2 = getelementptr [10000 x i32]* %C_i, i64 0, i64 %tmp_35_cast" [PartB/partb.cpp:53]   --->   Operation 179 'getelementptr' 'C_i_addr_2' <Predicate = (tmp_18)> <Delay = 0.00>
ST_17 : Operation 180 [2/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:53]   --->   Operation 180 'load' 'C_i_load' <Predicate = (tmp_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 181 'br' <Predicate = (!tmp_18)> <Delay = 0.00>

State 18 <SV = 7> <Delay = 6.50>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_35_cast" [PartB/partb.cpp:53]   --->   Operation 182 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/2] (3.25ns)   --->   "%C_i_load = load i32* %C_i_addr_2, align 4" [PartB/partb.cpp:53]   --->   Operation 183 'load' 'C_i_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 184 [1/1] (3.25ns)   --->   "store i32 %C_i_load, i32* %C_addr, align 4" [PartB/partb.cpp:53]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "br label %.preheader" [PartB/partb.cpp:51]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_19  (specbitsmap    ) [ 0000000000000000000]
StgValue_20  (specbitsmap    ) [ 0000000000000000000]
StgValue_21  (specbitsmap    ) [ 0000000000000000000]
StgValue_22  (specbitsmap    ) [ 0000000000000000000]
StgValue_23  (specbitsmap    ) [ 0000000000000000000]
StgValue_24  (specbitsmap    ) [ 0000000000000000000]
StgValue_25  (specbitsmap    ) [ 0000000000000000000]
StgValue_26  (specbitsmap    ) [ 0000000000000000000]
StgValue_27  (specbitsmap    ) [ 0000000000000000000]
StgValue_28  (spectopmodule  ) [ 0000000000000000000]
nC_read      (read           ) [ 0011111111111111111]
mC_read      (read           ) [ 0011111111111111111]
nB_read      (read           ) [ 0011111100000000000]
mB_read      (read           ) [ 0011111100000000000]
nA_read      (read           ) [ 0011111111111111000]
mA_read      (read           ) [ 0011100000000000000]
A_i          (alloca         ) [ 0011111111111111000]
B_i          (alloca         ) [ 0011111111111111000]
C_i          (alloca         ) [ 0011111111111111111]
StgValue_38  (br             ) [ 0111100000000000000]
i            (phi            ) [ 0010000000000000000]
phi_mul      (phi            ) [ 0010000000000000000]
tmp_1        (trunc          ) [ 0001100000000000000]
next_mul     (add            ) [ 0111100000000000000]
i_cast       (zext           ) [ 0000000000000000000]
tmp          (icmp           ) [ 0011100000000000000]
i_1          (add            ) [ 0111100000000000000]
StgValue_46  (br             ) [ 0000000000000000000]
StgValue_47  (br             ) [ 0011100000000000000]
StgValue_48  (br             ) [ 0011111100000000000]
j            (phi            ) [ 0001000000000000000]
j_cast       (zext           ) [ 0000000000000000000]
tmp_2        (icmp           ) [ 0011100000000000000]
j_1          (add            ) [ 0011100000000000000]
StgValue_53  (br             ) [ 0000000000000000000]
tmp_5        (trunc          ) [ 0000000000000000000]
tmp_s        (add            ) [ 0000000000000000000]
tmp_24_cast  (zext           ) [ 0000100000000000000]
A_addr       (getelementptr  ) [ 0000100000000000000]
StgValue_59  (br             ) [ 0111100000000000000]
A_i_addr     (getelementptr  ) [ 0000000000000000000]
A_load       (load           ) [ 0000000000000000000]
StgValue_62  (store          ) [ 0000000000000000000]
StgValue_63  (br             ) [ 0011100000000000000]
i1           (phi            ) [ 0000010000000000000]
phi_mul1     (phi            ) [ 0000010000000000000]
tmp_4        (trunc          ) [ 0000001100000000000]
next_mul2    (add            ) [ 0010011100000000000]
i1_cast      (zext           ) [ 0000000000000000000]
tmp_3        (icmp           ) [ 0000011100000000000]
i_2          (add            ) [ 0010011100000000000]
StgValue_71  (br             ) [ 0000000000000000000]
StgValue_72  (br             ) [ 0000011100000000000]
StgValue_73  (br             ) [ 0000011111000000000]
j2           (phi            ) [ 0000001000000000000]
j2_cast      (zext           ) [ 0000000000000000000]
tmp_8        (icmp           ) [ 0000011100000000000]
j_2          (add            ) [ 0000011100000000000]
StgValue_78  (br             ) [ 0000000000000000000]
tmp_11       (trunc          ) [ 0000000000000000000]
tmp_12       (add            ) [ 0000000000000000000]
tmp_26_cast  (zext           ) [ 0000000100000000000]
B_addr       (getelementptr  ) [ 0000000100000000000]
StgValue_84  (br             ) [ 0010011100000000000]
B_i_addr     (getelementptr  ) [ 0000000000000000000]
B_load       (load           ) [ 0000000000000000000]
StgValue_87  (store          ) [ 0000000000000000000]
StgValue_88  (br             ) [ 0000011100000000000]
i3           (phi            ) [ 0000000010000000000]
phi_mul3     (phi            ) [ 0000000010000000000]
tmp_7        (trunc          ) [ 0000000001000000000]
next_mul4    (add            ) [ 0000010011000000000]
i3_cast      (zext           ) [ 0000000000000000000]
tmp_9        (icmp           ) [ 0000000011000000000]
i_3          (add            ) [ 0000010011000000000]
StgValue_96  (br             ) [ 0000000000000000000]
StgValue_97  (br             ) [ 0000000011000000000]
StgValue_98  (br             ) [ 0000000011111111000]
j4           (phi            ) [ 0000000001000000000]
j4_cast      (zext           ) [ 0000000000000000000]
tmp_6        (icmp           ) [ 0000000011000000000]
j_3          (add            ) [ 0000000011000000000]
StgValue_103 (br             ) [ 0000000000000000000]
tmp_16       (trunc          ) [ 0000000000000000000]
tmp_19       (add            ) [ 0000000000000000000]
tmp_28_cast  (zext           ) [ 0000000000000000000]
C_i_addr     (getelementptr  ) [ 0000000000000000000]
StgValue_108 (store          ) [ 0000000000000000000]
StgValue_109 (br             ) [ 0000000011000000000]
StgValue_110 (br             ) [ 0000010011000000000]
i5           (phi            ) [ 0000000000100000000]
phi_mul7     (phi            ) [ 0000000000100000000]
tmp_15       (trunc          ) [ 0000000000011111000]
next_mul8    (add            ) [ 0000000010111111000]
i5_cast      (zext           ) [ 0000000000000000000]
tmp_10       (icmp           ) [ 0000000000111111000]
i_4          (add            ) [ 0000000010111111000]
StgValue_118 (br             ) [ 0000000000000000000]
StgValue_119 (specloopname   ) [ 0000000000000000000]
tmp_21       (specregionbegin) [ 0000000000011111000]
StgValue_121 (br             ) [ 0000000000111111000]
StgValue_122 (br             ) [ 0000000000111111111]
j6           (phi            ) [ 0000000000010000000]
j6_cast      (zext           ) [ 0000000000000000000]
tmp_13       (icmp           ) [ 0000000000111111000]
j_4          (add            ) [ 0000000000111111000]
StgValue_127 (br             ) [ 0000000000000000000]
StgValue_128 (specloopname   ) [ 0000000000000000000]
tmp_23       (trunc          ) [ 0000000000001111000]
tmp_24       (add            ) [ 0000000000000000000]
tmp_30_cast  (zext           ) [ 0000000000000000000]
C_i_addr_1   (getelementptr  ) [ 0000000000001111000]
StgValue_133 (br             ) [ 0000000000111111000]
empty        (specregionend  ) [ 0000000000000000000]
StgValue_135 (br             ) [ 0000000010111111000]
sum          (phi            ) [ 0000000000001111000]
k            (phi            ) [ 0000000000001000000]
phi_mul5     (phi            ) [ 0000000000001000000]
tmp_25       (trunc          ) [ 0000000000000000000]
k_cast       (zext           ) [ 0000000000000000000]
tmp_17       (icmp           ) [ 0000000000111111000]
k_1          (add            ) [ 0000000000111111000]
StgValue_143 (br             ) [ 0000000000000000000]
tmp_26       (trunc          ) [ 0000000000000000000]
tmp_27       (add            ) [ 0000000000000000000]
tmp_32_cast  (zext           ) [ 0000000000000000000]
A_i_addr_1   (getelementptr  ) [ 0000000000000100000]
next_mul6    (add            ) [ 0000000000111111000]
tmp_28       (add            ) [ 0000000000000000000]
tmp_34_cast  (zext           ) [ 0000000000000000000]
B_i_addr_1   (getelementptr  ) [ 0000000000000100000]
StgValue_154 (store          ) [ 0000000000000000000]
StgValue_155 (br             ) [ 0000000000111111000]
A_i_load     (load           ) [ 0000000000000010000]
B_i_load     (load           ) [ 0000000000000010000]
tmp_20       (mul            ) [ 0000000000000001000]
sum_1        (add            ) [ 0000000000111111000]
StgValue_160 (br             ) [ 0000000000111111000]
i7           (phi            ) [ 0000000000000000100]
phi_mul9     (phi            ) [ 0000000000000000100]
tmp_22       (trunc          ) [ 0000000000000000011]
next_mul1    (add            ) [ 0000000000100000111]
i7_cast      (zext           ) [ 0000000000000000000]
tmp_14       (icmp           ) [ 0000000000000000111]
i_5          (add            ) [ 0000000000100000111]
StgValue_168 (br             ) [ 0000000000000000000]
StgValue_169 (br             ) [ 0000000000000000111]
StgValue_170 (ret            ) [ 0000000000000000000]
j8           (phi            ) [ 0000000000000000010]
j8_cast      (zext           ) [ 0000000000000000000]
tmp_18       (icmp           ) [ 0000000000000000111]
j_5          (add            ) [ 0000000000000000111]
StgValue_175 (br             ) [ 0000000000000000000]
tmp_29       (trunc          ) [ 0000000000000000000]
tmp_30       (add            ) [ 0000000000000000000]
tmp_35_cast  (zext           ) [ 0000000000000000001]
C_i_addr_2   (getelementptr  ) [ 0000000000000000001]
StgValue_181 (br             ) [ 0000000000100000111]
C_addr       (getelementptr  ) [ 0000000000000000000]
C_i_load     (load           ) [ 0000000000000000000]
StgValue_184 (store          ) [ 0000000000000000000]
StgValue_185 (br             ) [ 0000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="partb_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="A_i_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="B_i_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="C_i_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="nC_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="mC_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="nB_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mB_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="nA_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mA_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="15" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="A_i_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="15" slack="1"/>
<pin id="115" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_62/4 A_i_load/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="B_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="15" slack="0"/>
<pin id="128" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="B_i_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="15" slack="1"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_87/7 B_i_load/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C_i_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="15" slack="0"/>
<pin id="154" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_108/9 StgValue_154/12 C_i_load/17 "/>
</bind>
</comp>

<comp id="163" class="1004" name="C_i_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="15" slack="0"/>
<pin id="167" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_1/11 "/>
</bind>
</comp>

<comp id="169" class="1004" name="A_i_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="15" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_i_addr_1/12 "/>
</bind>
</comp>

<comp id="175" class="1004" name="B_i_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="15" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr_1/12 "/>
</bind>
</comp>

<comp id="183" class="1004" name="C_i_addr_2_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="15" slack="0"/>
<pin id="187" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_i_addr_2/17 "/>
</bind>
</comp>

<comp id="190" class="1004" name="C_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="15" slack="1"/>
<pin id="194" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/18 "/>
</bind>
</comp>

<comp id="197" class="1004" name="StgValue_184_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_184/18 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="1"/>
<pin id="206" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="31" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="phi_mul_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="38" slack="1"/>
<pin id="217" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="phi_mul_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="38" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="j_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="1"/>
<pin id="228" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="j_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="1"/>
<pin id="239" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="phi_mul1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="38" slack="1"/>
<pin id="250" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="phi_mul1_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="38" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="j2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="31" slack="1"/>
<pin id="261" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="j2_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i3_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="31" slack="1"/>
<pin id="272" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="i3_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="31" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/8 "/>
</bind>
</comp>

<comp id="281" class="1005" name="phi_mul3_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="38" slack="1"/>
<pin id="283" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="phi_mul3_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="38" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/8 "/>
</bind>
</comp>

<comp id="292" class="1005" name="j4_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="31" slack="1"/>
<pin id="294" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="j4_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/9 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i5_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="31" slack="1"/>
<pin id="305" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="i5_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/10 "/>
</bind>
</comp>

<comp id="314" class="1005" name="phi_mul7_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="38" slack="1"/>
<pin id="316" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="phi_mul7_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="38" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/10 "/>
</bind>
</comp>

<comp id="325" class="1005" name="j6_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="1"/>
<pin id="327" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="j6_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="31" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/11 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sum_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="sum_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="32" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/12 "/>
</bind>
</comp>

<comp id="349" class="1005" name="k_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="31" slack="1"/>
<pin id="351" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="k_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="31" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/12 "/>
</bind>
</comp>

<comp id="360" class="1005" name="phi_mul5_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="38" slack="1"/>
<pin id="362" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="phi_mul5_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="38" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/12 "/>
</bind>
</comp>

<comp id="371" class="1005" name="i7_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="31" slack="1"/>
<pin id="373" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="i7_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="31" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/16 "/>
</bind>
</comp>

<comp id="382" class="1005" name="phi_mul9_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="38" slack="1"/>
<pin id="384" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul9 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="phi_mul9_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="38" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul9/16 "/>
</bind>
</comp>

<comp id="393" class="1005" name="j8_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="1"/>
<pin id="395" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j8 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="j8_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8/17 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="38" slack="0"/>
<pin id="406" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="next_mul_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="38" slack="0"/>
<pin id="411" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="i_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="31" slack="0"/>
<pin id="426" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="j_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="2"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="j_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="31" slack="0"/>
<pin id="446" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_s_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="1"/>
<pin id="450" dir="0" index="1" bw="15" slack="0"/>
<pin id="451" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_24_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="38" slack="0"/>
<pin id="460" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="next_mul2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="38" slack="0"/>
<pin id="465" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i1_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="2"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="31" slack="0"/>
<pin id="480" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="j2_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="31" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_8_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="3"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_2_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="31" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_11_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_12_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="1"/>
<pin id="504" dir="0" index="1" bw="15" slack="0"/>
<pin id="505" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_26_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_7_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="38" slack="0"/>
<pin id="514" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="next_mul4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="38" slack="0"/>
<pin id="519" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="i3_cast_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_9_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="3"/>
<pin id="529" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="0"/>
<pin id="534" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="j4_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="31" slack="0"/>
<pin id="539" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_6_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="4"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="j_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_16_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="31" slack="0"/>
<pin id="554" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_19_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="1"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_28_cast_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="15" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_15_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="38" slack="0"/>
<pin id="568" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="next_mul8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="38" slack="0"/>
<pin id="573" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="i5_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="31" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i5_cast/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="4"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="31" slack="0"/>
<pin id="588" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="j6_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="31" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j6_cast/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_13_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="5"/>
<pin id="598" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="j_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_23_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="0"/>
<pin id="608" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_24_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="15" slack="1"/>
<pin id="612" dir="0" index="1" bw="15" slack="0"/>
<pin id="613" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_30_cast_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/11 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_25_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="38" slack="0"/>
<pin id="622" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/12 "/>
</bind>
</comp>

<comp id="624" class="1004" name="k_cast_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_17_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="6"/>
<pin id="631" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="633" class="1004" name="k_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="31" slack="0"/>
<pin id="636" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_26_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="31" slack="0"/>
<pin id="641" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_27_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="15" slack="2"/>
<pin id="645" dir="0" index="1" bw="15" slack="0"/>
<pin id="646" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_32_cast_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="15" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/12 "/>
</bind>
</comp>

<comp id="653" class="1004" name="next_mul6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="38" slack="0"/>
<pin id="656" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_28_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="15" slack="0"/>
<pin id="661" dir="0" index="1" bw="15" slack="1"/>
<pin id="662" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_34_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="15" slack="0"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_20_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="0" index="1" bw="32" slack="1"/>
<pin id="672" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sum_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="3"/>
<pin id="675" dir="0" index="1" bw="32" slack="1"/>
<pin id="676" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/15 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_22_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="38" slack="0"/>
<pin id="680" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/16 "/>
</bind>
</comp>

<comp id="682" class="1004" name="next_mul1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="38" slack="0"/>
<pin id="685" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/16 "/>
</bind>
</comp>

<comp id="688" class="1004" name="i7_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="31" slack="0"/>
<pin id="690" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i7_cast/16 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_14_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="5"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="i_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="31" slack="0"/>
<pin id="700" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="j8_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="31" slack="0"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j8_cast/17 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_18_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="6"/>
<pin id="710" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="j_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_29_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="31" slack="0"/>
<pin id="720" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_30_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="15" slack="1"/>
<pin id="724" dir="0" index="1" bw="15" slack="0"/>
<pin id="725" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/17 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_35_cast_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="15" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/17 "/>
</bind>
</comp>

<comp id="732" class="1005" name="nC_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="4"/>
<pin id="734" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="739" class="1005" name="mC_read_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="3"/>
<pin id="741" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="746" class="1005" name="nB_read_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="nB_read "/>
</bind>
</comp>

<comp id="751" class="1005" name="mB_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="2"/>
<pin id="753" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="nA_read_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="2"/>
<pin id="758" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="mA_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mA_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_1_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="15" slack="1"/>
<pin id="769" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="772" class="1005" name="next_mul_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="38" slack="0"/>
<pin id="774" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="780" class="1005" name="i_1_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="31" slack="0"/>
<pin id="782" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="j_1_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="31" slack="0"/>
<pin id="790" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_24_cast_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="1"/>
<pin id="795" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_cast "/>
</bind>
</comp>

<comp id="798" class="1005" name="A_addr_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="14" slack="1"/>
<pin id="800" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_4_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="15" slack="1"/>
<pin id="805" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="808" class="1005" name="next_mul2_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="38" slack="0"/>
<pin id="810" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="i_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="31" slack="0"/>
<pin id="818" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="j_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="31" slack="0"/>
<pin id="826" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_26_cast_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="64" slack="1"/>
<pin id="831" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_cast "/>
</bind>
</comp>

<comp id="834" class="1005" name="B_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="1"/>
<pin id="836" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_7_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="15" slack="1"/>
<pin id="841" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="844" class="1005" name="next_mul4_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="38" slack="0"/>
<pin id="846" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="852" class="1005" name="i_3_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="31" slack="0"/>
<pin id="854" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="860" class="1005" name="j_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="31" slack="0"/>
<pin id="862" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_15_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="15" slack="1"/>
<pin id="867" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="871" class="1005" name="next_mul8_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="38" slack="0"/>
<pin id="873" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="879" class="1005" name="i_4_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="31" slack="0"/>
<pin id="881" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="887" class="1005" name="j_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="31" slack="0"/>
<pin id="889" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="tmp_23_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="15" slack="1"/>
<pin id="894" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="897" class="1005" name="C_i_addr_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="1"/>
<pin id="899" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_i_addr_1 "/>
</bind>
</comp>

<comp id="905" class="1005" name="k_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="31" slack="0"/>
<pin id="907" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="A_i_addr_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="14" slack="1"/>
<pin id="912" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_i_addr_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="next_mul6_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="38" slack="0"/>
<pin id="917" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="920" class="1005" name="B_i_addr_1_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="14" slack="1"/>
<pin id="922" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_i_addr_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="A_i_load_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_i_load "/>
</bind>
</comp>

<comp id="930" class="1005" name="B_i_load_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_i_load "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_20_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="940" class="1005" name="sum_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="tmp_22_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="15" slack="1"/>
<pin id="947" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="950" class="1005" name="next_mul1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="38" slack="0"/>
<pin id="952" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="958" class="1005" name="i_5_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="31" slack="0"/>
<pin id="960" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="966" class="1005" name="j_5_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="31" slack="0"/>
<pin id="968" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_35_cast_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="1"/>
<pin id="973" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_cast "/>
</bind>
</comp>

<comp id="976" class="1005" name="C_i_addr_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="14" slack="1"/>
<pin id="978" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C_i_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="105" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="156" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="328"><net_src comp="28" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="340" pin="4"/><net_sink comp="156" pin=1"/></net>

<net id="348"><net_src comp="340" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="28" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="219" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="32" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="219" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="208" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="208" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="230" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="230" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="230" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="461"><net_src comp="252" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="32" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="252" pin="4"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="241" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="241" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="263" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="263" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="34" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="263" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="515"><net_src comp="285" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="32" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="285" pin="4"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="274" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="34" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="274" pin="4"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="296" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="296" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="296" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="569"><net_src comp="318" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="318" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="307" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="34" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="307" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="329" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="329" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="34" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="329" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="623"><net_src comp="364" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="353" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="34" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="353" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="353" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="657"><net_src comp="32" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="364" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="620" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="677"><net_src comp="336" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="386" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="32" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="386" pin="4"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="375" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="34" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="375" pin="4"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="397" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="397" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="397" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="730"><net_src comp="722" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="735"><net_src comp="62" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="742"><net_src comp="68" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="749"><net_src comp="74" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="754"><net_src comp="80" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="759"><net_src comp="86" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="765"><net_src comp="92" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="770"><net_src comp="404" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="775"><net_src comp="408" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="783"><net_src comp="423" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="791"><net_src comp="438" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="796"><net_src comp="453" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="801"><net_src comp="98" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="806"><net_src comp="458" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="811"><net_src comp="462" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="819"><net_src comp="477" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="827"><net_src comp="492" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="832"><net_src comp="507" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="837"><net_src comp="124" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="842"><net_src comp="512" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="847"><net_src comp="516" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="855"><net_src comp="531" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="863"><net_src comp="546" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="868"><net_src comp="566" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="874"><net_src comp="570" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="882"><net_src comp="585" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="890"><net_src comp="600" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="895"><net_src comp="606" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="900"><net_src comp="163" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="908"><net_src comp="633" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="913"><net_src comp="169" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="918"><net_src comp="653" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="923"><net_src comp="175" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="928"><net_src comp="117" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="933"><net_src comp="143" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="938"><net_src comp="669" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="943"><net_src comp="673" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="948"><net_src comp="678" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="953"><net_src comp="682" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="961"><net_src comp="697" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="969"><net_src comp="712" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="974"><net_src comp="727" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="979"><net_src comp="183" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {18 }
 - Input state : 
	Port: partb : A | {3 4 }
	Port: partb : B | {6 7 }
	Port: partb : mA | {1 }
	Port: partb : nA | {1 }
	Port: partb : mB | {1 }
	Port: partb : nB | {1 }
	Port: partb : mC | {1 }
	Port: partb : nC | {1 }
  - Chain level:
	State 1
	State 2
		tmp_1 : 1
		next_mul : 1
		i_cast : 1
		tmp : 2
		i_1 : 1
		StgValue_46 : 3
	State 3
		j_cast : 1
		tmp_2 : 2
		j_1 : 1
		StgValue_53 : 3
		tmp_5 : 1
		tmp_s : 2
		tmp_24_cast : 3
		A_addr : 4
		A_load : 5
	State 4
		StgValue_62 : 1
	State 5
		tmp_4 : 1
		next_mul2 : 1
		i1_cast : 1
		tmp_3 : 2
		i_2 : 1
		StgValue_71 : 3
	State 6
		j2_cast : 1
		tmp_8 : 2
		j_2 : 1
		StgValue_78 : 3
		tmp_11 : 1
		tmp_12 : 2
		tmp_26_cast : 3
		B_addr : 4
		B_load : 5
	State 7
		StgValue_87 : 1
	State 8
		tmp_7 : 1
		next_mul4 : 1
		i3_cast : 1
		tmp_9 : 2
		i_3 : 1
		StgValue_96 : 3
	State 9
		j4_cast : 1
		tmp_6 : 2
		j_3 : 1
		StgValue_103 : 3
		tmp_16 : 1
		tmp_19 : 2
		tmp_28_cast : 3
		C_i_addr : 4
		StgValue_108 : 5
	State 10
		tmp_15 : 1
		next_mul8 : 1
		i5_cast : 1
		tmp_10 : 2
		i_4 : 1
		StgValue_118 : 3
	State 11
		j6_cast : 1
		tmp_13 : 2
		j_4 : 1
		StgValue_127 : 3
		tmp_23 : 1
		tmp_24 : 2
		tmp_30_cast : 3
		C_i_addr_1 : 4
	State 12
		tmp_25 : 1
		k_cast : 1
		tmp_17 : 2
		k_1 : 1
		StgValue_143 : 3
		tmp_26 : 1
		tmp_27 : 2
		tmp_32_cast : 3
		A_i_addr_1 : 4
		next_mul6 : 1
		tmp_28 : 2
		tmp_34_cast : 3
		B_i_addr_1 : 4
		A_i_load : 5
		B_i_load : 5
		StgValue_154 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_22 : 1
		next_mul1 : 1
		i7_cast : 1
		tmp_14 : 2
		i_5 : 1
		StgValue_168 : 3
	State 17
		j8_cast : 1
		tmp_18 : 2
		j_5 : 1
		StgValue_175 : 3
		tmp_29 : 1
		tmp_30 : 2
		tmp_35_cast : 3
		C_i_addr_2 : 4
		C_i_load : 5
	State 18
		StgValue_184 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   next_mul_fu_408  |    0    |    0    |    45   |
|          |     i_1_fu_423     |    0    |    0    |    38   |
|          |     j_1_fu_438     |    0    |    0    |    38   |
|          |    tmp_s_fu_448    |    0    |    0    |    21   |
|          |  next_mul2_fu_462  |    0    |    0    |    45   |
|          |     i_2_fu_477     |    0    |    0    |    38   |
|          |     j_2_fu_492     |    0    |    0    |    38   |
|          |    tmp_12_fu_502   |    0    |    0    |    21   |
|          |  next_mul4_fu_516  |    0    |    0    |    45   |
|          |     i_3_fu_531     |    0    |    0    |    38   |
|          |     j_3_fu_546     |    0    |    0    |    38   |
|          |    tmp_19_fu_556   |    0    |    0    |    21   |
|    add   |  next_mul8_fu_570  |    0    |    0    |    45   |
|          |     i_4_fu_585     |    0    |    0    |    38   |
|          |     j_4_fu_600     |    0    |    0    |    38   |
|          |    tmp_24_fu_610   |    0    |    0    |    21   |
|          |     k_1_fu_633     |    0    |    0    |    38   |
|          |    tmp_27_fu_643   |    0    |    0    |    21   |
|          |  next_mul6_fu_653  |    0    |    0    |    45   |
|          |    tmp_28_fu_659   |    0    |    0    |    21   |
|          |    sum_1_fu_673    |    0    |    0    |    39   |
|          |  next_mul1_fu_682  |    0    |    0    |    45   |
|          |     i_5_fu_697     |    0    |    0    |    38   |
|          |     j_5_fu_712     |    0    |    0    |    38   |
|          |    tmp_30_fu_722   |    0    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_418     |    0    |    0    |    18   |
|          |    tmp_2_fu_433    |    0    |    0    |    18   |
|          |    tmp_3_fu_472    |    0    |    0    |    18   |
|          |    tmp_8_fu_487    |    0    |    0    |    18   |
|          |    tmp_9_fu_526    |    0    |    0    |    18   |
|   icmp   |    tmp_6_fu_541    |    0    |    0    |    18   |
|          |    tmp_10_fu_580   |    0    |    0    |    18   |
|          |    tmp_13_fu_595   |    0    |    0    |    18   |
|          |    tmp_17_fu_628   |    0    |    0    |    18   |
|          |    tmp_14_fu_692   |    0    |    0    |    18   |
|          |    tmp_18_fu_707   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |    tmp_20_fu_669   |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|          | nC_read_read_fu_62 |    0    |    0    |    0    |
|          | mC_read_read_fu_68 |    0    |    0    |    0    |
|   read   | nB_read_read_fu_74 |    0    |    0    |    0    |
|          | mB_read_read_fu_80 |    0    |    0    |    0    |
|          | nA_read_read_fu_86 |    0    |    0    |    0    |
|          | mA_read_read_fu_92 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_404    |    0    |    0    |    0    |
|          |    tmp_5_fu_444    |    0    |    0    |    0    |
|          |    tmp_4_fu_458    |    0    |    0    |    0    |
|          |    tmp_11_fu_498   |    0    |    0    |    0    |
|          |    tmp_7_fu_512    |    0    |    0    |    0    |
|   trunc  |    tmp_16_fu_552   |    0    |    0    |    0    |
|          |    tmp_15_fu_566   |    0    |    0    |    0    |
|          |    tmp_23_fu_606   |    0    |    0    |    0    |
|          |    tmp_25_fu_620   |    0    |    0    |    0    |
|          |    tmp_26_fu_639   |    0    |    0    |    0    |
|          |    tmp_22_fu_678   |    0    |    0    |    0    |
|          |    tmp_29_fu_718   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    i_cast_fu_414   |    0    |    0    |    0    |
|          |    j_cast_fu_429   |    0    |    0    |    0    |
|          | tmp_24_cast_fu_453 |    0    |    0    |    0    |
|          |   i1_cast_fu_468   |    0    |    0    |    0    |
|          |   j2_cast_fu_483   |    0    |    0    |    0    |
|          | tmp_26_cast_fu_507 |    0    |    0    |    0    |
|          |   i3_cast_fu_522   |    0    |    0    |    0    |
|          |   j4_cast_fu_537   |    0    |    0    |    0    |
|   zext   | tmp_28_cast_fu_561 |    0    |    0    |    0    |
|          |   i5_cast_fu_576   |    0    |    0    |    0    |
|          |   j6_cast_fu_591   |    0    |    0    |    0    |
|          | tmp_30_cast_fu_615 |    0    |    0    |    0    |
|          |    k_cast_fu_624   |    0    |    0    |    0    |
|          | tmp_32_cast_fu_648 |    0    |    0    |    0    |
|          | tmp_34_cast_fu_664 |    0    |    0    |    0    |
|          |   i7_cast_fu_688   |    0    |    0    |    0    |
|          |   j8_cast_fu_703   |    0    |    0    |    0    |
|          | tmp_35_cast_fu_727 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   1092  |
|----------|--------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| A_i|   32   |    0   |    0   |
| B_i|   32   |    0   |    0   |
| C_i|   32   |    0   |    0   |
+----+--------+--------+--------+
|Total|   96   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   A_addr_reg_798  |   14   |
| A_i_addr_1_reg_910|   14   |
|  A_i_load_reg_925 |   32   |
|   B_addr_reg_834  |   14   |
| B_i_addr_1_reg_920|   14   |
|  B_i_load_reg_930 |   32   |
| C_i_addr_1_reg_897|   14   |
| C_i_addr_2_reg_976|   14   |
|     i1_reg_237    |   31   |
|     i3_reg_270    |   31   |
|     i5_reg_303    |   31   |
|     i7_reg_371    |   31   |
|    i_1_reg_780    |   31   |
|    i_2_reg_816    |   31   |
|    i_3_reg_852    |   31   |
|    i_4_reg_879    |   31   |
|    i_5_reg_958    |   31   |
|     i_reg_204     |   31   |
|     j2_reg_259    |   31   |
|     j4_reg_292    |   31   |
|     j6_reg_325    |   31   |
|     j8_reg_393    |   31   |
|    j_1_reg_788    |   31   |
|    j_2_reg_824    |   31   |
|    j_3_reg_860    |   31   |
|    j_4_reg_887    |   31   |
|    j_5_reg_966    |   31   |
|     j_reg_226     |   31   |
|    k_1_reg_905    |   31   |
|     k_reg_349     |   31   |
|  mA_read_reg_762  |   32   |
|  mB_read_reg_751  |   32   |
|  mC_read_reg_739  |   32   |
|  nA_read_reg_756  |   32   |
|  nB_read_reg_746  |   32   |
|  nC_read_reg_732  |   32   |
| next_mul1_reg_950 |   38   |
| next_mul2_reg_808 |   38   |
| next_mul4_reg_844 |   38   |
| next_mul6_reg_915 |   38   |
| next_mul8_reg_871 |   38   |
|  next_mul_reg_772 |   38   |
|  phi_mul1_reg_248 |   38   |
|  phi_mul3_reg_281 |   38   |
|  phi_mul5_reg_360 |   38   |
|  phi_mul7_reg_314 |   38   |
|  phi_mul9_reg_382 |   38   |
|  phi_mul_reg_215  |   38   |
|   sum_1_reg_940   |   32   |
|    sum_reg_336    |   32   |
|   tmp_15_reg_865  |   15   |
|   tmp_1_reg_767   |   15   |
|   tmp_20_reg_935  |   32   |
|   tmp_22_reg_945  |   15   |
|   tmp_23_reg_892  |   15   |
|tmp_24_cast_reg_793|   64   |
|tmp_26_cast_reg_829|   64   |
|tmp_35_cast_reg_971|   64   |
|   tmp_4_reg_803   |   15   |
|   tmp_7_reg_839   |   15   |
+-------------------+--------+
|       Total       |  1856  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_117 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_131 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_143 |  p0  |   3  |  14  |   42   ||    15   |
| grp_access_fu_156 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
|    sum_reg_336    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   324  ||  12.566 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |    0   |  1092  |
|   Memory  |   96   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   87   |
|  Register |    -   |    -   |    -   |  1856  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   96   |    3   |   12   |  1856  |  1179  |
+-----------+--------+--------+--------+--------+--------+
