

================================================================
== Vitis HLS Report for 'run_PE'
================================================================
* Date:           Tue Nov 12 11:52:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dataflow
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.239 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1   |       12|       12|         6|          -|          -|     2|        no|
        | + VITIS_LOOP_57_2  |        4|        4|         2|          -|          -|     2|        no|
        |- VITIS_LOOP_65_3   |       14|       14|         7|          -|          -|     2|        no|
        | + VITIS_LOOP_68_4  |        4|        4|         2|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    161|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     58|    -|
|Memory           |        0|    -|      48|      2|    0|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      54|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U13  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mux_22_8_1_1_U11      |mux_22_8_1_1      |        0|   0|  0|   9|    0|
    |mux_22_8_1_1_U12      |mux_22_8_1_1      |        0|   0|  0|   9|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0|  58|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |output_reg_U     |run_PE_output_reg_RAM_AUTO_1R1W     |        0|  16|   1|    0|     4|   16|     1|           64|
    |output_temp_0_U  |run_PE_output_temp_0_RAM_AUTO_1R1W  |        0|  32|   1|    0|     2|   32|     1|           64|
    +-----------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                    |        0|  48|   2|    0|     6|   48|     2|          128|
    +-----------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_230_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln57_fu_274_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln59_fu_245_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln61_fu_258_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln65_fu_341_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln68_fu_363_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln70_fu_347_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln75_fu_387_p2   |         +|   0|  0|  39|          32|          32|
    |sum_1_fu_377_p2      |         +|   0|  0|  24|          17|          17|
    |icmp_ln55_fu_224_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln57_fu_268_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln65_fu_335_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln68_fu_357_p2  |      icmp|   0|  0|   8|           2|           3|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 161|          73|          73|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  49|          9|    1|          9|
    |ap_done                 |   9|          2|    1|          2|
    |ci_1_reg_179            |   9|          2|    2|          4|
    |ci_reg_168              |   9|          2|    2|          4|
    |ki_1_fu_64              |   9|          2|    2|          4|
    |ki_fu_52                |   9|          2|    2|          4|
    |output_reg_address0     |  14|          3|    2|          6|
    |output_temp_0_address0  |  14|          3|    1|          3|
    |sum_reg_190             |   9|          2|   17|         34|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 131|         27|   30|         70|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln55_reg_421            |   2|   0|    2|          0|
    |add_ln57_reg_461            |   2|   0|    2|          0|
    |add_ln65_reg_484            |   2|   0|    2|          0|
    |add_ln68_reg_497            |   2|   0|    2|          0|
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ci_1_reg_179                |   2|   0|    2|          0|
    |ci_reg_168                  |   2|   0|    2|          0|
    |ki_1_fu_64                  |   2|   0|    2|          0|
    |ki_3_reg_407                |   2|   0|    2|          0|
    |ki_fu_52                    |   2|   0|    2|          0|
    |output_buf5_addr_reg_476    |   1|   0|    2|          1|
    |output_reg_addr_reg_453     |   2|   0|    2|          0|
    |output_temp_0_addr_reg_502  |   1|   0|    1|          0|
    |shl_ln61_reg_413            |   1|   0|    2|          1|
    |shl_ln77_reg_471            |   1|   0|    2|          1|
    |sum_reg_190                 |  17|   0|   17|          0|
    |tmp_reg_402                 |   2|   0|    3|          1|
    |zext_ln65_reg_466           |   2|   0|   64|         62|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  54|   0|  120|         66|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         run_PE|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         run_PE|  return value|
|input_buf1_address0     |  out|    3|   ap_memory|     input_buf1|         array|
|input_buf1_ce0          |  out|    1|   ap_memory|     input_buf1|         array|
|input_buf1_q0           |   in|    8|   ap_memory|     input_buf1|         array|
|input_buf_12_address0   |  out|    3|   ap_memory|   input_buf_12|         array|
|input_buf_12_ce0        |  out|    1|   ap_memory|   input_buf_12|         array|
|input_buf_12_q0         |   in|    8|   ap_memory|   input_buf_12|         array|
|weight_buf3_address0    |  out|    3|   ap_memory|    weight_buf3|         array|
|weight_buf3_ce0         |  out|    1|   ap_memory|    weight_buf3|         array|
|weight_buf3_q0          |   in|    8|   ap_memory|    weight_buf3|         array|
|weight_buf_14_address0  |  out|    3|   ap_memory|  weight_buf_14|         array|
|weight_buf_14_ce0       |  out|    1|   ap_memory|  weight_buf_14|         array|
|weight_buf_14_q0        |   in|    8|   ap_memory|  weight_buf_14|         array|
|output_buf5_address0    |  out|    2|   ap_memory|    output_buf5|         array|
|output_buf5_ce0         |  out|    1|   ap_memory|    output_buf5|         array|
|output_buf5_we0         |  out|    1|   ap_memory|    output_buf5|         array|
|output_buf5_d0          |  out|   32|   ap_memory|    output_buf5|         array|
|p_read                  |   in|    2|     ap_none|         p_read|        scalar|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ki = alloca i32 1"   --->   Operation 9 'alloca' 'ki' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.16ns)   --->   "%p_read_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 2.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%output_reg = alloca i64 1" [dataflow_ex_5.cpp:34->dataflow_ex_5.cpp:125]   --->   Operation 11 'alloca' 'output_reg' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%output_temp_0 = alloca i64 1" [dataflow_ex_5.cpp:35->dataflow_ex_5.cpp:125]   --->   Operation 12 'alloca' 'output_temp_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %output_buf5, void "   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf3, void "   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %weight_buf_14, void "   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf1, void "   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %input_buf_12, void "   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %p_read_1, i1 0" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln55 = store i2 0, i2 %ki" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 19 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_57_2.i" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 20 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ki_3 = load i2 %ki" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 21 'load' 'ki_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i2 %ki_3, i2 1" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 22 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%icmp_ln55 = icmp_eq  i2 %ki_3, i2 2" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 23 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%add_ln55 = add i2 %ki_3, i2 1" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 25 'add' 'add_ln55' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_57_2.split.i, void %VITIS_LOOP_68_4.i.preheader" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 26 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 27 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln57 = br void %for.inc.i" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 28 'br' 'br_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ki_1 = alloca i32 1"   --->   Operation 29 'alloca' 'ki_1' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln65 = store i2 0, i2 %ki_1" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 30 'store' 'store_ln65' <Predicate = (icmp_ln55)> <Delay = 0.48>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_68_4.i" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 31 'br' 'br_ln65' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.53>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ci = phi i2 %add_ln57, void %for.inc.split.i, i2 0, void %VITIS_LOOP_57_2.split.i" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 32 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i2 %ci" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 33 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln59 = add i3 %tmp, i3 %zext_ln59" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 34 'add' 'add_ln59' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i3 %add_ln59" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 35 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_buf1_addr = getelementptr i8 %input_buf1, i64 0, i64 %zext_ln59_1" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 36 'getelementptr' 'input_buf1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_buf_12_addr = getelementptr i8 %input_buf_12, i64 0, i64 %zext_ln59_1" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 37 'getelementptr' 'input_buf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%weight_buf3_addr = getelementptr i8 %weight_buf3, i64 0, i64 %zext_ln59_1" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 38 'getelementptr' 'weight_buf3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%weight_buf_14_addr = getelementptr i8 %weight_buf_14, i64 0, i64 %zext_ln59_1" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 39 'getelementptr' 'weight_buf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %shl_ln61, i2 %ci" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 40 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %add_ln61" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 41 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_addr = getelementptr i16 %output_reg, i64 0, i64 %zext_ln61" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 42 'getelementptr' 'output_reg_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.51ns)   --->   "%icmp_ln57 = icmp_eq  i2 %ci, i2 2" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 43 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 44 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.62ns)   --->   "%add_ln57 = add i2 %ci, i2 1" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 45 'add' 'add_ln57' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.split.i, void %for.inc20.i" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 46 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (0.79ns)   --->   "%input_buf1_load = load i3 %input_buf1_addr" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 47 'load' 'input_buf1_load' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 48 [2/2] (0.79ns)   --->   "%input_buf_12_load = load i3 %input_buf_12_addr" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 48 'load' 'input_buf_12_load' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 49 [2/2] (0.79ns)   --->   "%weight_buf3_load = load i3 %weight_buf3_addr" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 49 'load' 'weight_buf3_load' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 50 [2/2] (0.79ns)   --->   "%weight_buf_14_load = load i3 %weight_buf_14_addr" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 50 'load' 'weight_buf_14_load' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/1] (0.48ns)   --->   "%store_ln55 = store i2 %add_ln55, i2 %ki" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 51 'store' 'store_ln55' <Predicate = (icmp_ln57)> <Delay = 0.48>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_57_2.i" [dataflow_ex_5.cpp:55->dataflow_ex_5.cpp:125]   --->   Operation 52 'br' 'br_ln55' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.23>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 53 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (0.79ns)   --->   "%input_buf1_load = load i3 %input_buf1_addr" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 54 'load' 'input_buf1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/2] (0.79ns)   --->   "%input_buf_12_load = load i3 %input_buf_12_addr" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 55 'load' 'input_buf_12_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.48ns)   --->   "%data = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %input_buf1_load, i8 %input_buf_12_load, i2 %ki_3" [dataflow_ex_5.cpp:59->dataflow_ex_5.cpp:125]   --->   Operation 56 'mux' 'data' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %data" [dataflow_ex_5.cpp:32->dataflow_ex_5.cpp:125]   --->   Operation 57 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/2] (0.79ns)   --->   "%weight_buf3_load = load i3 %weight_buf3_addr" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 58 'load' 'weight_buf3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/2] (0.79ns)   --->   "%weight_buf_14_load = load i3 %weight_buf_14_addr" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 59 'load' 'weight_buf_14_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 60 [1/1] (0.48ns)   --->   "%weight = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i2, i8 %weight_buf3_load, i8 %weight_buf_14_load, i2 %ki_3" [dataflow_ex_5.cpp:60->dataflow_ex_5.cpp:125]   --->   Operation 60 'mux' 'weight' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i8 %weight" [dataflow_ex_5.cpp:33->dataflow_ex_5.cpp:125]   --->   Operation 61 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.17ns)   --->   "%mul_ln61 = mul i16 %sext_ln33, i16 %sext_ln32" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 62 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln61 = store i16 %mul_ln61, i2 %output_reg_addr" [dataflow_ex_5.cpp:61->dataflow_ex_5.cpp:125]   --->   Operation 63 'store' 'store_ln61' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i" [dataflow_ex_5.cpp:57->dataflow_ex_5.cpp:125]   --->   Operation 64 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.62>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%ki_4 = load i2 %ki_1" [dataflow_ex_5.cpp:77->dataflow_ex_5.cpp:125]   --->   Operation 65 'load' 'ki_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %ki_4" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 66 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln77 = shl i2 %ki_4, i2 1" [dataflow_ex_5.cpp:77->dataflow_ex_5.cpp:125]   --->   Operation 67 'shl' 'shl_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i2 %shl_ln77" [dataflow_ex_5.cpp:77->dataflow_ex_5.cpp:125]   --->   Operation 68 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%output_buf5_addr = getelementptr i32 %output_buf5, i64 0, i64 %zext_ln77" [dataflow_ex_5.cpp:77->dataflow_ex_5.cpp:125]   --->   Operation 69 'getelementptr' 'output_buf5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.51ns)   --->   "%icmp_ln65 = icmp_eq  i2 %ki_4, i2 2" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 70 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 71 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.62ns)   --->   "%add_ln65 = add i2 %ki_4, i2 1" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 72 'add' 'add_ln65' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_68_4.split.i, void %run_PE.exit" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 73 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [dataflow_ex_5.cpp:67->dataflow_ex_5.cpp:125]   --->   Operation 74 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.48ns)   --->   "%br_ln68 = br void %for.inc37.i" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 75 'br' 'br_ln68' <Predicate = (!icmp_ln65)> <Delay = 0.48>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [dataflow_ex_5.cpp:125]   --->   Operation 76 'ret' 'ret_ln125' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.41>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ci_1 = phi i2 %add_ln68, void %for.inc37.split.i, i2 0, void %VITIS_LOOP_68_4.split.i" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 77 'phi' 'ci_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sum = phi i17 %sum_1, void %for.inc37.split.i, i17 0, void %VITIS_LOOP_68_4.split.i"   --->   Operation 78 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.62ns)   --->   "%add_ln70 = add i2 %shl_ln77, i2 %ci_1" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 79 'add' 'add_ln70' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %add_ln70" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 80 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%output_reg_addr_1 = getelementptr i16 %output_reg, i64 0, i64 %zext_ln70" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 81 'getelementptr' 'output_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.51ns)   --->   "%icmp_ln68 = icmp_eq  i2 %ci_1, i2 2" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 82 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 83 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.62ns)   --->   "%add_ln68 = add i2 %ci_1, i2 1" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 84 'add' 'add_ln68' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc37.split.i, void %for.inc53.i" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 85 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (0.79ns)   --->   "%output_reg_load = load i2 %output_reg_addr_1" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 86 'load' 'output_reg_load' <Predicate = (!icmp_ln68)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%output_temp_0_addr = getelementptr i32 %output_temp_0, i64 0, i64 %zext_ln65" [dataflow_ex_5.cpp:74->dataflow_ex_5.cpp:125]   --->   Operation 87 'getelementptr' 'output_temp_0_addr' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (0.79ns)   --->   "%temp = load i1 %output_temp_0_addr" [dataflow_ex_5.cpp:74->dataflow_ex_5.cpp:125]   --->   Operation 88 'load' 'temp' <Predicate = (icmp_ln68)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln65 = store i2 %add_ln65, i2 %ki_1" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 89 'store' 'store_ln65' <Predicate = (icmp_ln68)> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.81>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [dataflow_ex_5.cpp:67->dataflow_ex_5.cpp:125]   --->   Operation 90 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (0.79ns)   --->   "%output_reg_load = load i2 %output_reg_addr_1" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 91 'load' 'output_reg_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%output_reg_load_cast1_i = sext i16 %output_reg_load" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 92 'sext' 'output_reg_load_cast1_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.02ns)   --->   "%sum_1 = add i17 %output_reg_load_cast1_i, i17 %sum" [dataflow_ex_5.cpp:70->dataflow_ex_5.cpp:125]   --->   Operation 93 'add' 'sum_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc37.i" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 94 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.78>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i17 %sum" [dataflow_ex_5.cpp:68->dataflow_ex_5.cpp:125]   --->   Operation 95 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/2] (0.79ns)   --->   "%temp = load i1 %output_temp_0_addr" [dataflow_ex_5.cpp:74->dataflow_ex_5.cpp:125]   --->   Operation 96 'load' 'temp' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 97 [1/1] (1.20ns)   --->   "%add_ln75 = add i32 %temp, i32 %sext_ln68" [dataflow_ex_5.cpp:75->dataflow_ex_5.cpp:125]   --->   Operation 97 'add' 'add_ln75' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.79ns)   --->   "%store_ln75 = store i32 %add_ln75, i1 %output_temp_0_addr" [dataflow_ex_5.cpp:75->dataflow_ex_5.cpp:125]   --->   Operation 98 'store' 'store_ln75' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 99 [1/1] (0.79ns)   --->   "%store_ln77 = store i32 %add_ln75, i2 %output_buf5_addr" [dataflow_ex_5.cpp:77->dataflow_ex_5.cpp:125]   --->   Operation 99 'store' 'store_ln77' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_68_4.i" [dataflow_ex_5.cpp:65->dataflow_ex_5.cpp:125]   --->   Operation 100 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_buf_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buf3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_buf_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_buf5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ki                      (alloca           ) [ 011110000]
p_read_1                (read             ) [ 000000000]
output_reg              (alloca           ) [ 001111111]
output_temp_0           (alloca           ) [ 001111111]
specstablecontent_ln0   (specstablecontent) [ 000000000]
specstablecontent_ln0   (specstablecontent) [ 000000000]
specstablecontent_ln0   (specstablecontent) [ 000000000]
specstablecontent_ln0   (specstablecontent) [ 000000000]
specstablecontent_ln0   (specstablecontent) [ 000000000]
tmp                     (bitconcatenate   ) [ 001110000]
store_ln55              (store            ) [ 000000000]
br_ln55                 (br               ) [ 000000000]
ki_3                    (load             ) [ 000110000]
shl_ln61                (shl              ) [ 000110000]
icmp_ln55               (icmp             ) [ 001110000]
empty                   (speclooptripcount) [ 000000000]
add_ln55                (add              ) [ 000110000]
br_ln55                 (br               ) [ 000000000]
specloopname_ln55       (specloopname     ) [ 000000000]
br_ln57                 (br               ) [ 001110000]
ki_1                    (alloca           ) [ 001111111]
store_ln65              (store            ) [ 000000000]
br_ln65                 (br               ) [ 000000000]
ci                      (phi              ) [ 000100000]
zext_ln59               (zext             ) [ 000000000]
add_ln59                (add              ) [ 000000000]
zext_ln59_1             (zext             ) [ 000000000]
input_buf1_addr         (getelementptr    ) [ 000010000]
input_buf_12_addr       (getelementptr    ) [ 000010000]
weight_buf3_addr        (getelementptr    ) [ 000010000]
weight_buf_14_addr      (getelementptr    ) [ 000010000]
add_ln61                (add              ) [ 000000000]
zext_ln61               (zext             ) [ 000000000]
output_reg_addr         (getelementptr    ) [ 000010000]
icmp_ln57               (icmp             ) [ 001110000]
empty_33                (speclooptripcount) [ 000000000]
add_ln57                (add              ) [ 001110000]
br_ln57                 (br               ) [ 000000000]
store_ln55              (store            ) [ 000000000]
br_ln55                 (br               ) [ 000000000]
specloopname_ln57       (specloopname     ) [ 000000000]
input_buf1_load         (load             ) [ 000000000]
input_buf_12_load       (load             ) [ 000000000]
data                    (mux              ) [ 000000000]
sext_ln32               (sext             ) [ 000000000]
weight_buf3_load        (load             ) [ 000000000]
weight_buf_14_load      (load             ) [ 000000000]
weight                  (mux              ) [ 000000000]
sext_ln33               (sext             ) [ 000000000]
mul_ln61                (mul              ) [ 000000000]
store_ln61              (store            ) [ 000000000]
br_ln57                 (br               ) [ 001110000]
ki_4                    (load             ) [ 000000000]
zext_ln65               (zext             ) [ 000000110]
shl_ln77                (shl              ) [ 000000110]
zext_ln77               (zext             ) [ 000000000]
output_buf5_addr        (getelementptr    ) [ 000000111]
icmp_ln65               (icmp             ) [ 000001111]
empty_34                (speclooptripcount) [ 000000000]
add_ln65                (add              ) [ 000000110]
br_ln65                 (br               ) [ 000000000]
specloopname_ln67       (specloopname     ) [ 000000000]
br_ln68                 (br               ) [ 000001111]
ret_ln125               (ret              ) [ 000000000]
ci_1                    (phi              ) [ 000000100]
sum                     (phi              ) [ 000000111]
add_ln70                (add              ) [ 000000000]
zext_ln70               (zext             ) [ 000000000]
output_reg_addr_1       (getelementptr    ) [ 000000010]
icmp_ln68               (icmp             ) [ 000001111]
empty_35                (speclooptripcount) [ 000000000]
add_ln68                (add              ) [ 000001111]
br_ln68                 (br               ) [ 000000000]
output_temp_0_addr      (getelementptr    ) [ 000000001]
store_ln65              (store            ) [ 000000000]
specloopname_ln67       (specloopname     ) [ 000000000]
output_reg_load         (load             ) [ 000000000]
output_reg_load_cast1_i (sext             ) [ 000000000]
sum_1                   (add              ) [ 000001111]
br_ln68                 (br               ) [ 000001111]
sext_ln68               (sext             ) [ 000000000]
temp                    (load             ) [ 000000000]
add_ln75                (add              ) [ 000000000]
store_ln75              (store            ) [ 000000000]
store_ln77              (store            ) [ 000000000]
br_ln65                 (br               ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_buf_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf_14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_buf5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="ki_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ki/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_reg_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_reg/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_temp_0_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_temp_0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="ki_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ki_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_buf1_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="3" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf1_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="input_buf_12_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_12_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="weight_buf3_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf3_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="weight_buf_14_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="3" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_14_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_reg_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_reg_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buf1_load/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_buf_12_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf3_load/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_14_load/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln61/4 output_reg_load/6 "/>
</bind>
</comp>

<comp id="137" class="1004" name="output_buf5_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="2" slack="0"/>
<pin id="141" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buf5_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_reg_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_reg_addr_1/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="output_temp_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="2" slack="1"/>
<pin id="155" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_temp_0_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/6 store_ln75/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln77_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="2"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="168" class="1005" name="ci_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="1"/>
<pin id="170" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="ci_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="1" slack="1"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="ci_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ci_1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="ci_1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci_1/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="sum_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="1"/>
<pin id="192" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="sum_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="17" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln55_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="ki_3_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="1"/>
<pin id="217" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ki_3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln61_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln61/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln55_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="2" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln55_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln65_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln59_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln59_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="2"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln59_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln61_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="1"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln61_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln57_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln57_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln55_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="1"/>
<pin id="282" dir="0" index="1" bw="2" slack="2"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="2" slack="2"/>
<pin id="289" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="data/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln32_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="weight_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="0" index="3" bw="2" slack="2"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln33_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="mul_ln61_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="ki_4_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="1"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ki_4/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln65_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln77_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln77/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln77_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln65_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln65_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln70_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln70_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/6 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln68_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln68_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln65_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="1"/>
<pin id="371" dir="0" index="1" bw="2" slack="2"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="output_reg_load_cast1_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_reg_load_cast1_i/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sum_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="17" slack="1"/>
<pin id="380" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln68_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln75_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="17" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/8 "/>
</bind>
</comp>

<comp id="395" class="1005" name="ki_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="2"/>
<pin id="404" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="407" class="1005" name="ki_3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="2"/>
<pin id="409" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="ki_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="shl_ln61_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="1"/>
<pin id="415" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln61 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln55_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="1"/>
<pin id="423" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55 "/>
</bind>
</comp>

<comp id="426" class="1005" name="ki_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="433" class="1005" name="input_buf1_addr_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="1"/>
<pin id="435" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_buf1_addr "/>
</bind>
</comp>

<comp id="438" class="1005" name="input_buf_12_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="1"/>
<pin id="440" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_12_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="weight_buf3_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf3_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="weight_buf_14_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="3" slack="1"/>
<pin id="450" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_14_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="output_reg_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="1"/>
<pin id="455" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_reg_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln57_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln65_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln65 "/>
</bind>
</comp>

<comp id="471" class="1005" name="shl_ln77_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="1"/>
<pin id="473" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln77 "/>
</bind>
</comp>

<comp id="476" class="1005" name="output_buf5_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="2"/>
<pin id="478" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="output_buf5_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="add_ln65_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="1"/>
<pin id="486" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="489" class="1005" name="output_reg_addr_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="1"/>
<pin id="491" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="output_reg_addr_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln68_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="502" class="1005" name="output_temp_0_addr_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="output_temp_0_addr "/>
</bind>
</comp>

<comp id="507" class="1005" name="sum_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="17" slack="1"/>
<pin id="509" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="74" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="81" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="88" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="95" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="215" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="215" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="172" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="262"><net_src comp="172" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="258" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="272"><net_src comp="172" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="172" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="108" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="114" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="120" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="126" pin="3"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="297" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="293" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="339"><net_src comp="317" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="317" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="183" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="361"><net_src comp="183" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="183" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="28" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="376"><net_src comp="132" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="190" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="190" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="157" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="387" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="394"><net_src comp="387" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="398"><net_src comp="52" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="405"><net_src comp="202" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="410"><net_src comp="215" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="416"><net_src comp="218" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="424"><net_src comp="230" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="429"><net_src comp="64" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="436"><net_src comp="74" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="441"><net_src comp="81" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="446"><net_src comp="88" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="451"><net_src comp="95" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="456"><net_src comp="102" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="464"><net_src comp="274" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="469"><net_src comp="320" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="474"><net_src comp="324" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="479"><net_src comp="137" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="487"><net_src comp="341" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="492"><net_src comp="144" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="500"><net_src comp="363" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="505"><net_src comp="151" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="510"><net_src comp="377" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buf5 | {8 }
 - Input state : 
	Port: run_PE : input_buf1 | {3 4 }
	Port: run_PE : input_buf_12 | {3 4 }
	Port: run_PE : weight_buf3 | {3 4 }
	Port: run_PE : weight_buf_14 | {3 4 }
	Port: run_PE : p_read | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
	State 2
		shl_ln61 : 1
		icmp_ln55 : 1
		add_ln55 : 1
		br_ln55 : 2
		store_ln65 : 1
	State 3
		zext_ln59 : 1
		add_ln59 : 2
		zext_ln59_1 : 3
		input_buf1_addr : 4
		input_buf_12_addr : 4
		weight_buf3_addr : 4
		weight_buf_14_addr : 4
		add_ln61 : 1
		zext_ln61 : 2
		output_reg_addr : 3
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		input_buf1_load : 5
		input_buf_12_load : 5
		weight_buf3_load : 5
		weight_buf_14_load : 5
	State 4
		data : 1
		sext_ln32 : 2
		weight : 1
		sext_ln33 : 2
		mul_ln61 : 3
		store_ln61 : 4
	State 5
		zext_ln65 : 1
		shl_ln77 : 1
		zext_ln77 : 1
		output_buf5_addr : 2
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
	State 6
		add_ln70 : 1
		zext_ln70 : 2
		output_reg_addr_1 : 3
		icmp_ln68 : 1
		add_ln68 : 1
		br_ln68 : 2
		output_reg_load : 4
		temp : 1
	State 7
		output_reg_load_cast1_i : 1
		sum_1 : 2
	State 8
		add_ln75 : 1
		store_ln75 : 2
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln55_fu_230        |    0    |    0    |    9    |
|          |         add_ln59_fu_245        |    0    |    0    |    10   |
|          |         add_ln61_fu_258        |    0    |    0    |    9    |
|          |         add_ln57_fu_274        |    0    |    0    |    9    |
|    add   |         add_ln65_fu_341        |    0    |    0    |    9    |
|          |         add_ln70_fu_347        |    0    |    0    |    9    |
|          |         add_ln68_fu_363        |    0    |    0    |    9    |
|          |          sum_1_fu_377          |    0    |    0    |    24   |
|          |         add_ln75_fu_387        |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln61_fu_310        |    0    |    0    |    40   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln55_fu_224        |    0    |    0    |    8    |
|   icmp   |        icmp_ln57_fu_268        |    0    |    0    |    8    |
|          |        icmp_ln65_fu_335        |    0    |    0    |    8    |
|          |        icmp_ln68_fu_357        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|    mux   |           data_fu_284          |    0    |    0    |    9    |
|          |          weight_fu_297         |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|   read   |       p_read_1_read_fu_68      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_202           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |         shl_ln61_fu_218        |    0    |    0    |    0    |
|          |         shl_ln77_fu_324        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln59_fu_241        |    0    |    0    |    0    |
|          |       zext_ln59_1_fu_250       |    0    |    0    |    0    |
|   zext   |        zext_ln61_fu_263        |    0    |    0    |    0    |
|          |        zext_ln65_fu_320        |    0    |    0    |    0    |
|          |        zext_ln77_fu_330        |    0    |    0    |    0    |
|          |        zext_ln70_fu_352        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        sext_ln32_fu_293        |    0    |    0    |    0    |
|   sext   |        sext_ln33_fu_306        |    0    |    0    |    0    |
|          | output_reg_load_cast1_i_fu_373 |    0    |    0    |    0    |
|          |        sext_ln68_fu_383        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   217   |
|----------|--------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|  output_reg |    0   |   16   |    1   |    0   |
|output_temp_0|    0   |   32   |    1   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   48   |    2   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln55_reg_421     |    2   |
|     add_ln57_reg_461     |    2   |
|     add_ln65_reg_484     |    2   |
|     add_ln68_reg_497     |    2   |
|       ci_1_reg_179       |    2   |
|        ci_reg_168        |    2   |
|  input_buf1_addr_reg_433 |    3   |
| input_buf_12_addr_reg_438|    3   |
|       ki_1_reg_426       |    2   |
|       ki_3_reg_407       |    2   |
|        ki_reg_395        |    2   |
| output_buf5_addr_reg_476 |    2   |
| output_reg_addr_1_reg_489|    2   |
|  output_reg_addr_reg_453 |    2   |
|output_temp_0_addr_reg_502|    1   |
|     shl_ln61_reg_413     |    2   |
|     shl_ln77_reg_471     |    2   |
|       sum_1_reg_507      |   17   |
|        sum_reg_190       |   17   |
|        tmp_reg_402       |    3   |
| weight_buf3_addr_reg_443 |    3   |
|weight_buf_14_addr_reg_448|    3   |
|     zext_ln65_reg_466    |   64   |
+--------------------------+--------+
|           Total          |   142  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_120 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_126 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_132 |  p0  |   3  |   2  |    6   ||    14   |
| grp_access_fu_157 |  p0  |   2  |   1  |    2   ||    9    |
|    sum_reg_190    |  p0  |   2  |  17  |   34   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   66   ||  3.481  ||    68   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   217  |    -   |
|   Memory  |    0   |    -   |    -   |   48   |    2   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   68   |    -   |
|  Register |    -   |    -   |    -   |   142  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    0   |    3   |   190  |   287  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
