#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 16 19:12:11 2023
# Process ID: 54664
# Current directory: /home/lucas/Desktop/fpga
# Command line: vivado
# Log file: /home/lucas/Desktop/fpga/vivado.log
# Journal file: /home/lucas/Desktop/fpga/vivado.jou
# Running On: acomputer, OS: Linux, CPU Frequency: 4318.301 MHz, CPU Physical cores: 8, Host memory: 16446 MB
#-----------------------------------------------------------
start_gui
create_project Synchonous_Sequential_Logic /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic -part xc7a35tcpg236-1
file mkdir /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new
close [ open /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop.sv w ]
add_files /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop.sv
close [ open /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector.sv w ]
add_files /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector.sv
import_files -fileset constrs_1 -force -norecurse /home/lucas/Desktop/fpga/Basys-3-Master.xdc
update_compile_order -fileset sources_1
close [ open /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop_tb.sv w ]
add_files /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/d_flipflop_tb.sv
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
source d_flipflop_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
launch_simulation
source d_flipflop_tb.tcl
close_sim
launch_simulation
source d_flipflop_tb.tcl
close_sim
launch_simulation
source d_flipflop_tb.tcl
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
close_sim
launch_simulation
source d_flipflop_tb.tcl
reset_run synth_1
close_sim
launch_simulation
source d_flipflop_tb.tcl
close [ open /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector_tb.sv w ]
add_files /home/lucas/Desktop/fpga/Synchonous_Sequential_Logic/Synchonous_Sequential_Logic.srcs/sources_1/new/sequence_detector_tb.sv
update_compile_order -fileset sources_1
close_sim
launch_simulation
source d_flipflop_tb.tcl
set_property top sequence_detector_tb [current_fileset]
set_property top sequence_detector_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
close_sim
launch_simulation
source sequence_detector_tb.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source sequence_detector_tb.tcl
set_property top sequence_detector [current_fileset]
close_sim
launch_simulation
source sequence_detector_tb.tcl
update_compile_order -fileset sources_1
synth_design -top sequence_detector -part xc7a35tcpg236-1 -lint 
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_sim
close_sim
