m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/modeltech64_10.5/examples
T_opt
!s110 1596037659
V=QdPSMl9@?PiKBM@:;H@:0
04 9 4 work testbench fast 0
=1-54e1adaf279e-5f219a1b-205-4674
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
T_opt1
!s110 1596037789
V?;FIh6XeQ]2XjU2RgT:[V3
04 10 4 work testbench2 fast 0
=1-54e1adaf279e-5f219a9d-109-4f44
R1
R2
n@_opt1
R3
vcordic
Z4 !s110 1596037652
!i10b 1
!s100 ?nkXH@`zFKMGMecMa2Me?1
IcezYa;]l6IM`jgK4VOQmE1
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog
w1596037323
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_top.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_top.v
L0 1
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1596037652.000000
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_top.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vcordic_stage
R4
!i10b 1
!s100 dTkIKe8ZQC:a2oQ<G2i553
Izz]5hg<g3niXkhEcB6:D=1
R5
R6
w1595921228
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_stage.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_stage.v
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_stage.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/cordic_stage.v|
!i113 0
R9
R2
vtestbench
R4
!i10b 1
!s100 82VVK6ePUlh5C67b4lF<?1
I[nfFAkMhTc?4=GjHWAY1F3
R5
R6
w1596037375
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench.v
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench.v|
!i113 0
R9
R2
vtestbench2
R4
!i10b 1
!s100 J<DlMh3ZDgLQfob]XV;3X3
Ib3Z<0E7hJc:AoS]Y1L1<Z1
R5
R6
w1596037365
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench2.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench2.v
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench2.v|
!i113 0
R9
R2
vtestbench3
R4
!i10b 1
!s100 <9Y14gcX;z0O2^Q6V0FQS1
IDdJ6A>DFLoP4=G8OgikeQ2
R5
R6
w1596037391
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench3.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench3.v
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench3.v|
!i113 0
R9
R2
vtestbench4
R4
!i10b 1
!s100 T2RWP?o3?`458_Pk?U=JM1
Id]lGAMCX^67?ISoPJiI4m1
R5
R6
w1596037409
8C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench4.v
FC:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench4.v
L0 1
R7
r1
!s85 0
31
R8
!s107 C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/Lenovo/Desktop/dsdProject/CORDIC/Verilog/testbench4.v|
!i113 0
R9
R2
