 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Wed Feb  3 10:08:19 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)
    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)
    saed32lvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db)

Number of ports:                          102
Number of nets:                          3579
Number of cells:                         3143
Number of combinational cells:           2897
Number of sequential cells:               244
Number of macros/black boxes:               0
Number of buf/inv:                        310
Number of references:                      85

Combinational area:               7695.480297
Buf/Inv area:                      409.425985
Noncombinational area:            1623.980211
Macro/Black Box area:                0.000000
Net Interconnect area:            2079.240449

Total cell area:                  9319.460507
Total area:                      11398.700956
1
