
<html><head><title>Supported DRD Constraints and Checks</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-10-26" />
<meta name="CreateTime" content="1698324209" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Multi-Technology Solution that binds package designing in Virtuoso Studio and Allegro Package Designer Plus" />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Supported DRD Constraints and Checks" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-26" />
<meta name="ModifiedTime" content="1698324209" />
<meta name="NextFile" content="co_design.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap6_tk_verify_perform_drd.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Supported DRD Constraints and Checks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="DRD Checks" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vmtUserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="chap6_tk_verify_perform_drd.html" title="Performing DRD Checks">Performing DRD Checks</a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="co_design.html" title="Edit-in-Concert">Edit-in-Concert</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_drd_constraints" title="Supported DRD Constraints and Checks"></a><h2>
<a id="pgfId-952860"></a>Supported DRD Constraints and Checks</h2>

<p>
<a id="pgfId-952861"></a>DRD supports the following constraints for verifying a layout.</p>
<ul><li>
<a id="pgfId-952863"></a><a href="../ascitechconstr/constr_packaging_re_pkgMaxBondwireLength.html">pkgMaxBondwireLength</a></li><li>
<a id="pgfId-952865"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinBondwireLength.html">pkgMinBondwireLength</a></li><li>
<a id="pgfId-952867"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinBondwireSpacing.html">pkgMinBondwireSpacing</a></li><li>
<a id="pgfId-952869"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinBondwireWidth.html">pkgMinBondwireWidth</a></li><li>
<a id="pgfId-952871"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinHoleSpacing.html">pkgMinHoleSpacing</a></li><li>
<a id="pgfId-952873"></a><a href="../ascitechconstr/constr_packaging_re_pkgMaxLineWidth.html">pkgMaxLineWidth</a></li><li>
<a id="pgfId-952875"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinLineWidth.html">pkgMinLineWidth</a></li><li>
<a id="pgfId-952877"></a><a href="../ascitechconstr/constr_packaging_re_pkgMinSpacing.html">pkgMinSpacing</a></li></ul>








<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-961279"></a>The DRD checker ignores constraints with negative spacing values.</div>

<p>
<a id="pgfId-962836"></a>The following DRD checks are performed for verifying a layout.</p>

<h4>
<a id="pgfId-952879"></a><a id="37418"></a>Overlap Checking</h4>

<p>
<a id="pgfId-952880"></a>DRD checks if the PR boundaries of two SMD or die instances placed next to each other overlap. If the Pcell parameter of the instances, <code>flipOverY</code>, is set to <code>nil</code>, they are placed on the top of the board. If the parameter is set to <code>t</code>, the instances are placed on the bottom of the board. In either case, the PR boundaries of the instances must be non-overlapping.</p>
<p>
<a id="pgfId-952881"></a>To perform overlap checking, select the <em>Component Overlap Check</em> check box on the <em>Process Rules</em> page of the Batch Checker form. Alternatively, set the <code>drdEditApkDrcComponentOverlap</code> environment variable to <code>t</code> in your <code>.cdsinit</code> or <code>.cdsenv</code> file.</p>

<h4>
<a id="pgfId-958669"></a>Supporte<a id="net_overrides"></a>d Net Overrides</h4>

<p>
<a id="pgfId-958671"></a>DRD supports the following net overrides for verifying a layout:</p>
<ul><li>
<a id="pgfId-958673"></a>Net: Set of constraints applied to a net</li><li>
<a id="pgfId-958674"></a>Net Group: Set of constraints applied to a group of nets</li><li>
<a id="pgfId-958675"></a>Net Class: Set of constraints applied to a mix of nets and net groups</li><li>
<a id="pgfId-958676"></a>Net Class-Class: Set of constraints applied between two net classes</li></ul>



<p>
<a id="pgfId-958678"></a>For more information on net overrides, see <em>Allegro&#174; Platform Constraints Reference</em> and <em>Allegro&#174; Constraint Manager User Guide</em>.</p>

<h4>
<a id="pgfId-958865"></a><a id="region_overrides"></a>DRD Region Overrides</h4>

<p>
<a id="pgfId-958905"></a>DRD supports region overrides for verifying a layout. A layout can have multiple regions, with each region having a separate set of region-specific constraints. All shapes in a region are checked against their own region-specific constraints. </p>
<p>
<a id="pgfId-958906"></a>Region-specific constraints override net, design, and foundry constraints. When regions are hierarchical, the constraints of an inner region override the constraints of outer regions.</p>
<p>
<a id="pgfId-958901"></a>For more information on net overrides, see <em>Allegro&#174; Platform Constraints Reference</em> and <em>Allegro&#174; Constraint Manager User Guide</em>.</p>

<h4>
<a id="pgfId-961057"></a><a id="minspacing"></a>Reporting minSpacing and Short Violations</h4>

<p>
<a id="pgfId-961058"></a>DRD reports <code>minSpacing</code> and short violations between shapes on top-level nets and shapes on local nets, which are shapes in the hierarchy with no top-level net. However, DRD does not report such violations for a shape on the top-level net in the <code>minSpacing</code> halo around the same top-level pin.</p>
<p>
<a id="pgfId-961059"></a>For example, consider an inductor that has pins on nets A and B and its coil shape over net C. DRD reports short violations between the inductor coil shape and all nets at the top level, except when a shape on the top level of net B is within the <code>minSpacing</code> value for pin B. This allows the connection to pin B without DRC violations. DRD reports shorts violations for shapes on net A that are near pin B and for shapes on net B that are near pin A. </p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap6_tk_verify_perform_drd.html" id="prev" title="Performing DRD Checks">Performing DRD Checks</a></em></b><b><em><a href="co_design.html" id="nex" title="Edit-in-Concert">Edit-in-Concert</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>