Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\2_HLS\7_HPS_\4_Slave_DMA\DE10_Standard_GHRD\soc_system.qsys --block-symbol-file --output-directory=D:\2_HLS\7_HPS_\4_Slave_DMA\DE10_Standard_GHRD\soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 18.1]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding camelliaCBC_0 [camelliaCBC 1.0]
Progress: Reading input file
Progress: Adding camelliaCBC_internal_inst [camelliaCBC_internal 1.0]
Progress: Parameterizing module camelliaCBC_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module camelliaCBC_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding dma_1 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_1
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sgdma_0 [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_0
Progress: Adding sha3_256_0 [sha3_256 1.0]
Progress: Reading input file
Progress: Adding sha3_256_internal_inst [sha3_256_internal 1.0]
Progress: Parameterizing module sha3_256_internal_inst
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module sha3_256_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.dma_1: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\2_HLS\7_HPS_\4_Slave_DMA\DE10_Standard_GHRD\soc_system.qsys --synthesis=VERILOG --output-directory=D:\2_HLS\7_HPS_\4_Slave_DMA\DE10_Standard_GHRD\soc_system\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading DE10_Standard_GHRD/soc_system.qsys
Progress: Reading input file
Progress: Adding ILC [interrupt_latency_counter 18.1]
Progress: Parameterizing module ILC
Progress: Adding button_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module button_pio
Progress: Adding camelliaCBC_0 [camelliaCBC 1.0]
Progress: Parameterizing module camelliaCBC_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module dipsw_pio
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding dma_1 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_1
Progress: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module f2sdram_only_master
Progress: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module fpga_only_master
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module hps_only_master
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sgdma_0 [altera_avalon_sgdma 18.1]
Progress: Parameterizing module sgdma_0
Progress: Adding sha3_256_0 [sha3_256 1.0]
Progress: Parameterizing module sha3_256_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.dma_1: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sgdma_0: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Inserting clock-crossing logic between cmd_demux_004.src0 and cmd_mux_002.sink2
Info: Inserting clock-crossing logic between cmd_demux_005.src0 and cmd_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_demux_002.src2 and rsp_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src3 and rsp_mux_005.sink0
Info: Inserting clock-crossing logic between mm_bridge_0_m0_to_camelliaCBC_0_avs_cra_cmd_width_adapter.src and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between sgdma_0_m_write_to_camelliaCBC_0_avs_cra_cmd_width_adapter.src and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between sgdma_0_m_write_to_sha3_256_0_avs_cra_cmd_width_adapter.src and cmd_mux_012.sink0
Info: Inserting clock-crossing logic between camelliaCBC_0_avs_cra_to_mm_bridge_0_m0_rsp_width_adapter.src and rsp_mux.sink2
Info: Inserting clock-crossing logic between camelliaCBC_0_avs_cra_to_sgdma_0_m_write_rsp_width_adapter.src and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between sha3_256_0_avs_cra_to_sgdma_0_m_write_rsp_width_adapter.src and rsp_mux_002.sink2
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: camelliaCBC_0: "soc_system" instantiated camelliaCBC "camelliaCBC_0"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0005_dma_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0005_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2023.07.16 12:56:55 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: dma_1: softresetEnable = 1
Info: dma_1: Starting RTL generation for module 'soc_system_dma_1'
Info: dma_1:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_1 --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0006_dma_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0006_dma_1_gen//soc_system_dma_1_component_configuration.pl  --do_build_sim=0  ]
Info: dma_1: # 2023.07.16 12:56:55 (*)   soc_system_dma_1: allowing these transactions: doubleword, word, hw, byte_access
Info: dma_1: Done RTL generation for module 'soc_system_dma_1'
Info: dma_1: "soc_system" instantiated altera_avalon_dma "dma_1"
Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0007_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0008_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0008_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0010_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0011_onchip_memory2_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0011_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'
Info: onchip_memory2_1: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sgdma_0: Starting RTL generation for module 'soc_system_sgdma_0'
Info: sgdma_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_sgdma_0 --dir=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0013_sgdma_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/thath/AppData/Local/Temp/alt9553_1769168881289704969.dir/0013_sgdma_0_gen//soc_system_sgdma_0_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_0: Done RTL generation for module 'soc_system_sgdma_0'
Info: sgdma_0: "soc_system" instantiated altera_avalon_sgdma "sgdma_0"
Info: sha3_256_0: "soc_system" instantiated sha3_256 "sha3_256_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: irq_synchronizer: "soc_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: camelliaCBC_internal_inst: "camelliaCBC_0" instantiated camelliaCBC_internal "camelliaCBC_internal_inst"
Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sha3_256_internal_inst: "sha3_256_0" instantiated sha3_256_internal "sha3_256_internal_inst"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/dspba_library_ver.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_pkg.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_data_fifo.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fifo.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_altera_syncram_wrapped.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_scfifo_wrapped.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_decoder.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ecc_encoder.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ll_fifo.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ll_ram_fifo.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_valid_fifo_counter.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_dspba_valid_fifo_counter.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_staging_reg.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mid_speed_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_latency_one_ram_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_latency_zero_ram_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_fifo_zero_width.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_high_speed_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_low_latency_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_zero_latency_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fanout_pipeline.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_std_synchronizer_nocut.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_lookahead.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_handler.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_lfsr.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mlab_fifo.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_parameter_assert.svh
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pop.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_push.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_token_fifo_counter.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_pipeline.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_dspba_buffer.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_memory_depth_quantization_pkg.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord_stall_latency.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iord_stall_valid.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_shift_register_no_reset.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_top.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_permute_address.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_pipelined.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_enabled.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_simple.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_host.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_non_aligned_write.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_read_cache.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_atomic.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_prefetch_block.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_wide_wrapper.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_streaming_prefetch.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_toggle_detect.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_debug_mem.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_global_load_store.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_burst_coalescer.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_data_aligner.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_read_cache.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_read_data_alignment.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_unaligned_controller.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_word_coalescer.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_lsu_write_kernel_downstream.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_full_detector.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_tessellated_incr_decr_decr.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ffwdsrc.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ffwddst.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr_stall_latency.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_iowr_stall_valid.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_loop_profiler.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_sim_latency_tracker.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_loop_limiter.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_reset_wire.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_avm_to_ic.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_mem1x.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_ecc.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_tall_depth_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_remaining_width.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bits_per_enable.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_short_depth_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bottom_width_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_bottom_depth_stitch.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_local_mem_router.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_arb_intf.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_intf.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_endpoint.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_rrp.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/acl_ic_agent_wrp.v
Info: sgdma_0_descriptor_read_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sgdma_0_descriptor_read_translator"
Info: sgdma_0_descriptor_read_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sgdma_0_descriptor_read_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: sgdma_0_descriptor_read_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "sgdma_0_descriptor_read_limiter"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_f2h_axi_slave_wr_cmd_width_adapter"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: mm_bridge_0_s0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: mm_bridge_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: mm_bridge_0_s0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "mm_bridge_0_s0_burst_adapter"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_2" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_2" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_2" instantiated altera_merlin_router "router_008"
Info: router_009: "mm_interconnect_2" instantiated altera_merlin_router "router_009"
Info: router_016: "mm_interconnect_2" instantiated altera_merlin_router "router_016"
Info: router_017: "mm_interconnect_2" instantiated altera_merlin_router "router_017"
Info: router_018: "mm_interconnect_2" instantiated altera_merlin_router "router_018"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_demux_005: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_012: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_012"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_012: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter_002: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_3" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/2_HLS/7_HPS_/4_Slave_DMA/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 105 modules, 1053 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
