
---------- Begin Simulation Statistics ----------
final_tick                               9496748938312                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119324                       # Simulator instruction rate (inst/s)
host_mem_usage                               16951648                       # Number of bytes of host memory used
host_op_rate                                   190768                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    83.81                       # Real time elapsed on the host
host_tick_rate                               80405059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      15987420                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006738                       # Number of seconds simulated
sim_ticks                                  6738387812                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            30                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          22                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               36                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         36                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     15                       # Number of float alu accesses
system.cpu.num_fp_insts                            15                       # number of float instructions
system.cpu.num_fp_register_reads                   13                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  14                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    22                       # Number of integer alu accesses
system.cpu.num_int_insts                           22                       # number of integer instructions
system.cpu.num_int_register_reads                  39                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        15     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       4     13.33%     63.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     10.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      3.33%     76.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     76.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   6     20.00%     96.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      3.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         30                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190985                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        386287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       718946                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6251                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       721542                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       684324                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       718946                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        34622                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          721906                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              94                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          581                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           3584054                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3812135                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6252                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             702896                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1367849                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        89464                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       15987390                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     24204959                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.660501                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.004291                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     20925858     86.45%     86.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       806468      3.33%     89.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       380082      1.57%     91.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       182119      0.75%     92.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       115024      0.48%     92.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       137303      0.57%     93.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       246794      1.02%     94.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        43462      0.18%     94.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1367849      5.65%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     24204959                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           10124953                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           55                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9721787                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3494514                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch         6185                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass         3780      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      5776119     36.13%     36.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2875      0.02%     36.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          323      0.00%     36.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1583396      9.90%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       174240      1.09%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            2      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     47.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      2038865     12.75%     59.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        29042      0.18%     60.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        58080      0.36%     60.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1828457     11.44%     71.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        29040      0.18%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       537666      3.36%     75.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        60562      0.38%     75.83% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2956848     18.49%     94.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       908095      5.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     15987390                       # Class of committed instruction
system.switch_cpus.commit.refs                4463171                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15987390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.423877                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.423877                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      21218519                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       16164439                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           763910                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1294381                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6410                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        935602                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3506231                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2728                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              969471                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   443                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              721906                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1070537                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              23123048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10184968                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           12820                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.029783                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1089262                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       684418                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.420193                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     24218824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.673137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.034104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         21394698     88.34%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           226777      0.94%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           197194      0.81%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           193316      0.80%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           349540      1.44%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           139290      0.58%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           228205      0.94%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           280796      1.16%     95.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1209008      4.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     24218824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14187794                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9198162                       # number of floating regfile writes
system.switch_cpus.idleCycles                   19945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts         6606                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           703695                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.697869                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5361412                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             969471                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 222878.716000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         9619329                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3514540                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           52                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       974482                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16076686                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4391941                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        15524                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16915496                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          78282                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          3881                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6410                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        138150                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        94873                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         3671                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        20007                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5819                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          172                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          895                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5711                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          17110627                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16020869                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.660354                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          11299074                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.660961                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16022545                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16026948                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         5120159                       # number of integer regfile writes
system.switch_cpus.ipc                       0.412562                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.412562                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         3901      0.02%      0.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5807123     34.30%     34.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2878      0.02%     34.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           335      0.00%     34.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1593793      9.41%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     43.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       174241      1.03%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           16      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     44.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      2038994     12.04%     56.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        29042      0.17%     57.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        58081      0.34%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1828491     10.80%     68.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        29040      0.17%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       735184      4.34%     72.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        61855      0.37%     73.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      3659906     21.62%     94.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       908144      5.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16931024                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        11132165                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     21972695                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     10134151                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10208083                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              444380                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026246                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           18874      4.25%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           5566      1.25%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        39546      8.90%     14.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     14.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv          174      0.04%     14.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     14.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        51781     11.65%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         132426     29.80%     55.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           287      0.06%     55.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       195636     44.02%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           90      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        6239338                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36554188                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5886718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5957953                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16076530                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16931024                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined        89180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1635                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       145022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     24218824                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.699085                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.606027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     18914835     78.10%     78.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1348833      5.57%     83.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       973573      4.02%     87.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       886716      3.66%     91.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       817347      3.37%     94.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       547558      2.26%     96.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       338221      1.40%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       195535      0.81%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       196206      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     24218824                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.698510                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1070539                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    14                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       260704                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       257016                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3514540                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       974482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6802047                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 24238769                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        14479300                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      18085605                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1610652                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1084092                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           6917                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        142552                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      38189443                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       16126601                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     18252376                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1870607                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4847743                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6410                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6778413                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           166624                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     14249829                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     14362401                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4905530                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38913964                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            32167709                       # The number of ROB writes
system.switch_cpus.timesIdled                     141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       288459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       577651                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            243                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             167947                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        51029                       # Transaction distribution
system.membus.trans_dist::CleanEvict           139956                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27354                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        167948                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       581587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       581587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 581587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15765056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15765056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15765056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195302                       # Request fanout histogram
system.membus.reqLayer2.occupancy           710620744                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1035948484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6738387812                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            232104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       152665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          327014                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57085                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           218                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       231888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       866404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                866840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24998784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               25012736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          191220                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3265920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           480412                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000506                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022485                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 480169     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    243      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             480412                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          217094926                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         240999312                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            180978                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        93890                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93890                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        93890                       # number of overall hits
system.l2.overall_hits::total                   93890                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          217                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       195081                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          217                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       195081                       # number of overall misses
system.l2.overall_misses::total                195302                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     15876024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15022641284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15038517308                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     15876024                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15022641284                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15038517308                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          217                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       288971                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               289192                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          217                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       288971                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              289192                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.675089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.675089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73161.400922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77007.198466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77001.348209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73161.400922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77007.198466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77001.348209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               51030                       # number of writebacks
system.l2.writebacks::total                     51030                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       195081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       195081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     14636318                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13910741002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13925377320                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     14636318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13910741002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13925377320                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.675089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.675323                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.675089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.675323                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67448.470046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71307.513300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71303.225430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67448.470046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71307.513300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71303.225430                       # average overall mshr miss latency
system.l2.replacements                         191220                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks       101635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           101635                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       101635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       101635                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        29732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29732                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27354                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2003155966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2003155966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        57086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.479172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 73230.824230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73230.824230                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27354                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1847251068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1847251068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.479172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67531.295898                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67531.295898                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     15876024                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15876024                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73161.400922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72825.798165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     14636318                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14636318                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67448.470046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67448.470046                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        64158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64158                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       167727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          167730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13019485318                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13019485318                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       231885                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        231888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.723320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 77623.073912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77621.685554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       167727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       167727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12063489934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12063489934                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.723320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71923.363168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71923.363168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4048.425820                       # Cycle average of tags in use
system.l2.tags.total_refs                      577640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    195316                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.957464                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9490010550800                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.629158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.022441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.070049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.859880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4041.844292                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988385                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4816524                       # Number of tag accesses
system.l2.tags.data_accesses                  4816524                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12485120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12499264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        13888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3265856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3265856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       195080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        51029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              51029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              9498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             28493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2061027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1852834884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1854933902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         9498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2061027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2070525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      484664298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            484664298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      484664298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             9498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            28493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2061027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1852834884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2339598201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     51029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    195078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000070223820                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413929                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              47903                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      51029                       # Number of write requests accepted
system.mem_ctrls.readBursts                    195298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    51029                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3048                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3365070276                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732746840                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6654228666                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17230.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34072.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45755                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                195298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                51029                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   74115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   79537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   25980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.604539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.702598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   361.041521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        38002     67.17%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2378      4.20%     71.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1691      2.99%     74.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1432      2.53%     76.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1390      2.46%     79.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1154      2.04%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1079      1.91%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2429      4.29%     87.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7017     12.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56572                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.739172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.798799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.735169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2797     88.43%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          329     10.40%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.89%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.03%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            6      0.19%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3163                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.125830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.117570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2985     94.37%     94.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.44%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              120      3.79%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      1.04%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.32%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3163                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12498880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3264384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12499072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3265856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1854.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1854.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    484.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6738298380                       # Total gap between requests
system.mem_ctrls.avgGap                      27355.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        13888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12484992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3264384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2061027.116199467331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1852815888.359261274338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 484445848.335806608200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       195081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        51029                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      6615030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6647613636                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 162064248986                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30484.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34076.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3175924.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         300665409.408000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         148400162.063999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        654056174.016001                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       131201917.056000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     557586445.919995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3292528444.127993                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     223095304.488000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5307533857.079999                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        787.656336                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    468285488                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    224900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6045192294                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         295397601.408000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         145789625.519999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        638509251.744002                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       128301921.216000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     557586445.919995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3330155135.999990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     191463006.672001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5287202988.480005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        784.639165                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    395008080                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    224900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6118469702                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 9490010550500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10030                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6738377782                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1070088                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1070109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1070088                       # number of overall hits
system.cpu.icache.overall_hits::total         1070109                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            449                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           449                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     27082482                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27082482                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     27082482                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27082482                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           22                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1070536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1070558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           22                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1070536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1070558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045455                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045455                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60451.968750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60317.331849                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60451.968750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60317.331849                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          231                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          231                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          217                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          217                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          217                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16058114                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16058114                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16058114                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16058114                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000203                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000203                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000203                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000203                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74000.525346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74000.525346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74000.525346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74000.525346                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1070088                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1070109                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           449                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     27082482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27082482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1070536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1070558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045455                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000418                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60451.968750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60317.331849                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          217                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16058114                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16058114                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000203                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74000.525346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74000.525346                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.070635                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1070327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               218                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4909.756881                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9490010550800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.069925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8564682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8564682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3686862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3686866                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3686862                       # number of overall hits
system.cpu.dcache.overall_hits::total         3686866                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       783190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         783193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       783190                       # number of overall misses
system.cpu.dcache.overall_misses::total        783193                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  37847003394                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37847003394                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  37847003394                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37847003394                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4470052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4470059                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4470052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4470059                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.428571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.175208                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.175209                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.428571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.175208                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.175209                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 48324.165776                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48323.980671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 48324.165776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48323.980671                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6638670                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            103040                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.428086                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       101635                       # number of writebacks
system.cpu.dcache.writebacks::total            101635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       494219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       494219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       494219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       494219                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       288971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       288971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       288971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       288971                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15832465564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15832465564                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15832465564                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15832465564                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.064646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.064646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064646                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54789.115738                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54789.115738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 54789.115738                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54789.115738                       # average overall mshr miss latency
system.cpu.dcache.replacements                 288459                       # number of replacements
system.cpu.dcache.csize                      27999803                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2775295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2775298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       726103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        726106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  35588020714                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  35588020714                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3501398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3501404                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.207375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.207376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 49012.358734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49012.156233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       494218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       494218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       231885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       231885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13605226314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13605226314                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.066226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.066226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 58672.300123                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58672.300123                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       911567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         911568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        57087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57087                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2258982680                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2258982680                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       968654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       968655                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.058934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39570.877433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39570.877433                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        57086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        57086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2227239250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2227239250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.058933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39015.507305                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39015.507305                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 9496748938312                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.362805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3975837                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            288971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.758602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9490010552190                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.362799                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          381                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36049443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36049443                       # Number of data accesses

---------- End Simulation Statistics   ----------
