@N|Running in 64-bit mode
@N: CD720 :"C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd":7:7:7:8|Top entity is set to db.
@N: CD630 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD233 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd":34:15:34:16|Using sequential encoding for type state_t
@N: CD630 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_any_octant.vhd":7:7:7:21|Synthesizing work.draw_any_octant.comb 
@N: CD630 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\draw_octant.vhd":10:7:10:17|Synthesizing work.draw_octant.comb 
@N: CL201 :"H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\db.vhd":35:9:35:13|Trying to extract state machine for register state

