open_project hls-syn-conv 
set_top conv4 
open_solution sol1 
csynth_design 
export_design -flow syn -rtl verilog -format syn_dcp