{
	"design__instance__displacement__total": 77.18,
	"design__instance__displacement__mean": 0.054,
	"design__instance__displacement__max": 5.94,
	"route__wirelength__estimated": 6835.13,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 45,
	"design__die__area": 207200,
	"design__core__area": 191063,
	"design__instance__count": 934,
	"design__instance__area": 125700,
	"design__instance__count__stdcell": 933,
	"design__instance__area__stdcell": 2184.6,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 123515,
	"design__instance__utilization": 0.657897,
	"design__instance__utilization__stdcell": 0.0323414,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 470,
	"design__instance__count__class:tap_cell": 739,
	"design__instance__count__class:antenna_cell": 106,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 20,
	"design__instance__count__class:inverter": 25,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 24,
	"design__instance__count__class:multi_input_combinational_cell": 15,
	"design__io": 45,
	"design__die__area": 207200,
	"design__core__area": 191063,
	"design__instance__count": 934,
	"design__instance__area": 125700,
	"design__instance__count__stdcell": 933,
	"design__instance__area__stdcell": 2184.6,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 123515,
	"design__instance__utilization": 0.657897,
	"design__instance__utilization__stdcell": 0.0323414,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}