
Bicycle_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084a0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000408  08008560  08008560  00009560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008968  08008968  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000000  08008968  08008968  0000a1d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008968  08008968  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008968  08008968  00009968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800896c  0800896c  0000996c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008970  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  200001d4  08008b44  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  08008b44  0000a5f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc47  00000000  00000000  0000a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023f8  00000000  00000000  00019e43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  0001c240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c21  00000000  00000000  0001d1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012722  00000000  00000000  0001ddd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131eb  00000000  00000000  000304f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006c536  00000000  00000000  000436de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000afc14  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004930  00000000  00000000  000afc58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  000b4588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008548 	.word	0x08008548

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	08008548 	.word	0x08008548

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff69 	bl	8001314 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fea9 	bl	80011a4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff5b 	bl	8001314 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff51 	bl	8001314 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fed3 	bl	800122c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fec9 	bl	800122c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	b083      	sub	sp, #12
 80004b6:	9000      	str	r0, [sp, #0]
 80004b8:	9101      	str	r1, [sp, #4]
 80004ba:	030c      	lsls	r4, r1, #12
 80004bc:	004f      	lsls	r7, r1, #1
 80004be:	0fce      	lsrs	r6, r1, #31
 80004c0:	0a61      	lsrs	r1, r4, #9
 80004c2:	9c00      	ldr	r4, [sp, #0]
 80004c4:	031d      	lsls	r5, r3, #12
 80004c6:	0f64      	lsrs	r4, r4, #29
 80004c8:	430c      	orrs	r4, r1
 80004ca:	9900      	ldr	r1, [sp, #0]
 80004cc:	9200      	str	r2, [sp, #0]
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	00c8      	lsls	r0, r1, #3
 80004d2:	0059      	lsls	r1, r3, #1
 80004d4:	0d4b      	lsrs	r3, r1, #21
 80004d6:	4699      	mov	r9, r3
 80004d8:	9a00      	ldr	r2, [sp, #0]
 80004da:	9b01      	ldr	r3, [sp, #4]
 80004dc:	0a6d      	lsrs	r5, r5, #9
 80004de:	0fd9      	lsrs	r1, r3, #31
 80004e0:	0f53      	lsrs	r3, r2, #29
 80004e2:	432b      	orrs	r3, r5
 80004e4:	469a      	mov	sl, r3
 80004e6:	9b00      	ldr	r3, [sp, #0]
 80004e8:	0d7f      	lsrs	r7, r7, #21
 80004ea:	00da      	lsls	r2, r3, #3
 80004ec:	4694      	mov	ip, r2
 80004ee:	464a      	mov	r2, r9
 80004f0:	46b0      	mov	r8, r6
 80004f2:	1aba      	subs	r2, r7, r2
 80004f4:	428e      	cmp	r6, r1
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b0      	b.n	800065c <__aeabi_dadd+0x1b4>
 80004fa:	2a00      	cmp	r2, #0
 80004fc:	dc00      	bgt.n	8000500 <__aeabi_dadd+0x58>
 80004fe:	e078      	b.n	80005f2 <__aeabi_dadd+0x14a>
 8000500:	4649      	mov	r1, r9
 8000502:	2900      	cmp	r1, #0
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0x60>
 8000506:	e0e9      	b.n	80006dc <__aeabi_dadd+0x234>
 8000508:	49c9      	ldr	r1, [pc, #804]	@ (8000830 <__aeabi_dadd+0x388>)
 800050a:	428f      	cmp	r7, r1
 800050c:	d100      	bne.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e195      	b.n	800083c <__aeabi_dadd+0x394>
 8000510:	2501      	movs	r5, #1
 8000512:	2a38      	cmp	r2, #56	@ 0x38
 8000514:	dc16      	bgt.n	8000544 <__aeabi_dadd+0x9c>
 8000516:	2180      	movs	r1, #128	@ 0x80
 8000518:	4653      	mov	r3, sl
 800051a:	0409      	lsls	r1, r1, #16
 800051c:	430b      	orrs	r3, r1
 800051e:	469a      	mov	sl, r3
 8000520:	2a1f      	cmp	r2, #31
 8000522:	dd00      	ble.n	8000526 <__aeabi_dadd+0x7e>
 8000524:	e1e7      	b.n	80008f6 <__aeabi_dadd+0x44e>
 8000526:	2120      	movs	r1, #32
 8000528:	4655      	mov	r5, sl
 800052a:	1a8b      	subs	r3, r1, r2
 800052c:	4661      	mov	r1, ip
 800052e:	409d      	lsls	r5, r3
 8000530:	40d1      	lsrs	r1, r2
 8000532:	430d      	orrs	r5, r1
 8000534:	4661      	mov	r1, ip
 8000536:	4099      	lsls	r1, r3
 8000538:	1e4b      	subs	r3, r1, #1
 800053a:	4199      	sbcs	r1, r3
 800053c:	4653      	mov	r3, sl
 800053e:	40d3      	lsrs	r3, r2
 8000540:	430d      	orrs	r5, r1
 8000542:	1ae4      	subs	r4, r4, r3
 8000544:	1b45      	subs	r5, r0, r5
 8000546:	42a8      	cmp	r0, r5
 8000548:	4180      	sbcs	r0, r0
 800054a:	4240      	negs	r0, r0
 800054c:	1a24      	subs	r4, r4, r0
 800054e:	0223      	lsls	r3, r4, #8
 8000550:	d400      	bmi.n	8000554 <__aeabi_dadd+0xac>
 8000552:	e10f      	b.n	8000774 <__aeabi_dadd+0x2cc>
 8000554:	0264      	lsls	r4, r4, #9
 8000556:	0a64      	lsrs	r4, r4, #9
 8000558:	2c00      	cmp	r4, #0
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0xb6>
 800055c:	e139      	b.n	80007d2 <__aeabi_dadd+0x32a>
 800055e:	0020      	movs	r0, r4
 8000560:	f001 ff2a 	bl	80023b8 <__clzsi2>
 8000564:	0003      	movs	r3, r0
 8000566:	3b08      	subs	r3, #8
 8000568:	2120      	movs	r1, #32
 800056a:	0028      	movs	r0, r5
 800056c:	1aca      	subs	r2, r1, r3
 800056e:	40d0      	lsrs	r0, r2
 8000570:	409c      	lsls	r4, r3
 8000572:	0002      	movs	r2, r0
 8000574:	409d      	lsls	r5, r3
 8000576:	4322      	orrs	r2, r4
 8000578:	429f      	cmp	r7, r3
 800057a:	dd00      	ble.n	800057e <__aeabi_dadd+0xd6>
 800057c:	e173      	b.n	8000866 <__aeabi_dadd+0x3be>
 800057e:	1bd8      	subs	r0, r3, r7
 8000580:	3001      	adds	r0, #1
 8000582:	1a09      	subs	r1, r1, r0
 8000584:	002c      	movs	r4, r5
 8000586:	408d      	lsls	r5, r1
 8000588:	40c4      	lsrs	r4, r0
 800058a:	1e6b      	subs	r3, r5, #1
 800058c:	419d      	sbcs	r5, r3
 800058e:	0013      	movs	r3, r2
 8000590:	40c2      	lsrs	r2, r0
 8000592:	408b      	lsls	r3, r1
 8000594:	4325      	orrs	r5, r4
 8000596:	2700      	movs	r7, #0
 8000598:	0014      	movs	r4, r2
 800059a:	431d      	orrs	r5, r3
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	1964      	adds	r4, r4, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	0223      	lsls	r3, r4, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e12d      	b.n	8000816 <__aeabi_dadd+0x36e>
 80005ba:	4a9d      	ldr	r2, [pc, #628]	@ (8000830 <__aeabi_dadd+0x388>)
 80005bc:	3701      	adds	r7, #1
 80005be:	4297      	cmp	r7, r2
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0d3      	b.n	800076c <__aeabi_dadd+0x2c4>
 80005c4:	4646      	mov	r6, r8
 80005c6:	499b      	ldr	r1, [pc, #620]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c8:	08ed      	lsrs	r5, r5, #3
 80005ca:	4021      	ands	r1, r4
 80005cc:	074a      	lsls	r2, r1, #29
 80005ce:	432a      	orrs	r2, r5
 80005d0:	057c      	lsls	r4, r7, #21
 80005d2:	024d      	lsls	r5, r1, #9
 80005d4:	0b2d      	lsrs	r5, r5, #12
 80005d6:	0d64      	lsrs	r4, r4, #21
 80005d8:	0524      	lsls	r4, r4, #20
 80005da:	432c      	orrs	r4, r5
 80005dc:	07f6      	lsls	r6, r6, #31
 80005de:	4334      	orrs	r4, r6
 80005e0:	0010      	movs	r0, r2
 80005e2:	0021      	movs	r1, r4
 80005e4:	b003      	add	sp, #12
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	46bb      	mov	fp, r7
 80005ea:	46b2      	mov	sl, r6
 80005ec:	46a9      	mov	r9, r5
 80005ee:	46a0      	mov	r8, r4
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x150>
 80005f6:	e084      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005f8:	464a      	mov	r2, r9
 80005fa:	1bd2      	subs	r2, r2, r7
 80005fc:	2f00      	cmp	r7, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e16d      	b.n	80008de <__aeabi_dadd+0x436>
 8000602:	0025      	movs	r5, r4
 8000604:	4305      	orrs	r5, r0
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e127      	b.n	800085a <__aeabi_dadd+0x3b2>
 800060a:	1e56      	subs	r6, r2, #1
 800060c:	2a01      	cmp	r2, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e23b      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 8000612:	4d87      	ldr	r5, [pc, #540]	@ (8000830 <__aeabi_dadd+0x388>)
 8000614:	42aa      	cmp	r2, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e26a      	b.n	8000af0 <__aeabi_dadd+0x648>
 800061a:	2501      	movs	r5, #1
 800061c:	2e38      	cmp	r6, #56	@ 0x38
 800061e:	dc12      	bgt.n	8000646 <__aeabi_dadd+0x19e>
 8000620:	0032      	movs	r2, r6
 8000622:	2a1f      	cmp	r2, #31
 8000624:	dd00      	ble.n	8000628 <__aeabi_dadd+0x180>
 8000626:	e1f8      	b.n	8000a1a <__aeabi_dadd+0x572>
 8000628:	2620      	movs	r6, #32
 800062a:	0025      	movs	r5, r4
 800062c:	1ab6      	subs	r6, r6, r2
 800062e:	0007      	movs	r7, r0
 8000630:	4653      	mov	r3, sl
 8000632:	40b0      	lsls	r0, r6
 8000634:	40d4      	lsrs	r4, r2
 8000636:	40b5      	lsls	r5, r6
 8000638:	40d7      	lsrs	r7, r2
 800063a:	1e46      	subs	r6, r0, #1
 800063c:	41b0      	sbcs	r0, r6
 800063e:	1b1b      	subs	r3, r3, r4
 8000640:	469a      	mov	sl, r3
 8000642:	433d      	orrs	r5, r7
 8000644:	4305      	orrs	r5, r0
 8000646:	4662      	mov	r2, ip
 8000648:	1b55      	subs	r5, r2, r5
 800064a:	45ac      	cmp	ip, r5
 800064c:	4192      	sbcs	r2, r2
 800064e:	4653      	mov	r3, sl
 8000650:	4252      	negs	r2, r2
 8000652:	000e      	movs	r6, r1
 8000654:	464f      	mov	r7, r9
 8000656:	4688      	mov	r8, r1
 8000658:	1a9c      	subs	r4, r3, r2
 800065a:	e778      	b.n	800054e <__aeabi_dadd+0xa6>
 800065c:	2a00      	cmp	r2, #0
 800065e:	dc00      	bgt.n	8000662 <__aeabi_dadd+0x1ba>
 8000660:	e08e      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000662:	4649      	mov	r1, r9
 8000664:	2900      	cmp	r1, #0
 8000666:	d175      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000668:	4661      	mov	r1, ip
 800066a:	4653      	mov	r3, sl
 800066c:	4319      	orrs	r1, r3
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e0f6      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000672:	1e51      	subs	r1, r2, #1
 8000674:	2a01      	cmp	r2, #1
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e191      	b.n	800099e <__aeabi_dadd+0x4f6>
 800067a:	4d6d      	ldr	r5, [pc, #436]	@ (8000830 <__aeabi_dadd+0x388>)
 800067c:	42aa      	cmp	r2, r5
 800067e:	d100      	bne.n	8000682 <__aeabi_dadd+0x1da>
 8000680:	e0dc      	b.n	800083c <__aeabi_dadd+0x394>
 8000682:	2501      	movs	r5, #1
 8000684:	2938      	cmp	r1, #56	@ 0x38
 8000686:	dc14      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000688:	000a      	movs	r2, r1
 800068a:	2a1f      	cmp	r2, #31
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x1e8>
 800068e:	e1a2      	b.n	80009d6 <__aeabi_dadd+0x52e>
 8000690:	2120      	movs	r1, #32
 8000692:	4653      	mov	r3, sl
 8000694:	1a89      	subs	r1, r1, r2
 8000696:	408b      	lsls	r3, r1
 8000698:	001d      	movs	r5, r3
 800069a:	4663      	mov	r3, ip
 800069c:	40d3      	lsrs	r3, r2
 800069e:	431d      	orrs	r5, r3
 80006a0:	4663      	mov	r3, ip
 80006a2:	408b      	lsls	r3, r1
 80006a4:	0019      	movs	r1, r3
 80006a6:	1e4b      	subs	r3, r1, #1
 80006a8:	4199      	sbcs	r1, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	40d3      	lsrs	r3, r2
 80006ae:	430d      	orrs	r5, r1
 80006b0:	18e4      	adds	r4, r4, r3
 80006b2:	182d      	adds	r5, r5, r0
 80006b4:	4285      	cmp	r5, r0
 80006b6:	4180      	sbcs	r0, r0
 80006b8:	4240      	negs	r0, r0
 80006ba:	1824      	adds	r4, r4, r0
 80006bc:	0223      	lsls	r3, r4, #8
 80006be:	d559      	bpl.n	8000774 <__aeabi_dadd+0x2cc>
 80006c0:	4b5b      	ldr	r3, [pc, #364]	@ (8000830 <__aeabi_dadd+0x388>)
 80006c2:	3701      	adds	r7, #1
 80006c4:	429f      	cmp	r7, r3
 80006c6:	d051      	beq.n	800076c <__aeabi_dadd+0x2c4>
 80006c8:	2101      	movs	r1, #1
 80006ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006cc:	086a      	lsrs	r2, r5, #1
 80006ce:	401c      	ands	r4, r3
 80006d0:	4029      	ands	r1, r5
 80006d2:	430a      	orrs	r2, r1
 80006d4:	07e5      	lsls	r5, r4, #31
 80006d6:	4315      	orrs	r5, r2
 80006d8:	0864      	lsrs	r4, r4, #1
 80006da:	e75f      	b.n	800059c <__aeabi_dadd+0xf4>
 80006dc:	4661      	mov	r1, ip
 80006de:	4653      	mov	r3, sl
 80006e0:	4319      	orrs	r1, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e0bc      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80006e6:	1e51      	subs	r1, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e164      	b.n	80009b8 <__aeabi_dadd+0x510>
 80006ee:	4d50      	ldr	r5, [pc, #320]	@ (8000830 <__aeabi_dadd+0x388>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x24e>
 80006f4:	e16a      	b.n	80009cc <__aeabi_dadd+0x524>
 80006f6:	2501      	movs	r5, #1
 80006f8:	2938      	cmp	r1, #56	@ 0x38
 80006fa:	dd00      	ble.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e722      	b.n	8000544 <__aeabi_dadd+0x9c>
 80006fe:	000a      	movs	r2, r1
 8000700:	e70e      	b.n	8000520 <__aeabi_dadd+0x78>
 8000702:	4a4d      	ldr	r2, [pc, #308]	@ (8000838 <__aeabi_dadd+0x390>)
 8000704:	1c7d      	adds	r5, r7, #1
 8000706:	4215      	tst	r5, r2
 8000708:	d000      	beq.n	800070c <__aeabi_dadd+0x264>
 800070a:	e0d0      	b.n	80008ae <__aeabi_dadd+0x406>
 800070c:	0025      	movs	r5, r4
 800070e:	4662      	mov	r2, ip
 8000710:	4653      	mov	r3, sl
 8000712:	4305      	orrs	r5, r0
 8000714:	431a      	orrs	r2, r3
 8000716:	2f00      	cmp	r7, #0
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x274>
 800071a:	e137      	b.n	800098c <__aeabi_dadd+0x4e4>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x27a>
 8000720:	e1a8      	b.n	8000a74 <__aeabi_dadd+0x5cc>
 8000722:	2a00      	cmp	r2, #0
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e16a      	b.n	80009fe <__aeabi_dadd+0x556>
 8000728:	4663      	mov	r3, ip
 800072a:	1ac5      	subs	r5, r0, r3
 800072c:	4653      	mov	r3, sl
 800072e:	1ae2      	subs	r2, r4, r3
 8000730:	42a8      	cmp	r0, r5
 8000732:	419b      	sbcs	r3, r3
 8000734:	425b      	negs	r3, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	021a      	lsls	r2, r3, #8
 800073a:	d400      	bmi.n	800073e <__aeabi_dadd+0x296>
 800073c:	e203      	b.n	8000b46 <__aeabi_dadd+0x69e>
 800073e:	4663      	mov	r3, ip
 8000740:	1a1d      	subs	r5, r3, r0
 8000742:	45ac      	cmp	ip, r5
 8000744:	4192      	sbcs	r2, r2
 8000746:	4653      	mov	r3, sl
 8000748:	4252      	negs	r2, r2
 800074a:	1b1c      	subs	r4, r3, r4
 800074c:	000e      	movs	r6, r1
 800074e:	4688      	mov	r8, r1
 8000750:	1aa4      	subs	r4, r4, r2
 8000752:	e723      	b.n	800059c <__aeabi_dadd+0xf4>
 8000754:	4936      	ldr	r1, [pc, #216]	@ (8000830 <__aeabi_dadd+0x388>)
 8000756:	428f      	cmp	r7, r1
 8000758:	d070      	beq.n	800083c <__aeabi_dadd+0x394>
 800075a:	2501      	movs	r5, #1
 800075c:	2a38      	cmp	r2, #56	@ 0x38
 800075e:	dca8      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000760:	2180      	movs	r1, #128	@ 0x80
 8000762:	4653      	mov	r3, sl
 8000764:	0409      	lsls	r1, r1, #16
 8000766:	430b      	orrs	r3, r1
 8000768:	469a      	mov	sl, r3
 800076a:	e78e      	b.n	800068a <__aeabi_dadd+0x1e2>
 800076c:	003c      	movs	r4, r7
 800076e:	2500      	movs	r5, #0
 8000770:	2200      	movs	r2, #0
 8000772:	e731      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000774:	2307      	movs	r3, #7
 8000776:	402b      	ands	r3, r5
 8000778:	2b00      	cmp	r3, #0
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x2d6>
 800077c:	e710      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800077e:	e093      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d074      	beq.n	800086e <__aeabi_dadd+0x3c6>
 8000784:	464a      	mov	r2, r9
 8000786:	1bd2      	subs	r2, r2, r7
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0x2e6>
 800078c:	e0c7      	b.n	800091e <__aeabi_dadd+0x476>
 800078e:	4928      	ldr	r1, [pc, #160]	@ (8000830 <__aeabi_dadd+0x388>)
 8000790:	4589      	cmp	r9, r1
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e185      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000796:	2501      	movs	r5, #1
 8000798:	2a38      	cmp	r2, #56	@ 0x38
 800079a:	dc12      	bgt.n	80007c2 <__aeabi_dadd+0x31a>
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	0409      	lsls	r1, r1, #16
 80007a0:	430c      	orrs	r4, r1
 80007a2:	2a1f      	cmp	r2, #31
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0x300>
 80007a6:	e1ab      	b.n	8000b00 <__aeabi_dadd+0x658>
 80007a8:	2120      	movs	r1, #32
 80007aa:	0025      	movs	r5, r4
 80007ac:	1a89      	subs	r1, r1, r2
 80007ae:	0007      	movs	r7, r0
 80007b0:	4088      	lsls	r0, r1
 80007b2:	408d      	lsls	r5, r1
 80007b4:	40d7      	lsrs	r7, r2
 80007b6:	1e41      	subs	r1, r0, #1
 80007b8:	4188      	sbcs	r0, r1
 80007ba:	40d4      	lsrs	r4, r2
 80007bc:	433d      	orrs	r5, r7
 80007be:	4305      	orrs	r5, r0
 80007c0:	44a2      	add	sl, r4
 80007c2:	4465      	add	r5, ip
 80007c4:	4565      	cmp	r5, ip
 80007c6:	4192      	sbcs	r2, r2
 80007c8:	4252      	negs	r2, r2
 80007ca:	4452      	add	r2, sl
 80007cc:	0014      	movs	r4, r2
 80007ce:	464f      	mov	r7, r9
 80007d0:	e774      	b.n	80006bc <__aeabi_dadd+0x214>
 80007d2:	0028      	movs	r0, r5
 80007d4:	f001 fdf0 	bl	80023b8 <__clzsi2>
 80007d8:	0003      	movs	r3, r0
 80007da:	3318      	adds	r3, #24
 80007dc:	2b1f      	cmp	r3, #31
 80007de:	dc00      	bgt.n	80007e2 <__aeabi_dadd+0x33a>
 80007e0:	e6c2      	b.n	8000568 <__aeabi_dadd+0xc0>
 80007e2:	002a      	movs	r2, r5
 80007e4:	3808      	subs	r0, #8
 80007e6:	4082      	lsls	r2, r0
 80007e8:	429f      	cmp	r7, r3
 80007ea:	dd00      	ble.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a9      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007ee:	1bdb      	subs	r3, r3, r7
 80007f0:	1c58      	adds	r0, r3, #1
 80007f2:	281f      	cmp	r0, #31
 80007f4:	dc00      	bgt.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e1ac      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 80007f8:	0015      	movs	r5, r2
 80007fa:	3b1f      	subs	r3, #31
 80007fc:	40dd      	lsrs	r5, r3
 80007fe:	2820      	cmp	r0, #32
 8000800:	d005      	beq.n	800080e <__aeabi_dadd+0x366>
 8000802:	2340      	movs	r3, #64	@ 0x40
 8000804:	1a1b      	subs	r3, r3, r0
 8000806:	409a      	lsls	r2, r3
 8000808:	1e53      	subs	r3, r2, #1
 800080a:	419a      	sbcs	r2, r3
 800080c:	4315      	orrs	r5, r2
 800080e:	2307      	movs	r3, #7
 8000810:	2700      	movs	r7, #0
 8000812:	402b      	ands	r3, r5
 8000814:	e7b0      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000816:	08ed      	lsrs	r5, r5, #3
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <__aeabi_dadd+0x388>)
 800081a:	0762      	lsls	r2, r4, #29
 800081c:	432a      	orrs	r2, r5
 800081e:	08e4      	lsrs	r4, r4, #3
 8000820:	429f      	cmp	r7, r3
 8000822:	d00f      	beq.n	8000844 <__aeabi_dadd+0x39c>
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	0b25      	lsrs	r5, r4, #12
 8000828:	057c      	lsls	r4, r7, #21
 800082a:	0d64      	lsrs	r4, r4, #21
 800082c:	e6d4      	b.n	80005d8 <__aeabi_dadd+0x130>
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	000007ff 	.word	0x000007ff
 8000834:	ff7fffff 	.word	0xff7fffff
 8000838:	000007fe 	.word	0x000007fe
 800083c:	08c0      	lsrs	r0, r0, #3
 800083e:	0762      	lsls	r2, r4, #29
 8000840:	4302      	orrs	r2, r0
 8000842:	08e4      	lsrs	r4, r4, #3
 8000844:	0013      	movs	r3, r2
 8000846:	4323      	orrs	r3, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e186      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800084c:	2580      	movs	r5, #128	@ 0x80
 800084e:	032d      	lsls	r5, r5, #12
 8000850:	4325      	orrs	r5, r4
 8000852:	032d      	lsls	r5, r5, #12
 8000854:	4cc3      	ldr	r4, [pc, #780]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000856:	0b2d      	lsrs	r5, r5, #12
 8000858:	e6be      	b.n	80005d8 <__aeabi_dadd+0x130>
 800085a:	4660      	mov	r0, ip
 800085c:	4654      	mov	r4, sl
 800085e:	000e      	movs	r6, r1
 8000860:	0017      	movs	r7, r2
 8000862:	08c5      	lsrs	r5, r0, #3
 8000864:	e7d8      	b.n	8000818 <__aeabi_dadd+0x370>
 8000866:	4cc0      	ldr	r4, [pc, #768]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000868:	1aff      	subs	r7, r7, r3
 800086a:	4014      	ands	r4, r2
 800086c:	e696      	b.n	800059c <__aeabi_dadd+0xf4>
 800086e:	4abf      	ldr	r2, [pc, #764]	@ (8000b6c <__aeabi_dadd+0x6c4>)
 8000870:	1c79      	adds	r1, r7, #1
 8000872:	4211      	tst	r1, r2
 8000874:	d16b      	bne.n	800094e <__aeabi_dadd+0x4a6>
 8000876:	0022      	movs	r2, r4
 8000878:	4302      	orrs	r2, r0
 800087a:	2f00      	cmp	r7, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_dadd+0x3d8>
 800087e:	e0db      	b.n	8000a38 <__aeabi_dadd+0x590>
 8000880:	2a00      	cmp	r2, #0
 8000882:	d100      	bne.n	8000886 <__aeabi_dadd+0x3de>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x63a>
 8000886:	4662      	mov	r2, ip
 8000888:	4653      	mov	r3, sl
 800088a:	431a      	orrs	r2, r3
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x3e8>
 800088e:	e0b6      	b.n	80009fe <__aeabi_dadd+0x556>
 8000890:	4663      	mov	r3, ip
 8000892:	18c5      	adds	r5, r0, r3
 8000894:	4285      	cmp	r5, r0
 8000896:	4180      	sbcs	r0, r0
 8000898:	4454      	add	r4, sl
 800089a:	4240      	negs	r0, r0
 800089c:	1824      	adds	r4, r4, r0
 800089e:	0223      	lsls	r3, r4, #8
 80008a0:	d502      	bpl.n	80008a8 <__aeabi_dadd+0x400>
 80008a2:	000f      	movs	r7, r1
 80008a4:	4bb0      	ldr	r3, [pc, #704]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 80008a6:	401c      	ands	r4, r3
 80008a8:	003a      	movs	r2, r7
 80008aa:	0028      	movs	r0, r5
 80008ac:	e7d8      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80008ae:	4662      	mov	r2, ip
 80008b0:	1a85      	subs	r5, r0, r2
 80008b2:	42a8      	cmp	r0, r5
 80008b4:	4192      	sbcs	r2, r2
 80008b6:	4653      	mov	r3, sl
 80008b8:	4252      	negs	r2, r2
 80008ba:	4691      	mov	r9, r2
 80008bc:	1ae3      	subs	r3, r4, r3
 80008be:	001a      	movs	r2, r3
 80008c0:	464b      	mov	r3, r9
 80008c2:	1ad2      	subs	r2, r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	4691      	mov	r9, r2
 80008c8:	021a      	lsls	r2, r3, #8
 80008ca:	d454      	bmi.n	8000976 <__aeabi_dadd+0x4ce>
 80008cc:	464a      	mov	r2, r9
 80008ce:	464c      	mov	r4, r9
 80008d0:	432a      	orrs	r2, r5
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e640      	b.n	8000558 <__aeabi_dadd+0xb0>
 80008d6:	2600      	movs	r6, #0
 80008d8:	2400      	movs	r4, #0
 80008da:	2500      	movs	r5, #0
 80008dc:	e67c      	b.n	80005d8 <__aeabi_dadd+0x130>
 80008de:	4da1      	ldr	r5, [pc, #644]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 80008e0:	45a9      	cmp	r9, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x43e>
 80008e4:	e090      	b.n	8000a08 <__aeabi_dadd+0x560>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2a38      	cmp	r2, #56	@ 0x38
 80008ea:	dd00      	ble.n	80008ee <__aeabi_dadd+0x446>
 80008ec:	e6ab      	b.n	8000646 <__aeabi_dadd+0x19e>
 80008ee:	2580      	movs	r5, #128	@ 0x80
 80008f0:	042d      	lsls	r5, r5, #16
 80008f2:	432c      	orrs	r4, r5
 80008f4:	e695      	b.n	8000622 <__aeabi_dadd+0x17a>
 80008f6:	0011      	movs	r1, r2
 80008f8:	4655      	mov	r5, sl
 80008fa:	3920      	subs	r1, #32
 80008fc:	40cd      	lsrs	r5, r1
 80008fe:	46a9      	mov	r9, r5
 8000900:	2a20      	cmp	r2, #32
 8000902:	d006      	beq.n	8000912 <__aeabi_dadd+0x46a>
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	4653      	mov	r3, sl
 8000908:	1a8a      	subs	r2, r1, r2
 800090a:	4093      	lsls	r3, r2
 800090c:	4662      	mov	r2, ip
 800090e:	431a      	orrs	r2, r3
 8000910:	4694      	mov	ip, r2
 8000912:	4665      	mov	r5, ip
 8000914:	1e6b      	subs	r3, r5, #1
 8000916:	419d      	sbcs	r5, r3
 8000918:	464b      	mov	r3, r9
 800091a:	431d      	orrs	r5, r3
 800091c:	e612      	b.n	8000544 <__aeabi_dadd+0x9c>
 800091e:	0021      	movs	r1, r4
 8000920:	4301      	orrs	r1, r0
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x47e>
 8000924:	e0c4      	b.n	8000ab0 <__aeabi_dadd+0x608>
 8000926:	1e51      	subs	r1, r2, #1
 8000928:	2a01      	cmp	r2, #1
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x486>
 800092c:	e0fb      	b.n	8000b26 <__aeabi_dadd+0x67e>
 800092e:	4d8d      	ldr	r5, [pc, #564]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000930:	42aa      	cmp	r2, r5
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b5      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000936:	2501      	movs	r5, #1
 8000938:	2938      	cmp	r1, #56	@ 0x38
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x496>
 800093c:	e741      	b.n	80007c2 <__aeabi_dadd+0x31a>
 800093e:	000a      	movs	r2, r1
 8000940:	e72f      	b.n	80007a2 <__aeabi_dadd+0x2fa>
 8000942:	4c89      	ldr	r4, [pc, #548]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000944:	1aff      	subs	r7, r7, r3
 8000946:	4014      	ands	r4, r2
 8000948:	0762      	lsls	r2, r4, #29
 800094a:	08e4      	lsrs	r4, r4, #3
 800094c:	e76a      	b.n	8000824 <__aeabi_dadd+0x37c>
 800094e:	4a85      	ldr	r2, [pc, #532]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000950:	4291      	cmp	r1, r2
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x4ae>
 8000954:	e0e3      	b.n	8000b1e <__aeabi_dadd+0x676>
 8000956:	4663      	mov	r3, ip
 8000958:	18c2      	adds	r2, r0, r3
 800095a:	4282      	cmp	r2, r0
 800095c:	4180      	sbcs	r0, r0
 800095e:	0023      	movs	r3, r4
 8000960:	4240      	negs	r0, r0
 8000962:	4453      	add	r3, sl
 8000964:	181b      	adds	r3, r3, r0
 8000966:	07dd      	lsls	r5, r3, #31
 8000968:	085c      	lsrs	r4, r3, #1
 800096a:	2307      	movs	r3, #7
 800096c:	0852      	lsrs	r2, r2, #1
 800096e:	4315      	orrs	r5, r2
 8000970:	000f      	movs	r7, r1
 8000972:	402b      	ands	r3, r5
 8000974:	e700      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000976:	4663      	mov	r3, ip
 8000978:	1a1d      	subs	r5, r3, r0
 800097a:	45ac      	cmp	ip, r5
 800097c:	4192      	sbcs	r2, r2
 800097e:	4653      	mov	r3, sl
 8000980:	4252      	negs	r2, r2
 8000982:	1b1c      	subs	r4, r3, r4
 8000984:	000e      	movs	r6, r1
 8000986:	4688      	mov	r8, r1
 8000988:	1aa4      	subs	r4, r4, r2
 800098a:	e5e5      	b.n	8000558 <__aeabi_dadd+0xb0>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d000      	beq.n	8000992 <__aeabi_dadd+0x4ea>
 8000990:	e091      	b.n	8000ab6 <__aeabi_dadd+0x60e>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d138      	bne.n	8000a08 <__aeabi_dadd+0x560>
 8000996:	2480      	movs	r4, #128	@ 0x80
 8000998:	2600      	movs	r6, #0
 800099a:	0324      	lsls	r4, r4, #12
 800099c:	e756      	b.n	800084c <__aeabi_dadd+0x3a4>
 800099e:	4663      	mov	r3, ip
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	4285      	cmp	r5, r0
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	4454      	add	r4, sl
 80009a8:	4240      	negs	r0, r0
 80009aa:	1824      	adds	r4, r4, r0
 80009ac:	2701      	movs	r7, #1
 80009ae:	0223      	lsls	r3, r4, #8
 80009b0:	d400      	bmi.n	80009b4 <__aeabi_dadd+0x50c>
 80009b2:	e6df      	b.n	8000774 <__aeabi_dadd+0x2cc>
 80009b4:	2702      	movs	r7, #2
 80009b6:	e687      	b.n	80006c8 <__aeabi_dadd+0x220>
 80009b8:	4663      	mov	r3, ip
 80009ba:	1ac5      	subs	r5, r0, r3
 80009bc:	42a8      	cmp	r0, r5
 80009be:	4180      	sbcs	r0, r0
 80009c0:	4653      	mov	r3, sl
 80009c2:	4240      	negs	r0, r0
 80009c4:	1ae4      	subs	r4, r4, r3
 80009c6:	2701      	movs	r7, #1
 80009c8:	1a24      	subs	r4, r4, r0
 80009ca:	e5c0      	b.n	800054e <__aeabi_dadd+0xa6>
 80009cc:	0762      	lsls	r2, r4, #29
 80009ce:	08c0      	lsrs	r0, r0, #3
 80009d0:	4302      	orrs	r2, r0
 80009d2:	08e4      	lsrs	r4, r4, #3
 80009d4:	e736      	b.n	8000844 <__aeabi_dadd+0x39c>
 80009d6:	0011      	movs	r1, r2
 80009d8:	4653      	mov	r3, sl
 80009da:	3920      	subs	r1, #32
 80009dc:	40cb      	lsrs	r3, r1
 80009de:	4699      	mov	r9, r3
 80009e0:	2a20      	cmp	r2, #32
 80009e2:	d006      	beq.n	80009f2 <__aeabi_dadd+0x54a>
 80009e4:	2140      	movs	r1, #64	@ 0x40
 80009e6:	4653      	mov	r3, sl
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	4093      	lsls	r3, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4694      	mov	ip, r2
 80009f2:	4665      	mov	r5, ip
 80009f4:	1e6b      	subs	r3, r5, #1
 80009f6:	419d      	sbcs	r5, r3
 80009f8:	464b      	mov	r3, r9
 80009fa:	431d      	orrs	r5, r3
 80009fc:	e659      	b.n	80006b2 <__aeabi_dadd+0x20a>
 80009fe:	0762      	lsls	r2, r4, #29
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	4302      	orrs	r2, r0
 8000a04:	08e4      	lsrs	r4, r4, #3
 8000a06:	e70d      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a08:	4653      	mov	r3, sl
 8000a0a:	075a      	lsls	r2, r3, #29
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	08d8      	lsrs	r0, r3, #3
 8000a10:	4653      	mov	r3, sl
 8000a12:	000e      	movs	r6, r1
 8000a14:	4302      	orrs	r2, r0
 8000a16:	08dc      	lsrs	r4, r3, #3
 8000a18:	e714      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a1a:	0015      	movs	r5, r2
 8000a1c:	0026      	movs	r6, r4
 8000a1e:	3d20      	subs	r5, #32
 8000a20:	40ee      	lsrs	r6, r5
 8000a22:	2a20      	cmp	r2, #32
 8000a24:	d003      	beq.n	8000a2e <__aeabi_dadd+0x586>
 8000a26:	2540      	movs	r5, #64	@ 0x40
 8000a28:	1aaa      	subs	r2, r5, r2
 8000a2a:	4094      	lsls	r4, r2
 8000a2c:	4320      	orrs	r0, r4
 8000a2e:	1e42      	subs	r2, r0, #1
 8000a30:	4190      	sbcs	r0, r2
 8000a32:	0005      	movs	r5, r0
 8000a34:	4335      	orrs	r5, r6
 8000a36:	e606      	b.n	8000646 <__aeabi_dadd+0x19e>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	d07c      	beq.n	8000b36 <__aeabi_dadd+0x68e>
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	4653      	mov	r3, sl
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	431a      	orrs	r2, r3
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a46:	e6fa      	b.n	800083e <__aeabi_dadd+0x396>
 8000a48:	0762      	lsls	r2, r4, #29
 8000a4a:	4310      	orrs	r0, r2
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	08e4      	lsrs	r4, r4, #3
 8000a50:	0312      	lsls	r2, r2, #12
 8000a52:	4214      	tst	r4, r2
 8000a54:	d008      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a56:	08d9      	lsrs	r1, r3, #3
 8000a58:	4211      	tst	r1, r2
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a5c:	4663      	mov	r3, ip
 8000a5e:	08d8      	lsrs	r0, r3, #3
 8000a60:	4653      	mov	r3, sl
 8000a62:	000c      	movs	r4, r1
 8000a64:	075b      	lsls	r3, r3, #29
 8000a66:	4318      	orrs	r0, r3
 8000a68:	0f42      	lsrs	r2, r0, #29
 8000a6a:	00c0      	lsls	r0, r0, #3
 8000a6c:	08c0      	lsrs	r0, r0, #3
 8000a6e:	0752      	lsls	r2, r2, #29
 8000a70:	4302      	orrs	r2, r0
 8000a72:	e6e7      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x5d2>
 8000a78:	e72d      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	08d8      	lsrs	r0, r3, #3
 8000a7e:	4653      	mov	r3, sl
 8000a80:	075a      	lsls	r2, r3, #29
 8000a82:	000e      	movs	r6, r1
 8000a84:	4302      	orrs	r2, r0
 8000a86:	08dc      	lsrs	r4, r3, #3
 8000a88:	e6cc      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a8a:	4663      	mov	r3, ip
 8000a8c:	1a1d      	subs	r5, r3, r0
 8000a8e:	45ac      	cmp	ip, r5
 8000a90:	4192      	sbcs	r2, r2
 8000a92:	4653      	mov	r3, sl
 8000a94:	4252      	negs	r2, r2
 8000a96:	1b1c      	subs	r4, r3, r4
 8000a98:	000e      	movs	r6, r1
 8000a9a:	4688      	mov	r8, r1
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	3701      	adds	r7, #1
 8000aa0:	e555      	b.n	800054e <__aeabi_dadd+0xa6>
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	08d9      	lsrs	r1, r3, #3
 8000aa6:	4653      	mov	r3, sl
 8000aa8:	075a      	lsls	r2, r3, #29
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	08dc      	lsrs	r4, r3, #3
 8000aae:	e6c9      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000ab0:	4660      	mov	r0, ip
 8000ab2:	4654      	mov	r4, sl
 8000ab4:	e6d4      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000ab6:	08c0      	lsrs	r0, r0, #3
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x616>
 8000abc:	e6bf      	b.n	800083e <__aeabi_dadd+0x396>
 8000abe:	0762      	lsls	r2, r4, #29
 8000ac0:	4310      	orrs	r0, r2
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	08e4      	lsrs	r4, r4, #3
 8000ac6:	0312      	lsls	r2, r2, #12
 8000ac8:	4214      	tst	r4, r2
 8000aca:	d0cd      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000acc:	08dd      	lsrs	r5, r3, #3
 8000ace:	4215      	tst	r5, r2
 8000ad0:	d1ca      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	08d8      	lsrs	r0, r3, #3
 8000ad6:	4653      	mov	r3, sl
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	000e      	movs	r6, r1
 8000adc:	002c      	movs	r4, r5
 8000ade:	4318      	orrs	r0, r3
 8000ae0:	e7c2      	b.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	08d9      	lsrs	r1, r3, #3
 8000ae6:	4653      	mov	r3, sl
 8000ae8:	075a      	lsls	r2, r3, #29
 8000aea:	430a      	orrs	r2, r1
 8000aec:	08dc      	lsrs	r4, r3, #3
 8000aee:	e699      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000af0:	4663      	mov	r3, ip
 8000af2:	08d8      	lsrs	r0, r3, #3
 8000af4:	4653      	mov	r3, sl
 8000af6:	075a      	lsls	r2, r3, #29
 8000af8:	000e      	movs	r6, r1
 8000afa:	4302      	orrs	r2, r0
 8000afc:	08dc      	lsrs	r4, r3, #3
 8000afe:	e6a1      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b00:	0011      	movs	r1, r2
 8000b02:	0027      	movs	r7, r4
 8000b04:	3920      	subs	r1, #32
 8000b06:	40cf      	lsrs	r7, r1
 8000b08:	2a20      	cmp	r2, #32
 8000b0a:	d003      	beq.n	8000b14 <__aeabi_dadd+0x66c>
 8000b0c:	2140      	movs	r1, #64	@ 0x40
 8000b0e:	1a8a      	subs	r2, r1, r2
 8000b10:	4094      	lsls	r4, r2
 8000b12:	4320      	orrs	r0, r4
 8000b14:	1e42      	subs	r2, r0, #1
 8000b16:	4190      	sbcs	r0, r2
 8000b18:	0005      	movs	r5, r0
 8000b1a:	433d      	orrs	r5, r7
 8000b1c:	e651      	b.n	80007c2 <__aeabi_dadd+0x31a>
 8000b1e:	000c      	movs	r4, r1
 8000b20:	2500      	movs	r5, #0
 8000b22:	2200      	movs	r2, #0
 8000b24:	e558      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b26:	4460      	add	r0, ip
 8000b28:	4560      	cmp	r0, ip
 8000b2a:	4192      	sbcs	r2, r2
 8000b2c:	4454      	add	r4, sl
 8000b2e:	4252      	negs	r2, r2
 8000b30:	0005      	movs	r5, r0
 8000b32:	18a4      	adds	r4, r4, r2
 8000b34:	e73a      	b.n	80009ac <__aeabi_dadd+0x504>
 8000b36:	4653      	mov	r3, sl
 8000b38:	075a      	lsls	r2, r3, #29
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	08d9      	lsrs	r1, r3, #3
 8000b3e:	4653      	mov	r3, sl
 8000b40:	430a      	orrs	r2, r1
 8000b42:	08dc      	lsrs	r4, r3, #3
 8000b44:	e67e      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b46:	001a      	movs	r2, r3
 8000b48:	001c      	movs	r4, r3
 8000b4a:	432a      	orrs	r2, r5
 8000b4c:	d000      	beq.n	8000b50 <__aeabi_dadd+0x6a8>
 8000b4e:	e6ab      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000b50:	e6c1      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000b52:	2120      	movs	r1, #32
 8000b54:	2500      	movs	r5, #0
 8000b56:	1a09      	subs	r1, r1, r0
 8000b58:	e519      	b.n	800058e <__aeabi_dadd+0xe6>
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4c01      	ldr	r4, [pc, #4]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000b60:	e53a      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	000007ff 	.word	0x000007ff
 8000b68:	ff7fffff 	.word	0xff7fffff
 8000b6c:	000007fe 	.word	0x000007fe

08000b70 <__aeabi_ddiv>:
 8000b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b72:	46de      	mov	lr, fp
 8000b74:	4645      	mov	r5, r8
 8000b76:	4657      	mov	r7, sl
 8000b78:	464e      	mov	r6, r9
 8000b7a:	b5e0      	push	{r5, r6, r7, lr}
 8000b7c:	b087      	sub	sp, #28
 8000b7e:	9200      	str	r2, [sp, #0]
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	030b      	lsls	r3, r1, #12
 8000b84:	0b1b      	lsrs	r3, r3, #12
 8000b86:	469b      	mov	fp, r3
 8000b88:	0fca      	lsrs	r2, r1, #31
 8000b8a:	004b      	lsls	r3, r1, #1
 8000b8c:	0004      	movs	r4, r0
 8000b8e:	4680      	mov	r8, r0
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	9202      	str	r2, [sp, #8]
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0x28>
 8000b96:	e16a      	b.n	8000e6e <__aeabi_ddiv+0x2fe>
 8000b98:	4ad4      	ldr	r2, [pc, #848]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_ddiv+0x30>
 8000b9e:	e18c      	b.n	8000eba <__aeabi_ddiv+0x34a>
 8000ba0:	4659      	mov	r1, fp
 8000ba2:	0f42      	lsrs	r2, r0, #29
 8000ba4:	00c9      	lsls	r1, r1, #3
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	2180      	movs	r1, #128	@ 0x80
 8000baa:	0409      	lsls	r1, r1, #16
 8000bac:	4311      	orrs	r1, r2
 8000bae:	00c2      	lsls	r2, r0, #3
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	4acf      	ldr	r2, [pc, #828]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bb4:	4689      	mov	r9, r1
 8000bb6:	4692      	mov	sl, r2
 8000bb8:	449a      	add	sl, r3
 8000bba:	2300      	movs	r3, #0
 8000bbc:	2400      	movs	r4, #0
 8000bbe:	9303      	str	r3, [sp, #12]
 8000bc0:	9e00      	ldr	r6, [sp, #0]
 8000bc2:	9f01      	ldr	r7, [sp, #4]
 8000bc4:	033b      	lsls	r3, r7, #12
 8000bc6:	0b1b      	lsrs	r3, r3, #12
 8000bc8:	469b      	mov	fp, r3
 8000bca:	007b      	lsls	r3, r7, #1
 8000bcc:	0030      	movs	r0, r6
 8000bce:	0d5b      	lsrs	r3, r3, #21
 8000bd0:	0ffd      	lsrs	r5, r7, #31
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_ddiv+0x68>
 8000bd6:	e128      	b.n	8000e2a <__aeabi_ddiv+0x2ba>
 8000bd8:	4ac4      	ldr	r2, [pc, #784]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_ddiv+0x70>
 8000bde:	e177      	b.n	8000ed0 <__aeabi_ddiv+0x360>
 8000be0:	4659      	mov	r1, fp
 8000be2:	0f72      	lsrs	r2, r6, #29
 8000be4:	00c9      	lsls	r1, r1, #3
 8000be6:	430a      	orrs	r2, r1
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0409      	lsls	r1, r1, #16
 8000bec:	4311      	orrs	r1, r2
 8000bee:	468b      	mov	fp, r1
 8000bf0:	49bf      	ldr	r1, [pc, #764]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bf2:	00f2      	lsls	r2, r6, #3
 8000bf4:	468c      	mov	ip, r1
 8000bf6:	4651      	mov	r1, sl
 8000bf8:	4463      	add	r3, ip
 8000bfa:	1acb      	subs	r3, r1, r3
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	2300      	movs	r3, #0
 8000c00:	9e02      	ldr	r6, [sp, #8]
 8000c02:	406e      	eors	r6, r5
 8000c04:	2c0f      	cmp	r4, #15
 8000c06:	d827      	bhi.n	8000c58 <__aeabi_ddiv+0xe8>
 8000c08:	49ba      	ldr	r1, [pc, #744]	@ (8000ef4 <__aeabi_ddiv+0x384>)
 8000c0a:	00a4      	lsls	r4, r4, #2
 8000c0c:	5909      	ldr	r1, [r1, r4]
 8000c0e:	468f      	mov	pc, r1
 8000c10:	46cb      	mov	fp, r9
 8000c12:	4642      	mov	r2, r8
 8000c14:	9e02      	ldr	r6, [sp, #8]
 8000c16:	9b03      	ldr	r3, [sp, #12]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d016      	beq.n	8000c4a <__aeabi_ddiv+0xda>
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xb2>
 8000c20:	e2a6      	b.n	8001170 <__aeabi_ddiv+0x600>
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d000      	beq.n	8000c28 <__aeabi_ddiv+0xb8>
 8000c26:	e0df      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	4690      	mov	r8, r2
 8000c30:	051b      	lsls	r3, r3, #20
 8000c32:	4323      	orrs	r3, r4
 8000c34:	07f6      	lsls	r6, r6, #31
 8000c36:	4333      	orrs	r3, r6
 8000c38:	4640      	mov	r0, r8
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	b007      	add	sp, #28
 8000c3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000c40:	46bb      	mov	fp, r7
 8000c42:	46b2      	mov	sl, r6
 8000c44:	46a9      	mov	r9, r5
 8000c46:	46a0      	mov	r8, r4
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	4690      	mov	r8, r2
 8000c50:	4ba6      	ldr	r3, [pc, #664]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000c54:	002e      	movs	r6, r5
 8000c56:	e7df      	b.n	8000c18 <__aeabi_ddiv+0xa8>
 8000c58:	45cb      	cmp	fp, r9
 8000c5a:	d200      	bcs.n	8000c5e <__aeabi_ddiv+0xee>
 8000c5c:	e1d4      	b.n	8001008 <__aeabi_ddiv+0x498>
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_ddiv+0xf2>
 8000c60:	e1cf      	b.n	8001002 <__aeabi_ddiv+0x492>
 8000c62:	2301      	movs	r3, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	469c      	mov	ip, r3
 8000c68:	4644      	mov	r4, r8
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	44e2      	add	sl, ip
 8000c70:	465b      	mov	r3, fp
 8000c72:	0e15      	lsrs	r5, r2, #24
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	431d      	orrs	r5, r3
 8000c78:	0c19      	lsrs	r1, r3, #16
 8000c7a:	042b      	lsls	r3, r5, #16
 8000c7c:	0212      	lsls	r2, r2, #8
 8000c7e:	9500      	str	r5, [sp, #0]
 8000c80:	0c1d      	lsrs	r5, r3, #16
 8000c82:	4691      	mov	r9, r2
 8000c84:	9102      	str	r1, [sp, #8]
 8000c86:	9503      	str	r5, [sp, #12]
 8000c88:	f7ff fae0 	bl	800024c <__aeabi_uidivmod>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	436a      	muls	r2, r5
 8000c90:	040b      	lsls	r3, r1, #16
 8000c92:	0c21      	lsrs	r1, r4, #16
 8000c94:	4680      	mov	r8, r0
 8000c96:	4319      	orrs	r1, r3
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__aeabi_ddiv+0x140>
 8000c9c:	9d00      	ldr	r5, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	46ac      	mov	ip, r5
 8000ca2:	425b      	negs	r3, r3
 8000ca4:	4461      	add	r1, ip
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	44e0      	add	r8, ip
 8000caa:	428d      	cmp	r5, r1
 8000cac:	d800      	bhi.n	8000cb0 <__aeabi_ddiv+0x140>
 8000cae:	e1fb      	b.n	80010a8 <__aeabi_ddiv+0x538>
 8000cb0:	1a88      	subs	r0, r1, r2
 8000cb2:	9902      	ldr	r1, [sp, #8]
 8000cb4:	f7ff faca 	bl	800024c <__aeabi_uidivmod>
 8000cb8:	9a03      	ldr	r2, [sp, #12]
 8000cba:	0424      	lsls	r4, r4, #16
 8000cbc:	4342      	muls	r2, r0
 8000cbe:	0409      	lsls	r1, r1, #16
 8000cc0:	0c24      	lsrs	r4, r4, #16
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	430c      	orrs	r4, r1
 8000cc6:	42a2      	cmp	r2, r4
 8000cc8:	d906      	bls.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cca:	9900      	ldr	r1, [sp, #0]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	468c      	mov	ip, r1
 8000cd0:	4464      	add	r4, ip
 8000cd2:	42a1      	cmp	r1, r4
 8000cd4:	d800      	bhi.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cd6:	e1e1      	b.n	800109c <__aeabi_ddiv+0x52c>
 8000cd8:	1aa0      	subs	r0, r4, r2
 8000cda:	4642      	mov	r2, r8
 8000cdc:	0412      	lsls	r2, r2, #16
 8000cde:	431a      	orrs	r2, r3
 8000ce0:	4693      	mov	fp, r2
 8000ce2:	464b      	mov	r3, r9
 8000ce4:	4659      	mov	r1, fp
 8000ce6:	0c1b      	lsrs	r3, r3, #16
 8000ce8:	001d      	movs	r5, r3
 8000cea:	9304      	str	r3, [sp, #16]
 8000cec:	040b      	lsls	r3, r1, #16
 8000cee:	4649      	mov	r1, r9
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	0c09      	lsrs	r1, r1, #16
 8000cf4:	000c      	movs	r4, r1
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	435c      	muls	r4, r3
 8000cfa:	0c12      	lsrs	r2, r2, #16
 8000cfc:	436b      	muls	r3, r5
 8000cfe:	4688      	mov	r8, r1
 8000d00:	4351      	muls	r1, r2
 8000d02:	436a      	muls	r2, r5
 8000d04:	0c25      	lsrs	r5, r4, #16
 8000d06:	46ac      	mov	ip, r5
 8000d08:	185b      	adds	r3, r3, r1
 8000d0a:	4463      	add	r3, ip
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	d903      	bls.n	8000d18 <__aeabi_ddiv+0x1a8>
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0249      	lsls	r1, r1, #9
 8000d14:	468c      	mov	ip, r1
 8000d16:	4462      	add	r2, ip
 8000d18:	0c19      	lsrs	r1, r3, #16
 8000d1a:	0424      	lsls	r4, r4, #16
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	0c24      	lsrs	r4, r4, #16
 8000d20:	188a      	adds	r2, r1, r2
 8000d22:	191c      	adds	r4, r3, r4
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d302      	bcc.n	8000d2e <__aeabi_ddiv+0x1be>
 8000d28:	d116      	bne.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2a:	42a7      	cmp	r7, r4
 8000d2c:	d214      	bcs.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2e:	465b      	mov	r3, fp
 8000d30:	9d00      	ldr	r5, [sp, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	444f      	add	r7, r9
 8000d36:	9305      	str	r3, [sp, #20]
 8000d38:	454f      	cmp	r7, r9
 8000d3a:	419b      	sbcs	r3, r3
 8000d3c:	46ac      	mov	ip, r5
 8000d3e:	425b      	negs	r3, r3
 8000d40:	4463      	add	r3, ip
 8000d42:	18c0      	adds	r0, r0, r3
 8000d44:	4285      	cmp	r5, r0
 8000d46:	d300      	bcc.n	8000d4a <__aeabi_ddiv+0x1da>
 8000d48:	e1a1      	b.n	800108e <__aeabi_ddiv+0x51e>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	d900      	bls.n	8000d50 <__aeabi_ddiv+0x1e0>
 8000d4e:	e1f6      	b.n	800113e <__aeabi_ddiv+0x5ce>
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x1e4>
 8000d52:	e1f1      	b.n	8001138 <__aeabi_ddiv+0x5c8>
 8000d54:	9b05      	ldr	r3, [sp, #20]
 8000d56:	469b      	mov	fp, r3
 8000d58:	1b3c      	subs	r4, r7, r4
 8000d5a:	42a7      	cmp	r7, r4
 8000d5c:	41bf      	sbcs	r7, r7
 8000d5e:	9d00      	ldr	r5, [sp, #0]
 8000d60:	1a80      	subs	r0, r0, r2
 8000d62:	427f      	negs	r7, r7
 8000d64:	1bc0      	subs	r0, r0, r7
 8000d66:	4285      	cmp	r5, r0
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x1fc>
 8000d6a:	e1d0      	b.n	800110e <__aeabi_ddiv+0x59e>
 8000d6c:	9902      	ldr	r1, [sp, #8]
 8000d6e:	f7ff fa6d 	bl	800024c <__aeabi_uidivmod>
 8000d72:	9a03      	ldr	r2, [sp, #12]
 8000d74:	040b      	lsls	r3, r1, #16
 8000d76:	4342      	muls	r2, r0
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	0007      	movs	r7, r0
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	428a      	cmp	r2, r1
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x214>
 8000d82:	e178      	b.n	8001076 <__aeabi_ddiv+0x506>
 8000d84:	1a88      	subs	r0, r1, r2
 8000d86:	9902      	ldr	r1, [sp, #8]
 8000d88:	f7ff fa60 	bl	800024c <__aeabi_uidivmod>
 8000d8c:	9a03      	ldr	r2, [sp, #12]
 8000d8e:	0424      	lsls	r4, r4, #16
 8000d90:	4342      	muls	r2, r0
 8000d92:	0409      	lsls	r1, r1, #16
 8000d94:	0c24      	lsrs	r4, r4, #16
 8000d96:	0003      	movs	r3, r0
 8000d98:	430c      	orrs	r4, r1
 8000d9a:	42a2      	cmp	r2, r4
 8000d9c:	d900      	bls.n	8000da0 <__aeabi_ddiv+0x230>
 8000d9e:	e15d      	b.n	800105c <__aeabi_ddiv+0x4ec>
 8000da0:	4641      	mov	r1, r8
 8000da2:	1aa4      	subs	r4, r4, r2
 8000da4:	043a      	lsls	r2, r7, #16
 8000da6:	431a      	orrs	r2, r3
 8000da8:	9d04      	ldr	r5, [sp, #16]
 8000daa:	0413      	lsls	r3, r2, #16
 8000dac:	0c1b      	lsrs	r3, r3, #16
 8000dae:	4359      	muls	r1, r3
 8000db0:	4647      	mov	r7, r8
 8000db2:	436b      	muls	r3, r5
 8000db4:	469c      	mov	ip, r3
 8000db6:	0c10      	lsrs	r0, r2, #16
 8000db8:	4347      	muls	r7, r0
 8000dba:	0c0b      	lsrs	r3, r1, #16
 8000dbc:	44bc      	add	ip, r7
 8000dbe:	4463      	add	r3, ip
 8000dc0:	4368      	muls	r0, r5
 8000dc2:	429f      	cmp	r7, r3
 8000dc4:	d903      	bls.n	8000dce <__aeabi_ddiv+0x25e>
 8000dc6:	2580      	movs	r5, #128	@ 0x80
 8000dc8:	026d      	lsls	r5, r5, #9
 8000dca:	46ac      	mov	ip, r5
 8000dcc:	4460      	add	r0, ip
 8000dce:	0c1f      	lsrs	r7, r3, #16
 8000dd0:	0409      	lsls	r1, r1, #16
 8000dd2:	041b      	lsls	r3, r3, #16
 8000dd4:	0c09      	lsrs	r1, r1, #16
 8000dd6:	183f      	adds	r7, r7, r0
 8000dd8:	185b      	adds	r3, r3, r1
 8000dda:	42bc      	cmp	r4, r7
 8000ddc:	d200      	bcs.n	8000de0 <__aeabi_ddiv+0x270>
 8000dde:	e102      	b.n	8000fe6 <__aeabi_ddiv+0x476>
 8000de0:	d100      	bne.n	8000de4 <__aeabi_ddiv+0x274>
 8000de2:	e0fd      	b.n	8000fe0 <__aeabi_ddiv+0x470>
 8000de4:	2301      	movs	r3, #1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <__aeabi_ddiv+0x388>)
 8000dea:	4453      	add	r3, sl
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dc00      	bgt.n	8000df2 <__aeabi_ddiv+0x282>
 8000df0:	e0ae      	b.n	8000f50 <__aeabi_ddiv+0x3e0>
 8000df2:	0751      	lsls	r1, r2, #29
 8000df4:	d000      	beq.n	8000df8 <__aeabi_ddiv+0x288>
 8000df6:	e198      	b.n	800112a <__aeabi_ddiv+0x5ba>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	01c9      	lsls	r1, r1, #7
 8000dfc:	d506      	bpl.n	8000e0c <__aeabi_ddiv+0x29c>
 8000dfe:	4659      	mov	r1, fp
 8000e00:	4b3e      	ldr	r3, [pc, #248]	@ (8000efc <__aeabi_ddiv+0x38c>)
 8000e02:	4019      	ands	r1, r3
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	468b      	mov	fp, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4453      	add	r3, sl
 8000e0c:	493c      	ldr	r1, [pc, #240]	@ (8000f00 <__aeabi_ddiv+0x390>)
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	dd00      	ble.n	8000e14 <__aeabi_ddiv+0x2a4>
 8000e12:	e71a      	b.n	8000c4a <__aeabi_ddiv+0xda>
 8000e14:	4659      	mov	r1, fp
 8000e16:	08d2      	lsrs	r2, r2, #3
 8000e18:	0749      	lsls	r1, r1, #29
 8000e1a:	4311      	orrs	r1, r2
 8000e1c:	465a      	mov	r2, fp
 8000e1e:	055b      	lsls	r3, r3, #21
 8000e20:	0254      	lsls	r4, r2, #9
 8000e22:	4688      	mov	r8, r1
 8000e24:	0b24      	lsrs	r4, r4, #12
 8000e26:	0d5b      	lsrs	r3, r3, #21
 8000e28:	e702      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000e2a:	465a      	mov	r2, fp
 8000e2c:	9b00      	ldr	r3, [sp, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x2c4>
 8000e32:	e07e      	b.n	8000f32 <__aeabi_ddiv+0x3c2>
 8000e34:	465b      	mov	r3, fp
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d100      	bne.n	8000e3c <__aeabi_ddiv+0x2cc>
 8000e3a:	e100      	b.n	800103e <__aeabi_ddiv+0x4ce>
 8000e3c:	4658      	mov	r0, fp
 8000e3e:	f001 fabb 	bl	80023b8 <__clzsi2>
 8000e42:	0002      	movs	r2, r0
 8000e44:	0003      	movs	r3, r0
 8000e46:	3a0b      	subs	r2, #11
 8000e48:	271d      	movs	r7, #29
 8000e4a:	9e00      	ldr	r6, [sp, #0]
 8000e4c:	1aba      	subs	r2, r7, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	4658      	mov	r0, fp
 8000e52:	40d6      	lsrs	r6, r2
 8000e54:	3908      	subs	r1, #8
 8000e56:	4088      	lsls	r0, r1
 8000e58:	0032      	movs	r2, r6
 8000e5a:	4302      	orrs	r2, r0
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	9a00      	ldr	r2, [sp, #0]
 8000e60:	408a      	lsls	r2, r1
 8000e62:	4928      	ldr	r1, [pc, #160]	@ (8000f04 <__aeabi_ddiv+0x394>)
 8000e64:	4453      	add	r3, sl
 8000e66:	468a      	mov	sl, r1
 8000e68:	449a      	add	sl, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e6c8      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000e6e:	465b      	mov	r3, fp
 8000e70:	4303      	orrs	r3, r0
 8000e72:	4699      	mov	r9, r3
 8000e74:	d056      	beq.n	8000f24 <__aeabi_ddiv+0x3b4>
 8000e76:	465b      	mov	r3, fp
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_ddiv+0x30e>
 8000e7c:	e0cd      	b.n	800101a <__aeabi_ddiv+0x4aa>
 8000e7e:	4658      	mov	r0, fp
 8000e80:	f001 fa9a 	bl	80023b8 <__clzsi2>
 8000e84:	230b      	movs	r3, #11
 8000e86:	425b      	negs	r3, r3
 8000e88:	469c      	mov	ip, r3
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	4484      	add	ip, r0
 8000e8e:	4666      	mov	r6, ip
 8000e90:	231d      	movs	r3, #29
 8000e92:	1b9b      	subs	r3, r3, r6
 8000e94:	0026      	movs	r6, r4
 8000e96:	0011      	movs	r1, r2
 8000e98:	4658      	mov	r0, fp
 8000e9a:	40de      	lsrs	r6, r3
 8000e9c:	3908      	subs	r1, #8
 8000e9e:	4088      	lsls	r0, r1
 8000ea0:	0033      	movs	r3, r6
 8000ea2:	4303      	orrs	r3, r0
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	0023      	movs	r3, r4
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4698      	mov	r8, r3
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <__aeabi_ddiv+0x398>)
 8000eae:	2400      	movs	r4, #0
 8000eb0:	1a9b      	subs	r3, r3, r2
 8000eb2:	469a      	mov	sl, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9303      	str	r3, [sp, #12]
 8000eb8:	e682      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000eba:	465a      	mov	r2, fp
 8000ebc:	4302      	orrs	r2, r0
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	d12a      	bne.n	8000f18 <__aeabi_ddiv+0x3a8>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	4690      	mov	r8, r2
 8000eca:	2408      	movs	r4, #8
 8000ecc:	9303      	str	r3, [sp, #12]
 8000ece:	e677      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000ed0:	465a      	mov	r2, fp
 8000ed2:	9b00      	ldr	r3, [sp, #0]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <__aeabi_ddiv+0x39c>)
 8000ed8:	469c      	mov	ip, r3
 8000eda:	44e2      	add	sl, ip
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d117      	bne.n	8000f10 <__aeabi_ddiv+0x3a0>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	469b      	mov	fp, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	e689      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000eec:	000007ff 	.word	0x000007ff
 8000ef0:	fffffc01 	.word	0xfffffc01
 8000ef4:	0800857c 	.word	0x0800857c
 8000ef8:	000003ff 	.word	0x000003ff
 8000efc:	feffffff 	.word	0xfeffffff
 8000f00:	000007fe 	.word	0x000007fe
 8000f04:	000003f3 	.word	0x000003f3
 8000f08:	fffffc0d 	.word	0xfffffc0d
 8000f0c:	fffff801 	.word	0xfffff801
 8000f10:	2303      	movs	r3, #3
 8000f12:	0032      	movs	r2, r6
 8000f14:	431c      	orrs	r4, r3
 8000f16:	e673      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f18:	469a      	mov	sl, r3
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	46d9      	mov	r9, fp
 8000f1e:	240c      	movs	r4, #12
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	e64d      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f24:	2300      	movs	r3, #0
 8000f26:	4698      	mov	r8, r3
 8000f28:	469a      	mov	sl, r3
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	2404      	movs	r4, #4
 8000f2e:	9303      	str	r3, [sp, #12]
 8000f30:	e646      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f32:	2301      	movs	r3, #1
 8000f34:	431c      	orrs	r4, r3
 8000f36:	2300      	movs	r3, #0
 8000f38:	469b      	mov	fp, r3
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	e660      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2480      	movs	r4, #128	@ 0x80
 8000f42:	4698      	mov	r8, r3
 8000f44:	2600      	movs	r6, #0
 8000f46:	4b92      	ldr	r3, [pc, #584]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000f48:	0324      	lsls	r4, r4, #12
 8000f4a:	e671      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4252      	negs	r2, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	2938      	cmp	r1, #56	@ 0x38
 8000f56:	dd00      	ble.n	8000f5a <__aeabi_ddiv+0x3ea>
 8000f58:	e666      	b.n	8000c28 <__aeabi_ddiv+0xb8>
 8000f5a:	291f      	cmp	r1, #31
 8000f5c:	dc00      	bgt.n	8000f60 <__aeabi_ddiv+0x3f0>
 8000f5e:	e0ab      	b.n	80010b8 <__aeabi_ddiv+0x548>
 8000f60:	201f      	movs	r0, #31
 8000f62:	4240      	negs	r0, r0
 8000f64:	1ac3      	subs	r3, r0, r3
 8000f66:	4658      	mov	r0, fp
 8000f68:	40d8      	lsrs	r0, r3
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	2920      	cmp	r1, #32
 8000f6e:	d004      	beq.n	8000f7a <__aeabi_ddiv+0x40a>
 8000f70:	4658      	mov	r0, fp
 8000f72:	4988      	ldr	r1, [pc, #544]	@ (8001194 <__aeabi_ddiv+0x624>)
 8000f74:	4451      	add	r1, sl
 8000f76:	4088      	lsls	r0, r1
 8000f78:	4302      	orrs	r2, r0
 8000f7a:	1e51      	subs	r1, r2, #1
 8000f7c:	418a      	sbcs	r2, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	2307      	movs	r3, #7
 8000f82:	0019      	movs	r1, r3
 8000f84:	2400      	movs	r4, #0
 8000f86:	4011      	ands	r1, r2
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d00c      	beq.n	8000fa6 <__aeabi_ddiv+0x436>
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d100      	bne.n	8000f96 <__aeabi_ddiv+0x426>
 8000f94:	e0f9      	b.n	800118a <__aeabi_ddiv+0x61a>
 8000f96:	1d11      	adds	r1, r2, #4
 8000f98:	4291      	cmp	r1, r2
 8000f9a:	419b      	sbcs	r3, r3
 8000f9c:	000a      	movs	r2, r1
 8000f9e:	425b      	negs	r3, r3
 8000fa0:	0759      	lsls	r1, r3, #29
 8000fa2:	025b      	lsls	r3, r3, #9
 8000fa4:	0b1c      	lsrs	r4, r3, #12
 8000fa6:	08d2      	lsrs	r2, r2, #3
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	4690      	mov	r8, r2
 8000fac:	2300      	movs	r3, #0
 8000fae:	e63f      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fb0:	2480      	movs	r4, #128	@ 0x80
 8000fb2:	464b      	mov	r3, r9
 8000fb4:	0324      	lsls	r4, r4, #12
 8000fb6:	4223      	tst	r3, r4
 8000fb8:	d009      	beq.n	8000fce <__aeabi_ddiv+0x45e>
 8000fba:	465b      	mov	r3, fp
 8000fbc:	4223      	tst	r3, r4
 8000fbe:	d106      	bne.n	8000fce <__aeabi_ddiv+0x45e>
 8000fc0:	431c      	orrs	r4, r3
 8000fc2:	0324      	lsls	r4, r4, #12
 8000fc4:	002e      	movs	r6, r5
 8000fc6:	4690      	mov	r8, r2
 8000fc8:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fca:	0b24      	lsrs	r4, r4, #12
 8000fcc:	e630      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fce:	2480      	movs	r4, #128	@ 0x80
 8000fd0:	464b      	mov	r3, r9
 8000fd2:	0324      	lsls	r4, r4, #12
 8000fd4:	431c      	orrs	r4, r3
 8000fd6:	0324      	lsls	r4, r4, #12
 8000fd8:	9e02      	ldr	r6, [sp, #8]
 8000fda:	4b6d      	ldr	r3, [pc, #436]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fdc:	0b24      	lsrs	r4, r4, #12
 8000fde:	e627      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_ddiv+0x476>
 8000fe4:	e700      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000fe6:	9800      	ldr	r0, [sp, #0]
 8000fe8:	1e51      	subs	r1, r2, #1
 8000fea:	4684      	mov	ip, r0
 8000fec:	4464      	add	r4, ip
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d200      	bcs.n	8000ff4 <__aeabi_ddiv+0x484>
 8000ff2:	e084      	b.n	80010fe <__aeabi_ddiv+0x58e>
 8000ff4:	42bc      	cmp	r4, r7
 8000ff6:	d200      	bcs.n	8000ffa <__aeabi_ddiv+0x48a>
 8000ff8:	e0ae      	b.n	8001158 <__aeabi_ddiv+0x5e8>
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x48e>
 8000ffc:	e0c1      	b.n	8001182 <__aeabi_ddiv+0x612>
 8000ffe:	000a      	movs	r2, r1
 8001000:	e6f0      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001002:	4542      	cmp	r2, r8
 8001004:	d900      	bls.n	8001008 <__aeabi_ddiv+0x498>
 8001006:	e62c      	b.n	8000c62 <__aeabi_ddiv+0xf2>
 8001008:	464b      	mov	r3, r9
 800100a:	07dc      	lsls	r4, r3, #31
 800100c:	0858      	lsrs	r0, r3, #1
 800100e:	4643      	mov	r3, r8
 8001010:	085b      	lsrs	r3, r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	4643      	mov	r3, r8
 8001016:	07df      	lsls	r7, r3, #31
 8001018:	e62a      	b.n	8000c70 <__aeabi_ddiv+0x100>
 800101a:	f001 f9cd 	bl	80023b8 <__clzsi2>
 800101e:	2315      	movs	r3, #21
 8001020:	469c      	mov	ip, r3
 8001022:	4484      	add	ip, r0
 8001024:	0002      	movs	r2, r0
 8001026:	4663      	mov	r3, ip
 8001028:	3220      	adds	r2, #32
 800102a:	2b1c      	cmp	r3, #28
 800102c:	dc00      	bgt.n	8001030 <__aeabi_ddiv+0x4c0>
 800102e:	e72e      	b.n	8000e8e <__aeabi_ddiv+0x31e>
 8001030:	0023      	movs	r3, r4
 8001032:	3808      	subs	r0, #8
 8001034:	4083      	lsls	r3, r0
 8001036:	4699      	mov	r9, r3
 8001038:	2300      	movs	r3, #0
 800103a:	4698      	mov	r8, r3
 800103c:	e736      	b.n	8000eac <__aeabi_ddiv+0x33c>
 800103e:	f001 f9bb 	bl	80023b8 <__clzsi2>
 8001042:	0002      	movs	r2, r0
 8001044:	0003      	movs	r3, r0
 8001046:	3215      	adds	r2, #21
 8001048:	3320      	adds	r3, #32
 800104a:	2a1c      	cmp	r2, #28
 800104c:	dc00      	bgt.n	8001050 <__aeabi_ddiv+0x4e0>
 800104e:	e6fb      	b.n	8000e48 <__aeabi_ddiv+0x2d8>
 8001050:	9900      	ldr	r1, [sp, #0]
 8001052:	3808      	subs	r0, #8
 8001054:	4081      	lsls	r1, r0
 8001056:	2200      	movs	r2, #0
 8001058:	468b      	mov	fp, r1
 800105a:	e702      	b.n	8000e62 <__aeabi_ddiv+0x2f2>
 800105c:	9900      	ldr	r1, [sp, #0]
 800105e:	3b01      	subs	r3, #1
 8001060:	468c      	mov	ip, r1
 8001062:	4464      	add	r4, ip
 8001064:	42a1      	cmp	r1, r4
 8001066:	d900      	bls.n	800106a <__aeabi_ddiv+0x4fa>
 8001068:	e69a      	b.n	8000da0 <__aeabi_ddiv+0x230>
 800106a:	42a2      	cmp	r2, r4
 800106c:	d800      	bhi.n	8001070 <__aeabi_ddiv+0x500>
 800106e:	e697      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001070:	1e83      	subs	r3, r0, #2
 8001072:	4464      	add	r4, ip
 8001074:	e694      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001076:	46ac      	mov	ip, r5
 8001078:	4461      	add	r1, ip
 800107a:	3f01      	subs	r7, #1
 800107c:	428d      	cmp	r5, r1
 800107e:	d900      	bls.n	8001082 <__aeabi_ddiv+0x512>
 8001080:	e680      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001082:	428a      	cmp	r2, r1
 8001084:	d800      	bhi.n	8001088 <__aeabi_ddiv+0x518>
 8001086:	e67d      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001088:	1e87      	subs	r7, r0, #2
 800108a:	4461      	add	r1, ip
 800108c:	e67a      	b.n	8000d84 <__aeabi_ddiv+0x214>
 800108e:	4285      	cmp	r5, r0
 8001090:	d000      	beq.n	8001094 <__aeabi_ddiv+0x524>
 8001092:	e65f      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 8001094:	45b9      	cmp	r9, r7
 8001096:	d900      	bls.n	800109a <__aeabi_ddiv+0x52a>
 8001098:	e65c      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800109a:	e656      	b.n	8000d4a <__aeabi_ddiv+0x1da>
 800109c:	42a2      	cmp	r2, r4
 800109e:	d800      	bhi.n	80010a2 <__aeabi_ddiv+0x532>
 80010a0:	e61a      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a2:	1e83      	subs	r3, r0, #2
 80010a4:	4464      	add	r4, ip
 80010a6:	e617      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a8:	428a      	cmp	r2, r1
 80010aa:	d800      	bhi.n	80010ae <__aeabi_ddiv+0x53e>
 80010ac:	e600      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010ae:	46ac      	mov	ip, r5
 80010b0:	1e83      	subs	r3, r0, #2
 80010b2:	4698      	mov	r8, r3
 80010b4:	4461      	add	r1, ip
 80010b6:	e5fb      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010b8:	4837      	ldr	r0, [pc, #220]	@ (8001198 <__aeabi_ddiv+0x628>)
 80010ba:	0014      	movs	r4, r2
 80010bc:	4450      	add	r0, sl
 80010be:	4082      	lsls	r2, r0
 80010c0:	465b      	mov	r3, fp
 80010c2:	0017      	movs	r7, r2
 80010c4:	4083      	lsls	r3, r0
 80010c6:	40cc      	lsrs	r4, r1
 80010c8:	1e7a      	subs	r2, r7, #1
 80010ca:	4197      	sbcs	r7, r2
 80010cc:	4323      	orrs	r3, r4
 80010ce:	433b      	orrs	r3, r7
 80010d0:	001a      	movs	r2, r3
 80010d2:	465b      	mov	r3, fp
 80010d4:	40cb      	lsrs	r3, r1
 80010d6:	0751      	lsls	r1, r2, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010da:	210f      	movs	r1, #15
 80010dc:	4011      	ands	r1, r2
 80010de:	2904      	cmp	r1, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010e2:	1d11      	adds	r1, r2, #4
 80010e4:	4291      	cmp	r1, r2
 80010e6:	4192      	sbcs	r2, r2
 80010e8:	4252      	negs	r2, r2
 80010ea:	189b      	adds	r3, r3, r2
 80010ec:	000a      	movs	r2, r1
 80010ee:	0219      	lsls	r1, r3, #8
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_ddiv+0x584>
 80010f2:	e755      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2301      	movs	r3, #1
 80010f8:	2400      	movs	r4, #0
 80010fa:	4690      	mov	r8, r2
 80010fc:	e598      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 80010fe:	000a      	movs	r2, r1
 8001100:	42bc      	cmp	r4, r7
 8001102:	d000      	beq.n	8001106 <__aeabi_ddiv+0x596>
 8001104:	e66e      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001106:	454b      	cmp	r3, r9
 8001108:	d000      	beq.n	800110c <__aeabi_ddiv+0x59c>
 800110a:	e66b      	b.n	8000de4 <__aeabi_ddiv+0x274>
 800110c:	e66c      	b.n	8000de8 <__aeabi_ddiv+0x278>
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <__aeabi_ddiv+0x62c>)
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <__aeabi_ddiv+0x630>)
 8001112:	4453      	add	r3, sl
 8001114:	4592      	cmp	sl, r2
 8001116:	da00      	bge.n	800111a <__aeabi_ddiv+0x5aa>
 8001118:	e718      	b.n	8000f4c <__aeabi_ddiv+0x3dc>
 800111a:	2101      	movs	r1, #1
 800111c:	4249      	negs	r1, r1
 800111e:	1d0a      	adds	r2, r1, #4
 8001120:	428a      	cmp	r2, r1
 8001122:	4189      	sbcs	r1, r1
 8001124:	4249      	negs	r1, r1
 8001126:	448b      	add	fp, r1
 8001128:	e666      	b.n	8000df8 <__aeabi_ddiv+0x288>
 800112a:	210f      	movs	r1, #15
 800112c:	4011      	ands	r1, r2
 800112e:	2904      	cmp	r1, #4
 8001130:	d100      	bne.n	8001134 <__aeabi_ddiv+0x5c4>
 8001132:	e661      	b.n	8000df8 <__aeabi_ddiv+0x288>
 8001134:	0011      	movs	r1, r2
 8001136:	e7f2      	b.n	800111e <__aeabi_ddiv+0x5ae>
 8001138:	42bc      	cmp	r4, r7
 800113a:	d800      	bhi.n	800113e <__aeabi_ddiv+0x5ce>
 800113c:	e60a      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800113e:	2302      	movs	r3, #2
 8001140:	425b      	negs	r3, r3
 8001142:	469c      	mov	ip, r3
 8001144:	9900      	ldr	r1, [sp, #0]
 8001146:	444f      	add	r7, r9
 8001148:	454f      	cmp	r7, r9
 800114a:	419b      	sbcs	r3, r3
 800114c:	44e3      	add	fp, ip
 800114e:	468c      	mov	ip, r1
 8001150:	425b      	negs	r3, r3
 8001152:	4463      	add	r3, ip
 8001154:	18c0      	adds	r0, r0, r3
 8001156:	e5ff      	b.n	8000d58 <__aeabi_ddiv+0x1e8>
 8001158:	4649      	mov	r1, r9
 800115a:	9d00      	ldr	r5, [sp, #0]
 800115c:	0048      	lsls	r0, r1, #1
 800115e:	4548      	cmp	r0, r9
 8001160:	4189      	sbcs	r1, r1
 8001162:	46ac      	mov	ip, r5
 8001164:	4249      	negs	r1, r1
 8001166:	4461      	add	r1, ip
 8001168:	4681      	mov	r9, r0
 800116a:	3a02      	subs	r2, #2
 800116c:	1864      	adds	r4, r4, r1
 800116e:	e7c7      	b.n	8001100 <__aeabi_ddiv+0x590>
 8001170:	2480      	movs	r4, #128	@ 0x80
 8001172:	465b      	mov	r3, fp
 8001174:	0324      	lsls	r4, r4, #12
 8001176:	431c      	orrs	r4, r3
 8001178:	0324      	lsls	r4, r4, #12
 800117a:	4690      	mov	r8, r2
 800117c:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <__aeabi_ddiv+0x620>)
 800117e:	0b24      	lsrs	r4, r4, #12
 8001180:	e556      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8001182:	4599      	cmp	r9, r3
 8001184:	d3e8      	bcc.n	8001158 <__aeabi_ddiv+0x5e8>
 8001186:	000a      	movs	r2, r1
 8001188:	e7bd      	b.n	8001106 <__aeabi_ddiv+0x596>
 800118a:	2300      	movs	r3, #0
 800118c:	e708      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	000007ff 	.word	0x000007ff
 8001194:	0000043e 	.word	0x0000043e
 8001198:	0000041e 	.word	0x0000041e
 800119c:	000003ff 	.word	0x000003ff
 80011a0:	fffffc02 	.word	0xfffffc02

080011a4 <__eqdf2>:
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	4657      	mov	r7, sl
 80011a8:	46de      	mov	lr, fp
 80011aa:	464e      	mov	r6, r9
 80011ac:	4645      	mov	r5, r8
 80011ae:	b5e0      	push	{r5, r6, r7, lr}
 80011b0:	000d      	movs	r5, r1
 80011b2:	0004      	movs	r4, r0
 80011b4:	0fe8      	lsrs	r0, r5, #31
 80011b6:	4683      	mov	fp, r0
 80011b8:	0309      	lsls	r1, r1, #12
 80011ba:	0fd8      	lsrs	r0, r3, #31
 80011bc:	0b09      	lsrs	r1, r1, #12
 80011be:	4682      	mov	sl, r0
 80011c0:	4819      	ldr	r0, [pc, #100]	@ (8001228 <__eqdf2+0x84>)
 80011c2:	468c      	mov	ip, r1
 80011c4:	031f      	lsls	r7, r3, #12
 80011c6:	0069      	lsls	r1, r5, #1
 80011c8:	005e      	lsls	r6, r3, #1
 80011ca:	0d49      	lsrs	r1, r1, #21
 80011cc:	0b3f      	lsrs	r7, r7, #12
 80011ce:	0d76      	lsrs	r6, r6, #21
 80011d0:	4281      	cmp	r1, r0
 80011d2:	d018      	beq.n	8001206 <__eqdf2+0x62>
 80011d4:	4286      	cmp	r6, r0
 80011d6:	d00f      	beq.n	80011f8 <__eqdf2+0x54>
 80011d8:	2001      	movs	r0, #1
 80011da:	42b1      	cmp	r1, r6
 80011dc:	d10d      	bne.n	80011fa <__eqdf2+0x56>
 80011de:	45bc      	cmp	ip, r7
 80011e0:	d10b      	bne.n	80011fa <__eqdf2+0x56>
 80011e2:	4294      	cmp	r4, r2
 80011e4:	d109      	bne.n	80011fa <__eqdf2+0x56>
 80011e6:	45d3      	cmp	fp, sl
 80011e8:	d01c      	beq.n	8001224 <__eqdf2+0x80>
 80011ea:	2900      	cmp	r1, #0
 80011ec:	d105      	bne.n	80011fa <__eqdf2+0x56>
 80011ee:	4660      	mov	r0, ip
 80011f0:	4320      	orrs	r0, r4
 80011f2:	1e43      	subs	r3, r0, #1
 80011f4:	4198      	sbcs	r0, r3
 80011f6:	e000      	b.n	80011fa <__eqdf2+0x56>
 80011f8:	2001      	movs	r0, #1
 80011fa:	bcf0      	pop	{r4, r5, r6, r7}
 80011fc:	46bb      	mov	fp, r7
 80011fe:	46b2      	mov	sl, r6
 8001200:	46a9      	mov	r9, r5
 8001202:	46a0      	mov	r8, r4
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001206:	2001      	movs	r0, #1
 8001208:	428e      	cmp	r6, r1
 800120a:	d1f6      	bne.n	80011fa <__eqdf2+0x56>
 800120c:	4661      	mov	r1, ip
 800120e:	4339      	orrs	r1, r7
 8001210:	000f      	movs	r7, r1
 8001212:	4317      	orrs	r7, r2
 8001214:	4327      	orrs	r7, r4
 8001216:	d1f0      	bne.n	80011fa <__eqdf2+0x56>
 8001218:	465b      	mov	r3, fp
 800121a:	4652      	mov	r2, sl
 800121c:	1a98      	subs	r0, r3, r2
 800121e:	1e43      	subs	r3, r0, #1
 8001220:	4198      	sbcs	r0, r3
 8001222:	e7ea      	b.n	80011fa <__eqdf2+0x56>
 8001224:	2000      	movs	r0, #0
 8001226:	e7e8      	b.n	80011fa <__eqdf2+0x56>
 8001228:	000007ff 	.word	0x000007ff

0800122c <__gedf2>:
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	4657      	mov	r7, sl
 8001230:	464e      	mov	r6, r9
 8001232:	4645      	mov	r5, r8
 8001234:	46de      	mov	lr, fp
 8001236:	b5e0      	push	{r5, r6, r7, lr}
 8001238:	000d      	movs	r5, r1
 800123a:	030f      	lsls	r7, r1, #12
 800123c:	0b39      	lsrs	r1, r7, #12
 800123e:	b083      	sub	sp, #12
 8001240:	0004      	movs	r4, r0
 8001242:	4680      	mov	r8, r0
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	0058      	lsls	r0, r3, #1
 8001248:	0fe9      	lsrs	r1, r5, #31
 800124a:	4f31      	ldr	r7, [pc, #196]	@ (8001310 <__gedf2+0xe4>)
 800124c:	0d40      	lsrs	r0, r0, #21
 800124e:	468c      	mov	ip, r1
 8001250:	006e      	lsls	r6, r5, #1
 8001252:	0319      	lsls	r1, r3, #12
 8001254:	4682      	mov	sl, r0
 8001256:	4691      	mov	r9, r2
 8001258:	0d76      	lsrs	r6, r6, #21
 800125a:	0b09      	lsrs	r1, r1, #12
 800125c:	0fd8      	lsrs	r0, r3, #31
 800125e:	42be      	cmp	r6, r7
 8001260:	d01f      	beq.n	80012a2 <__gedf2+0x76>
 8001262:	45ba      	cmp	sl, r7
 8001264:	d00f      	beq.n	8001286 <__gedf2+0x5a>
 8001266:	2e00      	cmp	r6, #0
 8001268:	d12f      	bne.n	80012ca <__gedf2+0x9e>
 800126a:	4655      	mov	r5, sl
 800126c:	9e01      	ldr	r6, [sp, #4]
 800126e:	4334      	orrs	r4, r6
 8001270:	2d00      	cmp	r5, #0
 8001272:	d127      	bne.n	80012c4 <__gedf2+0x98>
 8001274:	430a      	orrs	r2, r1
 8001276:	d03a      	beq.n	80012ee <__gedf2+0xc2>
 8001278:	2c00      	cmp	r4, #0
 800127a:	d145      	bne.n	8001308 <__gedf2+0xdc>
 800127c:	2800      	cmp	r0, #0
 800127e:	d11a      	bne.n	80012b6 <__gedf2+0x8a>
 8001280:	2001      	movs	r0, #1
 8001282:	4240      	negs	r0, r0
 8001284:	e017      	b.n	80012b6 <__gedf2+0x8a>
 8001286:	4311      	orrs	r1, r2
 8001288:	d13b      	bne.n	8001302 <__gedf2+0xd6>
 800128a:	2e00      	cmp	r6, #0
 800128c:	d102      	bne.n	8001294 <__gedf2+0x68>
 800128e:	9f01      	ldr	r7, [sp, #4]
 8001290:	4327      	orrs	r7, r4
 8001292:	d0f3      	beq.n	800127c <__gedf2+0x50>
 8001294:	4584      	cmp	ip, r0
 8001296:	d109      	bne.n	80012ac <__gedf2+0x80>
 8001298:	4663      	mov	r3, ip
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <__gedf2+0x54>
 800129e:	4660      	mov	r0, ip
 80012a0:	e009      	b.n	80012b6 <__gedf2+0x8a>
 80012a2:	9f01      	ldr	r7, [sp, #4]
 80012a4:	4327      	orrs	r7, r4
 80012a6:	d12c      	bne.n	8001302 <__gedf2+0xd6>
 80012a8:	45b2      	cmp	sl, r6
 80012aa:	d024      	beq.n	80012f6 <__gedf2+0xca>
 80012ac:	4663      	mov	r3, ip
 80012ae:	2002      	movs	r0, #2
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4018      	ands	r0, r3
 80012b4:	3801      	subs	r0, #1
 80012b6:	b003      	add	sp, #12
 80012b8:	bcf0      	pop	{r4, r5, r6, r7}
 80012ba:	46bb      	mov	fp, r7
 80012bc:	46b2      	mov	sl, r6
 80012be:	46a9      	mov	r9, r5
 80012c0:	46a0      	mov	r8, r4
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d0d9      	beq.n	800127c <__gedf2+0x50>
 80012c8:	e7e4      	b.n	8001294 <__gedf2+0x68>
 80012ca:	4654      	mov	r4, sl
 80012cc:	2c00      	cmp	r4, #0
 80012ce:	d0ed      	beq.n	80012ac <__gedf2+0x80>
 80012d0:	4584      	cmp	ip, r0
 80012d2:	d1eb      	bne.n	80012ac <__gedf2+0x80>
 80012d4:	4556      	cmp	r6, sl
 80012d6:	dce9      	bgt.n	80012ac <__gedf2+0x80>
 80012d8:	dbde      	blt.n	8001298 <__gedf2+0x6c>
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	428b      	cmp	r3, r1
 80012de:	d8e5      	bhi.n	80012ac <__gedf2+0x80>
 80012e0:	d1da      	bne.n	8001298 <__gedf2+0x6c>
 80012e2:	45c8      	cmp	r8, r9
 80012e4:	d8e2      	bhi.n	80012ac <__gedf2+0x80>
 80012e6:	2000      	movs	r0, #0
 80012e8:	45c8      	cmp	r8, r9
 80012ea:	d2e4      	bcs.n	80012b6 <__gedf2+0x8a>
 80012ec:	e7d4      	b.n	8001298 <__gedf2+0x6c>
 80012ee:	2000      	movs	r0, #0
 80012f0:	2c00      	cmp	r4, #0
 80012f2:	d0e0      	beq.n	80012b6 <__gedf2+0x8a>
 80012f4:	e7da      	b.n	80012ac <__gedf2+0x80>
 80012f6:	4311      	orrs	r1, r2
 80012f8:	d103      	bne.n	8001302 <__gedf2+0xd6>
 80012fa:	4584      	cmp	ip, r0
 80012fc:	d1d6      	bne.n	80012ac <__gedf2+0x80>
 80012fe:	2000      	movs	r0, #0
 8001300:	e7d9      	b.n	80012b6 <__gedf2+0x8a>
 8001302:	2002      	movs	r0, #2
 8001304:	4240      	negs	r0, r0
 8001306:	e7d6      	b.n	80012b6 <__gedf2+0x8a>
 8001308:	4584      	cmp	ip, r0
 800130a:	d0e6      	beq.n	80012da <__gedf2+0xae>
 800130c:	e7ce      	b.n	80012ac <__gedf2+0x80>
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	000007ff 	.word	0x000007ff

08001314 <__ledf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	4657      	mov	r7, sl
 8001318:	464e      	mov	r6, r9
 800131a:	4645      	mov	r5, r8
 800131c:	46de      	mov	lr, fp
 800131e:	b5e0      	push	{r5, r6, r7, lr}
 8001320:	000d      	movs	r5, r1
 8001322:	030f      	lsls	r7, r1, #12
 8001324:	0004      	movs	r4, r0
 8001326:	4680      	mov	r8, r0
 8001328:	0fe8      	lsrs	r0, r5, #31
 800132a:	0b39      	lsrs	r1, r7, #12
 800132c:	4684      	mov	ip, r0
 800132e:	b083      	sub	sp, #12
 8001330:	0058      	lsls	r0, r3, #1
 8001332:	4f30      	ldr	r7, [pc, #192]	@ (80013f4 <__ledf2+0xe0>)
 8001334:	0d40      	lsrs	r0, r0, #21
 8001336:	9101      	str	r1, [sp, #4]
 8001338:	031e      	lsls	r6, r3, #12
 800133a:	0069      	lsls	r1, r5, #1
 800133c:	4682      	mov	sl, r0
 800133e:	4691      	mov	r9, r2
 8001340:	0d49      	lsrs	r1, r1, #21
 8001342:	0b36      	lsrs	r6, r6, #12
 8001344:	0fd8      	lsrs	r0, r3, #31
 8001346:	42b9      	cmp	r1, r7
 8001348:	d020      	beq.n	800138c <__ledf2+0x78>
 800134a:	45ba      	cmp	sl, r7
 800134c:	d00f      	beq.n	800136e <__ledf2+0x5a>
 800134e:	2900      	cmp	r1, #0
 8001350:	d12b      	bne.n	80013aa <__ledf2+0x96>
 8001352:	9901      	ldr	r1, [sp, #4]
 8001354:	430c      	orrs	r4, r1
 8001356:	4651      	mov	r1, sl
 8001358:	2900      	cmp	r1, #0
 800135a:	d137      	bne.n	80013cc <__ledf2+0xb8>
 800135c:	4332      	orrs	r2, r6
 800135e:	d038      	beq.n	80013d2 <__ledf2+0xbe>
 8001360:	2c00      	cmp	r4, #0
 8001362:	d144      	bne.n	80013ee <__ledf2+0xda>
 8001364:	2800      	cmp	r0, #0
 8001366:	d119      	bne.n	800139c <__ledf2+0x88>
 8001368:	2001      	movs	r0, #1
 800136a:	4240      	negs	r0, r0
 800136c:	e016      	b.n	800139c <__ledf2+0x88>
 800136e:	4316      	orrs	r6, r2
 8001370:	d113      	bne.n	800139a <__ledf2+0x86>
 8001372:	2900      	cmp	r1, #0
 8001374:	d102      	bne.n	800137c <__ledf2+0x68>
 8001376:	9f01      	ldr	r7, [sp, #4]
 8001378:	4327      	orrs	r7, r4
 800137a:	d0f3      	beq.n	8001364 <__ledf2+0x50>
 800137c:	4584      	cmp	ip, r0
 800137e:	d020      	beq.n	80013c2 <__ledf2+0xae>
 8001380:	4663      	mov	r3, ip
 8001382:	2002      	movs	r0, #2
 8001384:	3b01      	subs	r3, #1
 8001386:	4018      	ands	r0, r3
 8001388:	3801      	subs	r0, #1
 800138a:	e007      	b.n	800139c <__ledf2+0x88>
 800138c:	9f01      	ldr	r7, [sp, #4]
 800138e:	4327      	orrs	r7, r4
 8001390:	d103      	bne.n	800139a <__ledf2+0x86>
 8001392:	458a      	cmp	sl, r1
 8001394:	d1f4      	bne.n	8001380 <__ledf2+0x6c>
 8001396:	4316      	orrs	r6, r2
 8001398:	d01f      	beq.n	80013da <__ledf2+0xc6>
 800139a:	2002      	movs	r0, #2
 800139c:	b003      	add	sp, #12
 800139e:	bcf0      	pop	{r4, r5, r6, r7}
 80013a0:	46bb      	mov	fp, r7
 80013a2:	46b2      	mov	sl, r6
 80013a4:	46a9      	mov	r9, r5
 80013a6:	46a0      	mov	r8, r4
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	4654      	mov	r4, sl
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d0e7      	beq.n	8001380 <__ledf2+0x6c>
 80013b0:	4584      	cmp	ip, r0
 80013b2:	d1e5      	bne.n	8001380 <__ledf2+0x6c>
 80013b4:	4551      	cmp	r1, sl
 80013b6:	dce3      	bgt.n	8001380 <__ledf2+0x6c>
 80013b8:	db03      	blt.n	80013c2 <__ledf2+0xae>
 80013ba:	9b01      	ldr	r3, [sp, #4]
 80013bc:	42b3      	cmp	r3, r6
 80013be:	d8df      	bhi.n	8001380 <__ledf2+0x6c>
 80013c0:	d00f      	beq.n	80013e2 <__ledf2+0xce>
 80013c2:	4663      	mov	r3, ip
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0cf      	beq.n	8001368 <__ledf2+0x54>
 80013c8:	4660      	mov	r0, ip
 80013ca:	e7e7      	b.n	800139c <__ledf2+0x88>
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0c9      	beq.n	8001364 <__ledf2+0x50>
 80013d0:	e7d4      	b.n	800137c <__ledf2+0x68>
 80013d2:	2000      	movs	r0, #0
 80013d4:	2c00      	cmp	r4, #0
 80013d6:	d0e1      	beq.n	800139c <__ledf2+0x88>
 80013d8:	e7d2      	b.n	8001380 <__ledf2+0x6c>
 80013da:	4584      	cmp	ip, r0
 80013dc:	d1d0      	bne.n	8001380 <__ledf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	e7dc      	b.n	800139c <__ledf2+0x88>
 80013e2:	45c8      	cmp	r8, r9
 80013e4:	d8cc      	bhi.n	8001380 <__ledf2+0x6c>
 80013e6:	2000      	movs	r0, #0
 80013e8:	45c8      	cmp	r8, r9
 80013ea:	d2d7      	bcs.n	800139c <__ledf2+0x88>
 80013ec:	e7e9      	b.n	80013c2 <__ledf2+0xae>
 80013ee:	4584      	cmp	ip, r0
 80013f0:	d0e3      	beq.n	80013ba <__ledf2+0xa6>
 80013f2:	e7c5      	b.n	8001380 <__ledf2+0x6c>
 80013f4:	000007ff 	.word	0x000007ff

080013f8 <__aeabi_dmul>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	4657      	mov	r7, sl
 80013fc:	46de      	mov	lr, fp
 80013fe:	464e      	mov	r6, r9
 8001400:	4645      	mov	r5, r8
 8001402:	b5e0      	push	{r5, r6, r7, lr}
 8001404:	001f      	movs	r7, r3
 8001406:	030b      	lsls	r3, r1, #12
 8001408:	0b1b      	lsrs	r3, r3, #12
 800140a:	0016      	movs	r6, r2
 800140c:	469a      	mov	sl, r3
 800140e:	0fca      	lsrs	r2, r1, #31
 8001410:	004b      	lsls	r3, r1, #1
 8001412:	0004      	movs	r4, r0
 8001414:	4693      	mov	fp, r2
 8001416:	b087      	sub	sp, #28
 8001418:	0d5b      	lsrs	r3, r3, #21
 800141a:	d100      	bne.n	800141e <__aeabi_dmul+0x26>
 800141c:	e0d5      	b.n	80015ca <__aeabi_dmul+0x1d2>
 800141e:	4abb      	ldr	r2, [pc, #748]	@ (800170c <__aeabi_dmul+0x314>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d100      	bne.n	8001426 <__aeabi_dmul+0x2e>
 8001424:	e0f8      	b.n	8001618 <__aeabi_dmul+0x220>
 8001426:	4651      	mov	r1, sl
 8001428:	0f42      	lsrs	r2, r0, #29
 800142a:	00c9      	lsls	r1, r1, #3
 800142c:	430a      	orrs	r2, r1
 800142e:	2180      	movs	r1, #128	@ 0x80
 8001430:	0409      	lsls	r1, r1, #16
 8001432:	4311      	orrs	r1, r2
 8001434:	00c2      	lsls	r2, r0, #3
 8001436:	4691      	mov	r9, r2
 8001438:	4ab5      	ldr	r2, [pc, #724]	@ (8001710 <__aeabi_dmul+0x318>)
 800143a:	468a      	mov	sl, r1
 800143c:	189d      	adds	r5, r3, r2
 800143e:	2300      	movs	r3, #0
 8001440:	4698      	mov	r8, r3
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	033c      	lsls	r4, r7, #12
 8001446:	007b      	lsls	r3, r7, #1
 8001448:	0ffa      	lsrs	r2, r7, #31
 800144a:	0030      	movs	r0, r6
 800144c:	0b24      	lsrs	r4, r4, #12
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	9200      	str	r2, [sp, #0]
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x5e>
 8001454:	e096      	b.n	8001584 <__aeabi_dmul+0x18c>
 8001456:	4aad      	ldr	r2, [pc, #692]	@ (800170c <__aeabi_dmul+0x314>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d031      	beq.n	80014c0 <__aeabi_dmul+0xc8>
 800145c:	0f72      	lsrs	r2, r6, #29
 800145e:	00e4      	lsls	r4, r4, #3
 8001460:	4322      	orrs	r2, r4
 8001462:	2480      	movs	r4, #128	@ 0x80
 8001464:	0424      	lsls	r4, r4, #16
 8001466:	4314      	orrs	r4, r2
 8001468:	4aa9      	ldr	r2, [pc, #676]	@ (8001710 <__aeabi_dmul+0x318>)
 800146a:	00f0      	lsls	r0, r6, #3
 800146c:	4694      	mov	ip, r2
 800146e:	4463      	add	r3, ip
 8001470:	195b      	adds	r3, r3, r5
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	9201      	str	r2, [sp, #4]
 8001476:	4642      	mov	r2, r8
 8001478:	2600      	movs	r6, #0
 800147a:	2a0a      	cmp	r2, #10
 800147c:	dc42      	bgt.n	8001504 <__aeabi_dmul+0x10c>
 800147e:	465a      	mov	r2, fp
 8001480:	9900      	ldr	r1, [sp, #0]
 8001482:	404a      	eors	r2, r1
 8001484:	4693      	mov	fp, r2
 8001486:	4642      	mov	r2, r8
 8001488:	2a02      	cmp	r2, #2
 800148a:	dc32      	bgt.n	80014f2 <__aeabi_dmul+0xfa>
 800148c:	3a01      	subs	r2, #1
 800148e:	2a01      	cmp	r2, #1
 8001490:	d900      	bls.n	8001494 <__aeabi_dmul+0x9c>
 8001492:	e149      	b.n	8001728 <__aeabi_dmul+0x330>
 8001494:	2e02      	cmp	r6, #2
 8001496:	d100      	bne.n	800149a <__aeabi_dmul+0xa2>
 8001498:	e0ca      	b.n	8001630 <__aeabi_dmul+0x238>
 800149a:	2e01      	cmp	r6, #1
 800149c:	d13d      	bne.n	800151a <__aeabi_dmul+0x122>
 800149e:	2300      	movs	r3, #0
 80014a0:	2400      	movs	r4, #0
 80014a2:	2200      	movs	r2, #0
 80014a4:	0010      	movs	r0, r2
 80014a6:	465a      	mov	r2, fp
 80014a8:	051b      	lsls	r3, r3, #20
 80014aa:	4323      	orrs	r3, r4
 80014ac:	07d2      	lsls	r2, r2, #31
 80014ae:	4313      	orrs	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	b007      	add	sp, #28
 80014b4:	bcf0      	pop	{r4, r5, r6, r7}
 80014b6:	46bb      	mov	fp, r7
 80014b8:	46b2      	mov	sl, r6
 80014ba:	46a9      	mov	r9, r5
 80014bc:	46a0      	mov	r8, r4
 80014be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c0:	4b92      	ldr	r3, [pc, #584]	@ (800170c <__aeabi_dmul+0x314>)
 80014c2:	4326      	orrs	r6, r4
 80014c4:	18eb      	adds	r3, r5, r3
 80014c6:	2e00      	cmp	r6, #0
 80014c8:	d100      	bne.n	80014cc <__aeabi_dmul+0xd4>
 80014ca:	e0bb      	b.n	8001644 <__aeabi_dmul+0x24c>
 80014cc:	2203      	movs	r2, #3
 80014ce:	4641      	mov	r1, r8
 80014d0:	4311      	orrs	r1, r2
 80014d2:	465a      	mov	r2, fp
 80014d4:	4688      	mov	r8, r1
 80014d6:	9900      	ldr	r1, [sp, #0]
 80014d8:	404a      	eors	r2, r1
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	0109      	lsls	r1, r1, #4
 80014de:	468c      	mov	ip, r1
 80014e0:	0029      	movs	r1, r5
 80014e2:	4461      	add	r1, ip
 80014e4:	9101      	str	r1, [sp, #4]
 80014e6:	4641      	mov	r1, r8
 80014e8:	290a      	cmp	r1, #10
 80014ea:	dd00      	ble.n	80014ee <__aeabi_dmul+0xf6>
 80014ec:	e233      	b.n	8001956 <__aeabi_dmul+0x55e>
 80014ee:	4693      	mov	fp, r2
 80014f0:	2603      	movs	r6, #3
 80014f2:	4642      	mov	r2, r8
 80014f4:	2701      	movs	r7, #1
 80014f6:	4097      	lsls	r7, r2
 80014f8:	21a6      	movs	r1, #166	@ 0xa6
 80014fa:	003a      	movs	r2, r7
 80014fc:	00c9      	lsls	r1, r1, #3
 80014fe:	400a      	ands	r2, r1
 8001500:	420f      	tst	r7, r1
 8001502:	d031      	beq.n	8001568 <__aeabi_dmul+0x170>
 8001504:	9e02      	ldr	r6, [sp, #8]
 8001506:	2e02      	cmp	r6, #2
 8001508:	d100      	bne.n	800150c <__aeabi_dmul+0x114>
 800150a:	e235      	b.n	8001978 <__aeabi_dmul+0x580>
 800150c:	2e03      	cmp	r6, #3
 800150e:	d100      	bne.n	8001512 <__aeabi_dmul+0x11a>
 8001510:	e1d2      	b.n	80018b8 <__aeabi_dmul+0x4c0>
 8001512:	4654      	mov	r4, sl
 8001514:	4648      	mov	r0, r9
 8001516:	2e01      	cmp	r6, #1
 8001518:	d0c1      	beq.n	800149e <__aeabi_dmul+0xa6>
 800151a:	9a01      	ldr	r2, [sp, #4]
 800151c:	4b7d      	ldr	r3, [pc, #500]	@ (8001714 <__aeabi_dmul+0x31c>)
 800151e:	4694      	mov	ip, r2
 8001520:	4463      	add	r3, ip
 8001522:	2b00      	cmp	r3, #0
 8001524:	dc00      	bgt.n	8001528 <__aeabi_dmul+0x130>
 8001526:	e0c0      	b.n	80016aa <__aeabi_dmul+0x2b2>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	d009      	beq.n	8001540 <__aeabi_dmul+0x148>
 800152c:	220f      	movs	r2, #15
 800152e:	4002      	ands	r2, r0
 8001530:	2a04      	cmp	r2, #4
 8001532:	d005      	beq.n	8001540 <__aeabi_dmul+0x148>
 8001534:	1d02      	adds	r2, r0, #4
 8001536:	4282      	cmp	r2, r0
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1824      	adds	r4, r4, r0
 800153e:	0010      	movs	r0, r2
 8001540:	01e2      	lsls	r2, r4, #7
 8001542:	d506      	bpl.n	8001552 <__aeabi_dmul+0x15a>
 8001544:	4b74      	ldr	r3, [pc, #464]	@ (8001718 <__aeabi_dmul+0x320>)
 8001546:	9a01      	ldr	r2, [sp, #4]
 8001548:	401c      	ands	r4, r3
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	4694      	mov	ip, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4463      	add	r3, ip
 8001552:	4a72      	ldr	r2, [pc, #456]	@ (800171c <__aeabi_dmul+0x324>)
 8001554:	4293      	cmp	r3, r2
 8001556:	dc6b      	bgt.n	8001630 <__aeabi_dmul+0x238>
 8001558:	0762      	lsls	r2, r4, #29
 800155a:	08c0      	lsrs	r0, r0, #3
 800155c:	0264      	lsls	r4, r4, #9
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	4302      	orrs	r2, r0
 8001562:	0b24      	lsrs	r4, r4, #12
 8001564:	0d5b      	lsrs	r3, r3, #21
 8001566:	e79d      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001568:	2190      	movs	r1, #144	@ 0x90
 800156a:	0089      	lsls	r1, r1, #2
 800156c:	420f      	tst	r7, r1
 800156e:	d163      	bne.n	8001638 <__aeabi_dmul+0x240>
 8001570:	2288      	movs	r2, #136	@ 0x88
 8001572:	423a      	tst	r2, r7
 8001574:	d100      	bne.n	8001578 <__aeabi_dmul+0x180>
 8001576:	e0d7      	b.n	8001728 <__aeabi_dmul+0x330>
 8001578:	9b00      	ldr	r3, [sp, #0]
 800157a:	46a2      	mov	sl, r4
 800157c:	469b      	mov	fp, r3
 800157e:	4681      	mov	r9, r0
 8001580:	9602      	str	r6, [sp, #8]
 8001582:	e7bf      	b.n	8001504 <__aeabi_dmul+0x10c>
 8001584:	0023      	movs	r3, r4
 8001586:	4333      	orrs	r3, r6
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x194>
 800158a:	e07f      	b.n	800168c <__aeabi_dmul+0x294>
 800158c:	2c00      	cmp	r4, #0
 800158e:	d100      	bne.n	8001592 <__aeabi_dmul+0x19a>
 8001590:	e1ad      	b.n	80018ee <__aeabi_dmul+0x4f6>
 8001592:	0020      	movs	r0, r4
 8001594:	f000 ff10 	bl	80023b8 <__clzsi2>
 8001598:	0002      	movs	r2, r0
 800159a:	0003      	movs	r3, r0
 800159c:	3a0b      	subs	r2, #11
 800159e:	201d      	movs	r0, #29
 80015a0:	0019      	movs	r1, r3
 80015a2:	1a82      	subs	r2, r0, r2
 80015a4:	0030      	movs	r0, r6
 80015a6:	3908      	subs	r1, #8
 80015a8:	40d0      	lsrs	r0, r2
 80015aa:	408c      	lsls	r4, r1
 80015ac:	4304      	orrs	r4, r0
 80015ae:	0030      	movs	r0, r6
 80015b0:	4088      	lsls	r0, r1
 80015b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001720 <__aeabi_dmul+0x328>)
 80015b4:	1aeb      	subs	r3, r5, r3
 80015b6:	4694      	mov	ip, r2
 80015b8:	4463      	add	r3, ip
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	4642      	mov	r2, r8
 80015c0:	2600      	movs	r6, #0
 80015c2:	2a0a      	cmp	r2, #10
 80015c4:	dc00      	bgt.n	80015c8 <__aeabi_dmul+0x1d0>
 80015c6:	e75a      	b.n	800147e <__aeabi_dmul+0x86>
 80015c8:	e79c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80015ca:	4653      	mov	r3, sl
 80015cc:	4303      	orrs	r3, r0
 80015ce:	4699      	mov	r9, r3
 80015d0:	d054      	beq.n	800167c <__aeabi_dmul+0x284>
 80015d2:	4653      	mov	r3, sl
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <__aeabi_dmul+0x1e2>
 80015d8:	e177      	b.n	80018ca <__aeabi_dmul+0x4d2>
 80015da:	4650      	mov	r0, sl
 80015dc:	f000 feec 	bl	80023b8 <__clzsi2>
 80015e0:	230b      	movs	r3, #11
 80015e2:	425b      	negs	r3, r3
 80015e4:	469c      	mov	ip, r3
 80015e6:	0002      	movs	r2, r0
 80015e8:	4484      	add	ip, r0
 80015ea:	0011      	movs	r1, r2
 80015ec:	4650      	mov	r0, sl
 80015ee:	3908      	subs	r1, #8
 80015f0:	4088      	lsls	r0, r1
 80015f2:	231d      	movs	r3, #29
 80015f4:	4680      	mov	r8, r0
 80015f6:	4660      	mov	r0, ip
 80015f8:	1a1b      	subs	r3, r3, r0
 80015fa:	0020      	movs	r0, r4
 80015fc:	40d8      	lsrs	r0, r3
 80015fe:	0003      	movs	r3, r0
 8001600:	4640      	mov	r0, r8
 8001602:	4303      	orrs	r3, r0
 8001604:	469a      	mov	sl, r3
 8001606:	0023      	movs	r3, r4
 8001608:	408b      	lsls	r3, r1
 800160a:	4699      	mov	r9, r3
 800160c:	2300      	movs	r3, #0
 800160e:	4d44      	ldr	r5, [pc, #272]	@ (8001720 <__aeabi_dmul+0x328>)
 8001610:	4698      	mov	r8, r3
 8001612:	1aad      	subs	r5, r5, r2
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	e715      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001618:	4652      	mov	r2, sl
 800161a:	4302      	orrs	r2, r0
 800161c:	4691      	mov	r9, r2
 800161e:	d126      	bne.n	800166e <__aeabi_dmul+0x276>
 8001620:	2200      	movs	r2, #0
 8001622:	001d      	movs	r5, r3
 8001624:	2302      	movs	r3, #2
 8001626:	4692      	mov	sl, r2
 8001628:	3208      	adds	r2, #8
 800162a:	4690      	mov	r8, r2
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	e709      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001630:	2400      	movs	r4, #0
 8001632:	2200      	movs	r2, #0
 8001634:	4b35      	ldr	r3, [pc, #212]	@ (800170c <__aeabi_dmul+0x314>)
 8001636:	e735      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001638:	2300      	movs	r3, #0
 800163a:	2480      	movs	r4, #128	@ 0x80
 800163c:	469b      	mov	fp, r3
 800163e:	0324      	lsls	r4, r4, #12
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <__aeabi_dmul+0x314>)
 8001642:	e72f      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001644:	2202      	movs	r2, #2
 8001646:	4641      	mov	r1, r8
 8001648:	4311      	orrs	r1, r2
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	4694      	mov	ip, r2
 8001650:	002a      	movs	r2, r5
 8001652:	4462      	add	r2, ip
 8001654:	4688      	mov	r8, r1
 8001656:	9201      	str	r2, [sp, #4]
 8001658:	290a      	cmp	r1, #10
 800165a:	dd00      	ble.n	800165e <__aeabi_dmul+0x266>
 800165c:	e752      	b.n	8001504 <__aeabi_dmul+0x10c>
 800165e:	465a      	mov	r2, fp
 8001660:	2000      	movs	r0, #0
 8001662:	9900      	ldr	r1, [sp, #0]
 8001664:	0004      	movs	r4, r0
 8001666:	404a      	eors	r2, r1
 8001668:	4693      	mov	fp, r2
 800166a:	2602      	movs	r6, #2
 800166c:	e70b      	b.n	8001486 <__aeabi_dmul+0x8e>
 800166e:	220c      	movs	r2, #12
 8001670:	001d      	movs	r5, r3
 8001672:	2303      	movs	r3, #3
 8001674:	4681      	mov	r9, r0
 8001676:	4690      	mov	r8, r2
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	e6e3      	b.n	8001444 <__aeabi_dmul+0x4c>
 800167c:	2300      	movs	r3, #0
 800167e:	469a      	mov	sl, r3
 8001680:	3304      	adds	r3, #4
 8001682:	4698      	mov	r8, r3
 8001684:	3b03      	subs	r3, #3
 8001686:	2500      	movs	r5, #0
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	e6db      	b.n	8001444 <__aeabi_dmul+0x4c>
 800168c:	4642      	mov	r2, r8
 800168e:	3301      	adds	r3, #1
 8001690:	431a      	orrs	r2, r3
 8001692:	002b      	movs	r3, r5
 8001694:	4690      	mov	r8, r2
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	9201      	str	r2, [sp, #4]
 800169a:	4642      	mov	r2, r8
 800169c:	2400      	movs	r4, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	2601      	movs	r6, #1
 80016a2:	2a0a      	cmp	r2, #10
 80016a4:	dc00      	bgt.n	80016a8 <__aeabi_dmul+0x2b0>
 80016a6:	e6ea      	b.n	800147e <__aeabi_dmul+0x86>
 80016a8:	e72c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80016aa:	2201      	movs	r2, #1
 80016ac:	1ad2      	subs	r2, r2, r3
 80016ae:	2a38      	cmp	r2, #56	@ 0x38
 80016b0:	dd00      	ble.n	80016b4 <__aeabi_dmul+0x2bc>
 80016b2:	e6f4      	b.n	800149e <__aeabi_dmul+0xa6>
 80016b4:	2a1f      	cmp	r2, #31
 80016b6:	dc00      	bgt.n	80016ba <__aeabi_dmul+0x2c2>
 80016b8:	e12a      	b.n	8001910 <__aeabi_dmul+0x518>
 80016ba:	211f      	movs	r1, #31
 80016bc:	4249      	negs	r1, r1
 80016be:	1acb      	subs	r3, r1, r3
 80016c0:	0021      	movs	r1, r4
 80016c2:	40d9      	lsrs	r1, r3
 80016c4:	000b      	movs	r3, r1
 80016c6:	2a20      	cmp	r2, #32
 80016c8:	d005      	beq.n	80016d6 <__aeabi_dmul+0x2de>
 80016ca:	4a16      	ldr	r2, [pc, #88]	@ (8001724 <__aeabi_dmul+0x32c>)
 80016cc:	9d01      	ldr	r5, [sp, #4]
 80016ce:	4694      	mov	ip, r2
 80016d0:	4465      	add	r5, ip
 80016d2:	40ac      	lsls	r4, r5
 80016d4:	4320      	orrs	r0, r4
 80016d6:	1e42      	subs	r2, r0, #1
 80016d8:	4190      	sbcs	r0, r2
 80016da:	4318      	orrs	r0, r3
 80016dc:	2307      	movs	r3, #7
 80016de:	0019      	movs	r1, r3
 80016e0:	2400      	movs	r4, #0
 80016e2:	4001      	ands	r1, r0
 80016e4:	4203      	tst	r3, r0
 80016e6:	d00c      	beq.n	8001702 <__aeabi_dmul+0x30a>
 80016e8:	230f      	movs	r3, #15
 80016ea:	4003      	ands	r3, r0
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2fa>
 80016f0:	e140      	b.n	8001974 <__aeabi_dmul+0x57c>
 80016f2:	1d03      	adds	r3, r0, #4
 80016f4:	4283      	cmp	r3, r0
 80016f6:	41a4      	sbcs	r4, r4
 80016f8:	0018      	movs	r0, r3
 80016fa:	4264      	negs	r4, r4
 80016fc:	0761      	lsls	r1, r4, #29
 80016fe:	0264      	lsls	r4, r4, #9
 8001700:	0b24      	lsrs	r4, r4, #12
 8001702:	08c2      	lsrs	r2, r0, #3
 8001704:	2300      	movs	r3, #0
 8001706:	430a      	orrs	r2, r1
 8001708:	e6cc      	b.n	80014a4 <__aeabi_dmul+0xac>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff
 8001710:	fffffc01 	.word	0xfffffc01
 8001714:	000003ff 	.word	0x000003ff
 8001718:	feffffff 	.word	0xfeffffff
 800171c:	000007fe 	.word	0x000007fe
 8001720:	fffffc0d 	.word	0xfffffc0d
 8001724:	0000043e 	.word	0x0000043e
 8001728:	4649      	mov	r1, r9
 800172a:	464a      	mov	r2, r9
 800172c:	0409      	lsls	r1, r1, #16
 800172e:	0c09      	lsrs	r1, r1, #16
 8001730:	000d      	movs	r5, r1
 8001732:	0c16      	lsrs	r6, r2, #16
 8001734:	0c02      	lsrs	r2, r0, #16
 8001736:	0400      	lsls	r0, r0, #16
 8001738:	0c00      	lsrs	r0, r0, #16
 800173a:	4345      	muls	r5, r0
 800173c:	46ac      	mov	ip, r5
 800173e:	0005      	movs	r5, r0
 8001740:	4375      	muls	r5, r6
 8001742:	46a8      	mov	r8, r5
 8001744:	0015      	movs	r5, r2
 8001746:	000f      	movs	r7, r1
 8001748:	4375      	muls	r5, r6
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	9502      	str	r5, [sp, #8]
 800174e:	002a      	movs	r2, r5
 8001750:	9d00      	ldr	r5, [sp, #0]
 8001752:	436f      	muls	r7, r5
 8001754:	4665      	mov	r5, ip
 8001756:	0c2d      	lsrs	r5, r5, #16
 8001758:	46a9      	mov	r9, r5
 800175a:	4447      	add	r7, r8
 800175c:	444f      	add	r7, r9
 800175e:	45b8      	cmp	r8, r7
 8001760:	d905      	bls.n	800176e <__aeabi_dmul+0x376>
 8001762:	0015      	movs	r5, r2
 8001764:	2280      	movs	r2, #128	@ 0x80
 8001766:	0252      	lsls	r2, r2, #9
 8001768:	4690      	mov	r8, r2
 800176a:	4445      	add	r5, r8
 800176c:	9502      	str	r5, [sp, #8]
 800176e:	0c3d      	lsrs	r5, r7, #16
 8001770:	9503      	str	r5, [sp, #12]
 8001772:	4665      	mov	r5, ip
 8001774:	042d      	lsls	r5, r5, #16
 8001776:	043f      	lsls	r7, r7, #16
 8001778:	0c2d      	lsrs	r5, r5, #16
 800177a:	46ac      	mov	ip, r5
 800177c:	003d      	movs	r5, r7
 800177e:	4465      	add	r5, ip
 8001780:	9504      	str	r5, [sp, #16]
 8001782:	0c25      	lsrs	r5, r4, #16
 8001784:	0424      	lsls	r4, r4, #16
 8001786:	0c24      	lsrs	r4, r4, #16
 8001788:	46ac      	mov	ip, r5
 800178a:	0025      	movs	r5, r4
 800178c:	4375      	muls	r5, r6
 800178e:	46a8      	mov	r8, r5
 8001790:	4665      	mov	r5, ip
 8001792:	000f      	movs	r7, r1
 8001794:	4369      	muls	r1, r5
 8001796:	4441      	add	r1, r8
 8001798:	4689      	mov	r9, r1
 800179a:	4367      	muls	r7, r4
 800179c:	0c39      	lsrs	r1, r7, #16
 800179e:	4449      	add	r1, r9
 80017a0:	436e      	muls	r6, r5
 80017a2:	4588      	cmp	r8, r1
 80017a4:	d903      	bls.n	80017ae <__aeabi_dmul+0x3b6>
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	0252      	lsls	r2, r2, #9
 80017aa:	4690      	mov	r8, r2
 80017ac:	4446      	add	r6, r8
 80017ae:	0c0d      	lsrs	r5, r1, #16
 80017b0:	46a8      	mov	r8, r5
 80017b2:	0035      	movs	r5, r6
 80017b4:	4445      	add	r5, r8
 80017b6:	9505      	str	r5, [sp, #20]
 80017b8:	9d03      	ldr	r5, [sp, #12]
 80017ba:	043f      	lsls	r7, r7, #16
 80017bc:	46a8      	mov	r8, r5
 80017be:	0c3f      	lsrs	r7, r7, #16
 80017c0:	0409      	lsls	r1, r1, #16
 80017c2:	19c9      	adds	r1, r1, r7
 80017c4:	4488      	add	r8, r1
 80017c6:	4645      	mov	r5, r8
 80017c8:	9503      	str	r5, [sp, #12]
 80017ca:	4655      	mov	r5, sl
 80017cc:	042e      	lsls	r6, r5, #16
 80017ce:	0c36      	lsrs	r6, r6, #16
 80017d0:	0c2f      	lsrs	r7, r5, #16
 80017d2:	0035      	movs	r5, r6
 80017d4:	4345      	muls	r5, r0
 80017d6:	4378      	muls	r0, r7
 80017d8:	4681      	mov	r9, r0
 80017da:	0038      	movs	r0, r7
 80017dc:	46a8      	mov	r8, r5
 80017de:	0c2d      	lsrs	r5, r5, #16
 80017e0:	46aa      	mov	sl, r5
 80017e2:	9a00      	ldr	r2, [sp, #0]
 80017e4:	4350      	muls	r0, r2
 80017e6:	4372      	muls	r2, r6
 80017e8:	444a      	add	r2, r9
 80017ea:	4452      	add	r2, sl
 80017ec:	4591      	cmp	r9, r2
 80017ee:	d903      	bls.n	80017f8 <__aeabi_dmul+0x400>
 80017f0:	2580      	movs	r5, #128	@ 0x80
 80017f2:	026d      	lsls	r5, r5, #9
 80017f4:	46a9      	mov	r9, r5
 80017f6:	4448      	add	r0, r9
 80017f8:	0c15      	lsrs	r5, r2, #16
 80017fa:	46a9      	mov	r9, r5
 80017fc:	4645      	mov	r5, r8
 80017fe:	042d      	lsls	r5, r5, #16
 8001800:	0c2d      	lsrs	r5, r5, #16
 8001802:	46a8      	mov	r8, r5
 8001804:	4665      	mov	r5, ip
 8001806:	437d      	muls	r5, r7
 8001808:	0412      	lsls	r2, r2, #16
 800180a:	4448      	add	r0, r9
 800180c:	4490      	add	r8, r2
 800180e:	46a9      	mov	r9, r5
 8001810:	0032      	movs	r2, r6
 8001812:	4665      	mov	r5, ip
 8001814:	4362      	muls	r2, r4
 8001816:	436e      	muls	r6, r5
 8001818:	437c      	muls	r4, r7
 800181a:	0c17      	lsrs	r7, r2, #16
 800181c:	1936      	adds	r6, r6, r4
 800181e:	19bf      	adds	r7, r7, r6
 8001820:	42bc      	cmp	r4, r7
 8001822:	d903      	bls.n	800182c <__aeabi_dmul+0x434>
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	0264      	lsls	r4, r4, #9
 8001828:	46a4      	mov	ip, r4
 800182a:	44e1      	add	r9, ip
 800182c:	9c02      	ldr	r4, [sp, #8]
 800182e:	9e03      	ldr	r6, [sp, #12]
 8001830:	46a4      	mov	ip, r4
 8001832:	9d05      	ldr	r5, [sp, #20]
 8001834:	4466      	add	r6, ip
 8001836:	428e      	cmp	r6, r1
 8001838:	4189      	sbcs	r1, r1
 800183a:	46ac      	mov	ip, r5
 800183c:	0412      	lsls	r2, r2, #16
 800183e:	043c      	lsls	r4, r7, #16
 8001840:	0c12      	lsrs	r2, r2, #16
 8001842:	18a2      	adds	r2, r4, r2
 8001844:	4462      	add	r2, ip
 8001846:	4249      	negs	r1, r1
 8001848:	1854      	adds	r4, r2, r1
 800184a:	4446      	add	r6, r8
 800184c:	46a4      	mov	ip, r4
 800184e:	4546      	cmp	r6, r8
 8001850:	41a4      	sbcs	r4, r4
 8001852:	4682      	mov	sl, r0
 8001854:	4264      	negs	r4, r4
 8001856:	46a0      	mov	r8, r4
 8001858:	42aa      	cmp	r2, r5
 800185a:	4192      	sbcs	r2, r2
 800185c:	458c      	cmp	ip, r1
 800185e:	4189      	sbcs	r1, r1
 8001860:	44e2      	add	sl, ip
 8001862:	44d0      	add	r8, sl
 8001864:	4249      	negs	r1, r1
 8001866:	4252      	negs	r2, r2
 8001868:	430a      	orrs	r2, r1
 800186a:	45a0      	cmp	r8, r4
 800186c:	41a4      	sbcs	r4, r4
 800186e:	4582      	cmp	sl, r0
 8001870:	4189      	sbcs	r1, r1
 8001872:	4264      	negs	r4, r4
 8001874:	4249      	negs	r1, r1
 8001876:	430c      	orrs	r4, r1
 8001878:	4641      	mov	r1, r8
 800187a:	0c3f      	lsrs	r7, r7, #16
 800187c:	19d2      	adds	r2, r2, r7
 800187e:	1912      	adds	r2, r2, r4
 8001880:	0dcc      	lsrs	r4, r1, #23
 8001882:	9904      	ldr	r1, [sp, #16]
 8001884:	0270      	lsls	r0, r6, #9
 8001886:	4308      	orrs	r0, r1
 8001888:	1e41      	subs	r1, r0, #1
 800188a:	4188      	sbcs	r0, r1
 800188c:	4641      	mov	r1, r8
 800188e:	444a      	add	r2, r9
 8001890:	0df6      	lsrs	r6, r6, #23
 8001892:	0252      	lsls	r2, r2, #9
 8001894:	4330      	orrs	r0, r6
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	4314      	orrs	r4, r2
 800189a:	4308      	orrs	r0, r1
 800189c:	01d2      	lsls	r2, r2, #7
 800189e:	d535      	bpl.n	800190c <__aeabi_dmul+0x514>
 80018a0:	2201      	movs	r2, #1
 80018a2:	0843      	lsrs	r3, r0, #1
 80018a4:	4002      	ands	r2, r0
 80018a6:	4313      	orrs	r3, r2
 80018a8:	07e0      	lsls	r0, r4, #31
 80018aa:	4318      	orrs	r0, r3
 80018ac:	0864      	lsrs	r4, r4, #1
 80018ae:	e634      	b.n	800151a <__aeabi_dmul+0x122>
 80018b0:	9b00      	ldr	r3, [sp, #0]
 80018b2:	46a2      	mov	sl, r4
 80018b4:	469b      	mov	fp, r3
 80018b6:	4681      	mov	r9, r0
 80018b8:	2480      	movs	r4, #128	@ 0x80
 80018ba:	4653      	mov	r3, sl
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	431c      	orrs	r4, r3
 80018c0:	0324      	lsls	r4, r4, #12
 80018c2:	464a      	mov	r2, r9
 80018c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001980 <__aeabi_dmul+0x588>)
 80018c6:	0b24      	lsrs	r4, r4, #12
 80018c8:	e5ec      	b.n	80014a4 <__aeabi_dmul+0xac>
 80018ca:	f000 fd75 	bl	80023b8 <__clzsi2>
 80018ce:	2315      	movs	r3, #21
 80018d0:	469c      	mov	ip, r3
 80018d2:	4484      	add	ip, r0
 80018d4:	0002      	movs	r2, r0
 80018d6:	4663      	mov	r3, ip
 80018d8:	3220      	adds	r2, #32
 80018da:	2b1c      	cmp	r3, #28
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x4e8>
 80018de:	e684      	b.n	80015ea <__aeabi_dmul+0x1f2>
 80018e0:	2300      	movs	r3, #0
 80018e2:	4699      	mov	r9, r3
 80018e4:	0023      	movs	r3, r4
 80018e6:	3808      	subs	r0, #8
 80018e8:	4083      	lsls	r3, r0
 80018ea:	469a      	mov	sl, r3
 80018ec:	e68e      	b.n	800160c <__aeabi_dmul+0x214>
 80018ee:	f000 fd63 	bl	80023b8 <__clzsi2>
 80018f2:	0002      	movs	r2, r0
 80018f4:	0003      	movs	r3, r0
 80018f6:	3215      	adds	r2, #21
 80018f8:	3320      	adds	r3, #32
 80018fa:	2a1c      	cmp	r2, #28
 80018fc:	dc00      	bgt.n	8001900 <__aeabi_dmul+0x508>
 80018fe:	e64e      	b.n	800159e <__aeabi_dmul+0x1a6>
 8001900:	0002      	movs	r2, r0
 8001902:	0034      	movs	r4, r6
 8001904:	3a08      	subs	r2, #8
 8001906:	2000      	movs	r0, #0
 8001908:	4094      	lsls	r4, r2
 800190a:	e652      	b.n	80015b2 <__aeabi_dmul+0x1ba>
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	e604      	b.n	800151a <__aeabi_dmul+0x122>
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <__aeabi_dmul+0x58c>)
 8001912:	0021      	movs	r1, r4
 8001914:	469c      	mov	ip, r3
 8001916:	0003      	movs	r3, r0
 8001918:	9d01      	ldr	r5, [sp, #4]
 800191a:	40d3      	lsrs	r3, r2
 800191c:	4465      	add	r5, ip
 800191e:	40a9      	lsls	r1, r5
 8001920:	4319      	orrs	r1, r3
 8001922:	0003      	movs	r3, r0
 8001924:	40ab      	lsls	r3, r5
 8001926:	1e58      	subs	r0, r3, #1
 8001928:	4183      	sbcs	r3, r0
 800192a:	4319      	orrs	r1, r3
 800192c:	0008      	movs	r0, r1
 800192e:	40d4      	lsrs	r4, r2
 8001930:	074b      	lsls	r3, r1, #29
 8001932:	d009      	beq.n	8001948 <__aeabi_dmul+0x550>
 8001934:	230f      	movs	r3, #15
 8001936:	400b      	ands	r3, r1
 8001938:	2b04      	cmp	r3, #4
 800193a:	d005      	beq.n	8001948 <__aeabi_dmul+0x550>
 800193c:	1d0b      	adds	r3, r1, #4
 800193e:	428b      	cmp	r3, r1
 8001940:	4180      	sbcs	r0, r0
 8001942:	4240      	negs	r0, r0
 8001944:	1824      	adds	r4, r4, r0
 8001946:	0018      	movs	r0, r3
 8001948:	0223      	lsls	r3, r4, #8
 800194a:	d400      	bmi.n	800194e <__aeabi_dmul+0x556>
 800194c:	e6d6      	b.n	80016fc <__aeabi_dmul+0x304>
 800194e:	2301      	movs	r3, #1
 8001950:	2400      	movs	r4, #0
 8001952:	2200      	movs	r2, #0
 8001954:	e5a6      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001956:	290f      	cmp	r1, #15
 8001958:	d1aa      	bne.n	80018b0 <__aeabi_dmul+0x4b8>
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	4652      	mov	r2, sl
 800195e:	031b      	lsls	r3, r3, #12
 8001960:	421a      	tst	r2, r3
 8001962:	d0a9      	beq.n	80018b8 <__aeabi_dmul+0x4c0>
 8001964:	421c      	tst	r4, r3
 8001966:	d1a7      	bne.n	80018b8 <__aeabi_dmul+0x4c0>
 8001968:	431c      	orrs	r4, r3
 800196a:	9b00      	ldr	r3, [sp, #0]
 800196c:	0002      	movs	r2, r0
 800196e:	469b      	mov	fp, r3
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <__aeabi_dmul+0x588>)
 8001972:	e597      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001974:	2400      	movs	r4, #0
 8001976:	e6c1      	b.n	80016fc <__aeabi_dmul+0x304>
 8001978:	2400      	movs	r4, #0
 800197a:	4b01      	ldr	r3, [pc, #4]	@ (8001980 <__aeabi_dmul+0x588>)
 800197c:	0022      	movs	r2, r4
 800197e:	e591      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001980:	000007ff 	.word	0x000007ff
 8001984:	0000041e 	.word	0x0000041e

08001988 <__aeabi_dsub>:
 8001988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198a:	464e      	mov	r6, r9
 800198c:	4645      	mov	r5, r8
 800198e:	46de      	mov	lr, fp
 8001990:	4657      	mov	r7, sl
 8001992:	b5e0      	push	{r5, r6, r7, lr}
 8001994:	b085      	sub	sp, #20
 8001996:	9000      	str	r0, [sp, #0]
 8001998:	9101      	str	r1, [sp, #4]
 800199a:	030c      	lsls	r4, r1, #12
 800199c:	004f      	lsls	r7, r1, #1
 800199e:	0fce      	lsrs	r6, r1, #31
 80019a0:	0a61      	lsrs	r1, r4, #9
 80019a2:	9c00      	ldr	r4, [sp, #0]
 80019a4:	46b0      	mov	r8, r6
 80019a6:	0f64      	lsrs	r4, r4, #29
 80019a8:	430c      	orrs	r4, r1
 80019aa:	9900      	ldr	r1, [sp, #0]
 80019ac:	0d7f      	lsrs	r7, r7, #21
 80019ae:	00c8      	lsls	r0, r1, #3
 80019b0:	0011      	movs	r1, r2
 80019b2:	001a      	movs	r2, r3
 80019b4:	031b      	lsls	r3, r3, #12
 80019b6:	469c      	mov	ip, r3
 80019b8:	9100      	str	r1, [sp, #0]
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	0051      	lsls	r1, r2, #1
 80019be:	0d4b      	lsrs	r3, r1, #21
 80019c0:	4699      	mov	r9, r3
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	0fd9      	lsrs	r1, r3, #31
 80019c8:	4663      	mov	r3, ip
 80019ca:	0f6a      	lsrs	r2, r5, #29
 80019cc:	0a5b      	lsrs	r3, r3, #9
 80019ce:	4313      	orrs	r3, r2
 80019d0:	00ea      	lsls	r2, r5, #3
 80019d2:	4694      	mov	ip, r2
 80019d4:	4693      	mov	fp, r2
 80019d6:	4ac1      	ldr	r2, [pc, #772]	@ (8001cdc <__aeabi_dsub+0x354>)
 80019d8:	9003      	str	r0, [sp, #12]
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	4591      	cmp	r9, r2
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x5a>
 80019e0:	e0cd      	b.n	8001b7e <__aeabi_dsub+0x1f6>
 80019e2:	2501      	movs	r5, #1
 80019e4:	4069      	eors	r1, r5
 80019e6:	464d      	mov	r5, r9
 80019e8:	1b7d      	subs	r5, r7, r5
 80019ea:	46aa      	mov	sl, r5
 80019ec:	428e      	cmp	r6, r1
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dsub+0x6a>
 80019f0:	e080      	b.n	8001af4 <__aeabi_dsub+0x16c>
 80019f2:	2d00      	cmp	r5, #0
 80019f4:	dc00      	bgt.n	80019f8 <__aeabi_dsub+0x70>
 80019f6:	e335      	b.n	8002064 <__aeabi_dsub+0x6dc>
 80019f8:	4649      	mov	r1, r9
 80019fa:	2900      	cmp	r1, #0
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x78>
 80019fe:	e0df      	b.n	8001bc0 <__aeabi_dsub+0x238>
 8001a00:	4297      	cmp	r7, r2
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x7e>
 8001a04:	e194      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001a06:	4652      	mov	r2, sl
 8001a08:	2501      	movs	r5, #1
 8001a0a:	2a38      	cmp	r2, #56	@ 0x38
 8001a0c:	dc19      	bgt.n	8001a42 <__aeabi_dsub+0xba>
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	9b02      	ldr	r3, [sp, #8]
 8001a12:	0412      	lsls	r2, r2, #16
 8001a14:	4313      	orrs	r3, r2
 8001a16:	9302      	str	r3, [sp, #8]
 8001a18:	4652      	mov	r2, sl
 8001a1a:	2a1f      	cmp	r2, #31
 8001a1c:	dd00      	ble.n	8001a20 <__aeabi_dsub+0x98>
 8001a1e:	e1e3      	b.n	8001de8 <__aeabi_dsub+0x460>
 8001a20:	4653      	mov	r3, sl
 8001a22:	2220      	movs	r2, #32
 8001a24:	4661      	mov	r1, ip
 8001a26:	9d02      	ldr	r5, [sp, #8]
 8001a28:	1ad2      	subs	r2, r2, r3
 8001a2a:	4095      	lsls	r5, r2
 8001a2c:	40d9      	lsrs	r1, r3
 8001a2e:	430d      	orrs	r5, r1
 8001a30:	4661      	mov	r1, ip
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	1e51      	subs	r1, r2, #1
 8001a38:	418a      	sbcs	r2, r1
 8001a3a:	4315      	orrs	r5, r2
 8001a3c:	9a02      	ldr	r2, [sp, #8]
 8001a3e:	40da      	lsrs	r2, r3
 8001a40:	1aa4      	subs	r4, r4, r2
 8001a42:	1b45      	subs	r5, r0, r5
 8001a44:	42a8      	cmp	r0, r5
 8001a46:	4180      	sbcs	r0, r0
 8001a48:	4240      	negs	r0, r0
 8001a4a:	1a24      	subs	r4, r4, r0
 8001a4c:	0223      	lsls	r3, r4, #8
 8001a4e:	d400      	bmi.n	8001a52 <__aeabi_dsub+0xca>
 8001a50:	e13d      	b.n	8001cce <__aeabi_dsub+0x346>
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0a64      	lsrs	r4, r4, #9
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0xd4>
 8001a5a:	e147      	b.n	8001cec <__aeabi_dsub+0x364>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f000 fcab 	bl	80023b8 <__clzsi2>
 8001a62:	0003      	movs	r3, r0
 8001a64:	3b08      	subs	r3, #8
 8001a66:	2120      	movs	r1, #32
 8001a68:	0028      	movs	r0, r5
 8001a6a:	1aca      	subs	r2, r1, r3
 8001a6c:	40d0      	lsrs	r0, r2
 8001a6e:	409c      	lsls	r4, r3
 8001a70:	0002      	movs	r2, r0
 8001a72:	409d      	lsls	r5, r3
 8001a74:	4322      	orrs	r2, r4
 8001a76:	429f      	cmp	r7, r3
 8001a78:	dd00      	ble.n	8001a7c <__aeabi_dsub+0xf4>
 8001a7a:	e177      	b.n	8001d6c <__aeabi_dsub+0x3e4>
 8001a7c:	1bd8      	subs	r0, r3, r7
 8001a7e:	3001      	adds	r0, #1
 8001a80:	1a09      	subs	r1, r1, r0
 8001a82:	002c      	movs	r4, r5
 8001a84:	408d      	lsls	r5, r1
 8001a86:	40c4      	lsrs	r4, r0
 8001a88:	1e6b      	subs	r3, r5, #1
 8001a8a:	419d      	sbcs	r5, r3
 8001a8c:	0013      	movs	r3, r2
 8001a8e:	40c2      	lsrs	r2, r0
 8001a90:	408b      	lsls	r3, r1
 8001a92:	4325      	orrs	r5, r4
 8001a94:	2700      	movs	r7, #0
 8001a96:	0014      	movs	r4, r2
 8001a98:	431d      	orrs	r5, r3
 8001a9a:	076b      	lsls	r3, r5, #29
 8001a9c:	d009      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	402b      	ands	r3, r5
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d005      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001aa6:	1d2b      	adds	r3, r5, #4
 8001aa8:	42ab      	cmp	r3, r5
 8001aaa:	41ad      	sbcs	r5, r5
 8001aac:	426d      	negs	r5, r5
 8001aae:	1964      	adds	r4, r4, r5
 8001ab0:	001d      	movs	r5, r3
 8001ab2:	0223      	lsls	r3, r4, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x130>
 8001ab6:	e140      	b.n	8001d3a <__aeabi_dsub+0x3b2>
 8001ab8:	4a88      	ldr	r2, [pc, #544]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001aba:	3701      	adds	r7, #1
 8001abc:	4297      	cmp	r7, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dsub+0x13a>
 8001ac0:	e101      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001ac2:	2601      	movs	r6, #1
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	4986      	ldr	r1, [pc, #536]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001ac8:	08ed      	lsrs	r5, r5, #3
 8001aca:	4021      	ands	r1, r4
 8001acc:	074a      	lsls	r2, r1, #29
 8001ace:	432a      	orrs	r2, r5
 8001ad0:	057c      	lsls	r4, r7, #21
 8001ad2:	024d      	lsls	r5, r1, #9
 8001ad4:	0b2d      	lsrs	r5, r5, #12
 8001ad6:	0d64      	lsrs	r4, r4, #21
 8001ad8:	401e      	ands	r6, r3
 8001ada:	0524      	lsls	r4, r4, #20
 8001adc:	432c      	orrs	r4, r5
 8001ade:	07f6      	lsls	r6, r6, #31
 8001ae0:	4334      	orrs	r4, r6
 8001ae2:	0010      	movs	r0, r2
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	b005      	add	sp, #20
 8001ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aea:	46bb      	mov	fp, r7
 8001aec:	46b2      	mov	sl, r6
 8001aee:	46a9      	mov	r9, r5
 8001af0:	46a0      	mov	r8, r4
 8001af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af4:	2d00      	cmp	r5, #0
 8001af6:	dc00      	bgt.n	8001afa <__aeabi_dsub+0x172>
 8001af8:	e2d0      	b.n	800209c <__aeabi_dsub+0x714>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d000      	beq.n	8001b02 <__aeabi_dsub+0x17a>
 8001b00:	e0d4      	b.n	8001cac <__aeabi_dsub+0x324>
 8001b02:	4661      	mov	r1, ip
 8001b04:	9b02      	ldr	r3, [sp, #8]
 8001b06:	4319      	orrs	r1, r3
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x184>
 8001b0a:	e12b      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001b0c:	1e69      	subs	r1, r5, #1
 8001b0e:	2d01      	cmp	r5, #1
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x18c>
 8001b12:	e1d9      	b.n	8001ec8 <__aeabi_dsub+0x540>
 8001b14:	4295      	cmp	r5, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x192>
 8001b18:	e10a      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001b1a:	2501      	movs	r5, #1
 8001b1c:	2938      	cmp	r1, #56	@ 0x38
 8001b1e:	dc17      	bgt.n	8001b50 <__aeabi_dsub+0x1c8>
 8001b20:	468a      	mov	sl, r1
 8001b22:	4653      	mov	r3, sl
 8001b24:	2b1f      	cmp	r3, #31
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dsub+0x1a2>
 8001b28:	e1e7      	b.n	8001efa <__aeabi_dsub+0x572>
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	9b02      	ldr	r3, [sp, #8]
 8001b30:	4661      	mov	r1, ip
 8001b32:	4093      	lsls	r3, r2
 8001b34:	001d      	movs	r5, r3
 8001b36:	4653      	mov	r3, sl
 8001b38:	40d9      	lsrs	r1, r3
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	001a      	movs	r2, r3
 8001b40:	430d      	orrs	r5, r1
 8001b42:	1e51      	subs	r1, r2, #1
 8001b44:	418a      	sbcs	r2, r1
 8001b46:	4653      	mov	r3, sl
 8001b48:	4315      	orrs	r5, r2
 8001b4a:	9a02      	ldr	r2, [sp, #8]
 8001b4c:	40da      	lsrs	r2, r3
 8001b4e:	18a4      	adds	r4, r4, r2
 8001b50:	182d      	adds	r5, r5, r0
 8001b52:	4285      	cmp	r5, r0
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	4240      	negs	r0, r0
 8001b58:	1824      	adds	r4, r4, r0
 8001b5a:	0223      	lsls	r3, r4, #8
 8001b5c:	d400      	bmi.n	8001b60 <__aeabi_dsub+0x1d8>
 8001b5e:	e0b6      	b.n	8001cce <__aeabi_dsub+0x346>
 8001b60:	4b5e      	ldr	r3, [pc, #376]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001b62:	3701      	adds	r7, #1
 8001b64:	429f      	cmp	r7, r3
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0x1e2>
 8001b68:	e0ad      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001b6e:	086a      	lsrs	r2, r5, #1
 8001b70:	401c      	ands	r4, r3
 8001b72:	4029      	ands	r1, r5
 8001b74:	430a      	orrs	r2, r1
 8001b76:	07e5      	lsls	r5, r4, #31
 8001b78:	4315      	orrs	r5, r2
 8001b7a:	0864      	lsrs	r4, r4, #1
 8001b7c:	e78d      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001b7e:	4a59      	ldr	r2, [pc, #356]	@ (8001ce4 <__aeabi_dsub+0x35c>)
 8001b80:	9b02      	ldr	r3, [sp, #8]
 8001b82:	4692      	mov	sl, r2
 8001b84:	4662      	mov	r2, ip
 8001b86:	44ba      	add	sl, r7
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	d02c      	beq.n	8001be6 <__aeabi_dsub+0x25e>
 8001b8c:	428e      	cmp	r6, r1
 8001b8e:	d02e      	beq.n	8001bee <__aeabi_dsub+0x266>
 8001b90:	4652      	mov	r2, sl
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d060      	beq.n	8001c58 <__aeabi_dsub+0x2d0>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x214>
 8001b9a:	e0db      	b.n	8001d54 <__aeabi_dsub+0x3cc>
 8001b9c:	4663      	mov	r3, ip
 8001b9e:	000e      	movs	r6, r1
 8001ba0:	9c02      	ldr	r4, [sp, #8]
 8001ba2:	08d8      	lsrs	r0, r3, #3
 8001ba4:	0762      	lsls	r2, r4, #29
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	08e4      	lsrs	r4, r4, #3
 8001baa:	0013      	movs	r3, r2
 8001bac:	4323      	orrs	r3, r4
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_dsub+0x22a>
 8001bb0:	e254      	b.n	800205c <__aeabi_dsub+0x6d4>
 8001bb2:	2580      	movs	r5, #128	@ 0x80
 8001bb4:	032d      	lsls	r5, r5, #12
 8001bb6:	4325      	orrs	r5, r4
 8001bb8:	032d      	lsls	r5, r5, #12
 8001bba:	4c48      	ldr	r4, [pc, #288]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001bbc:	0b2d      	lsrs	r5, r5, #12
 8001bbe:	e78c      	b.n	8001ada <__aeabi_dsub+0x152>
 8001bc0:	4661      	mov	r1, ip
 8001bc2:	9b02      	ldr	r3, [sp, #8]
 8001bc4:	4319      	orrs	r1, r3
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dsub+0x242>
 8001bc8:	e0cc      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001bca:	0029      	movs	r1, r5
 8001bcc:	3901      	subs	r1, #1
 8001bce:	2d01      	cmp	r5, #1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x24c>
 8001bd2:	e188      	b.n	8001ee6 <__aeabi_dsub+0x55e>
 8001bd4:	4295      	cmp	r5, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x252>
 8001bd8:	e0aa      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001bda:	2501      	movs	r5, #1
 8001bdc:	2938      	cmp	r1, #56	@ 0x38
 8001bde:	dd00      	ble.n	8001be2 <__aeabi_dsub+0x25a>
 8001be0:	e72f      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001be2:	468a      	mov	sl, r1
 8001be4:	e718      	b.n	8001a18 <__aeabi_dsub+0x90>
 8001be6:	2201      	movs	r2, #1
 8001be8:	4051      	eors	r1, r2
 8001bea:	428e      	cmp	r6, r1
 8001bec:	d1d0      	bne.n	8001b90 <__aeabi_dsub+0x208>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x26e>
 8001bf4:	e0be      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 8001bf6:	2f00      	cmp	r7, #0
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dsub+0x274>
 8001bfa:	e138      	b.n	8001e6e <__aeabi_dsub+0x4e6>
 8001bfc:	46ca      	mov	sl, r9
 8001bfe:	0022      	movs	r2, r4
 8001c00:	4302      	orrs	r2, r0
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x27e>
 8001c04:	e1e2      	b.n	8001fcc <__aeabi_dsub+0x644>
 8001c06:	4653      	mov	r3, sl
 8001c08:	1e59      	subs	r1, r3, #1
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x288>
 8001c0e:	e20d      	b.n	800202c <__aeabi_dsub+0x6a4>
 8001c10:	4a32      	ldr	r2, [pc, #200]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001c12:	4592      	cmp	sl, r2
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x290>
 8001c16:	e1d2      	b.n	8001fbe <__aeabi_dsub+0x636>
 8001c18:	2701      	movs	r7, #1
 8001c1a:	2938      	cmp	r1, #56	@ 0x38
 8001c1c:	dc13      	bgt.n	8001c46 <__aeabi_dsub+0x2be>
 8001c1e:	291f      	cmp	r1, #31
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dsub+0x29c>
 8001c22:	e1ee      	b.n	8002002 <__aeabi_dsub+0x67a>
 8001c24:	2220      	movs	r2, #32
 8001c26:	9b02      	ldr	r3, [sp, #8]
 8001c28:	1a52      	subs	r2, r2, r1
 8001c2a:	0025      	movs	r5, r4
 8001c2c:	0007      	movs	r7, r0
 8001c2e:	469a      	mov	sl, r3
 8001c30:	40cc      	lsrs	r4, r1
 8001c32:	4090      	lsls	r0, r2
 8001c34:	4095      	lsls	r5, r2
 8001c36:	40cf      	lsrs	r7, r1
 8001c38:	44a2      	add	sl, r4
 8001c3a:	1e42      	subs	r2, r0, #1
 8001c3c:	4190      	sbcs	r0, r2
 8001c3e:	4653      	mov	r3, sl
 8001c40:	432f      	orrs	r7, r5
 8001c42:	4307      	orrs	r7, r0
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	003d      	movs	r5, r7
 8001c48:	4465      	add	r5, ip
 8001c4a:	4565      	cmp	r5, ip
 8001c4c:	4192      	sbcs	r2, r2
 8001c4e:	9b02      	ldr	r3, [sp, #8]
 8001c50:	4252      	negs	r2, r2
 8001c52:	464f      	mov	r7, r9
 8001c54:	18d4      	adds	r4, r2, r3
 8001c56:	e780      	b.n	8001b5a <__aeabi_dsub+0x1d2>
 8001c58:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <__aeabi_dsub+0x360>)
 8001c5a:	1c7d      	adds	r5, r7, #1
 8001c5c:	4215      	tst	r5, r2
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_dsub+0x2da>
 8001c60:	e0aa      	b.n	8001db8 <__aeabi_dsub+0x430>
 8001c62:	4662      	mov	r2, ip
 8001c64:	0025      	movs	r5, r4
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	4305      	orrs	r5, r0
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	2f00      	cmp	r7, #0
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dsub+0x2ea>
 8001c70:	e0f5      	b.n	8001e5e <__aeabi_dsub+0x4d6>
 8001c72:	2d00      	cmp	r5, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_dsub+0x2f0>
 8001c76:	e16b      	b.n	8001f50 <__aeabi_dsub+0x5c8>
 8001c78:	2a00      	cmp	r2, #0
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dsub+0x2f6>
 8001c7c:	e152      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001c7e:	4663      	mov	r3, ip
 8001c80:	1ac5      	subs	r5, r0, r3
 8001c82:	9b02      	ldr	r3, [sp, #8]
 8001c84:	1ae2      	subs	r2, r4, r3
 8001c86:	42a8      	cmp	r0, r5
 8001c88:	419b      	sbcs	r3, r3
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	021a      	lsls	r2, r3, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x30c>
 8001c92:	e1d5      	b.n	8002040 <__aeabi_dsub+0x6b8>
 8001c94:	4663      	mov	r3, ip
 8001c96:	1a1d      	subs	r5, r3, r0
 8001c98:	45ac      	cmp	ip, r5
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	2601      	movs	r6, #1
 8001c9e:	9b02      	ldr	r3, [sp, #8]
 8001ca0:	4252      	negs	r2, r2
 8001ca2:	1b1c      	subs	r4, r3, r4
 8001ca4:	4688      	mov	r8, r1
 8001ca6:	1aa4      	subs	r4, r4, r2
 8001ca8:	400e      	ands	r6, r1
 8001caa:	e6f6      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001cac:	4297      	cmp	r7, r2
 8001cae:	d03f      	beq.n	8001d30 <__aeabi_dsub+0x3a8>
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	2501      	movs	r5, #1
 8001cb4:	2a38      	cmp	r2, #56	@ 0x38
 8001cb6:	dd00      	ble.n	8001cba <__aeabi_dsub+0x332>
 8001cb8:	e74a      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001cba:	2280      	movs	r2, #128	@ 0x80
 8001cbc:	9b02      	ldr	r3, [sp, #8]
 8001cbe:	0412      	lsls	r2, r2, #16
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	e72d      	b.n	8001b22 <__aeabi_dsub+0x19a>
 8001cc6:	003c      	movs	r4, r7
 8001cc8:	2500      	movs	r5, #0
 8001cca:	2200      	movs	r2, #0
 8001ccc:	e705      	b.n	8001ada <__aeabi_dsub+0x152>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	402b      	ands	r3, r5
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x350>
 8001cd6:	e6e2      	b.n	8001a9e <__aeabi_dsub+0x116>
 8001cd8:	e06b      	b.n	8001db2 <__aeabi_dsub+0x42a>
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	000007ff 	.word	0x000007ff
 8001ce0:	ff7fffff 	.word	0xff7fffff
 8001ce4:	fffff801 	.word	0xfffff801
 8001ce8:	000007fe 	.word	0x000007fe
 8001cec:	0028      	movs	r0, r5
 8001cee:	f000 fb63 	bl	80023b8 <__clzsi2>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	2b1f      	cmp	r3, #31
 8001cf8:	dc00      	bgt.n	8001cfc <__aeabi_dsub+0x374>
 8001cfa:	e6b4      	b.n	8001a66 <__aeabi_dsub+0xde>
 8001cfc:	002a      	movs	r2, r5
 8001cfe:	3808      	subs	r0, #8
 8001d00:	4082      	lsls	r2, r0
 8001d02:	429f      	cmp	r7, r3
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dsub+0x380>
 8001d06:	e0b9      	b.n	8001e7c <__aeabi_dsub+0x4f4>
 8001d08:	1bdb      	subs	r3, r3, r7
 8001d0a:	1c58      	adds	r0, r3, #1
 8001d0c:	281f      	cmp	r0, #31
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x38a>
 8001d10:	e1a0      	b.n	8002054 <__aeabi_dsub+0x6cc>
 8001d12:	0015      	movs	r5, r2
 8001d14:	3b1f      	subs	r3, #31
 8001d16:	40dd      	lsrs	r5, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dsub+0x3a0>
 8001d1c:	2340      	movs	r3, #64	@ 0x40
 8001d1e:	1a1b      	subs	r3, r3, r0
 8001d20:	409a      	lsls	r2, r3
 8001d22:	1e53      	subs	r3, r2, #1
 8001d24:	419a      	sbcs	r2, r3
 8001d26:	4315      	orrs	r5, r2
 8001d28:	2307      	movs	r3, #7
 8001d2a:	2700      	movs	r7, #0
 8001d2c:	402b      	ands	r3, r5
 8001d2e:	e7d0      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001d30:	08c0      	lsrs	r0, r0, #3
 8001d32:	0762      	lsls	r2, r4, #29
 8001d34:	4302      	orrs	r2, r0
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	e737      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d3a:	08ea      	lsrs	r2, r5, #3
 8001d3c:	0763      	lsls	r3, r4, #29
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	4bd3      	ldr	r3, [pc, #844]	@ (8002090 <__aeabi_dsub+0x708>)
 8001d42:	08e4      	lsrs	r4, r4, #3
 8001d44:	429f      	cmp	r7, r3
 8001d46:	d100      	bne.n	8001d4a <__aeabi_dsub+0x3c2>
 8001d48:	e72f      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d4a:	0324      	lsls	r4, r4, #12
 8001d4c:	0b25      	lsrs	r5, r4, #12
 8001d4e:	057c      	lsls	r4, r7, #21
 8001d50:	0d64      	lsrs	r4, r4, #21
 8001d52:	e6c2      	b.n	8001ada <__aeabi_dsub+0x152>
 8001d54:	46ca      	mov	sl, r9
 8001d56:	0022      	movs	r2, r4
 8001d58:	4302      	orrs	r2, r0
 8001d5a:	d158      	bne.n	8001e0e <__aeabi_dsub+0x486>
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	000e      	movs	r6, r1
 8001d60:	9c02      	ldr	r4, [sp, #8]
 8001d62:	9303      	str	r3, [sp, #12]
 8001d64:	9b03      	ldr	r3, [sp, #12]
 8001d66:	4657      	mov	r7, sl
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	e7e7      	b.n	8001d3c <__aeabi_dsub+0x3b4>
 8001d6c:	4cc9      	ldr	r4, [pc, #804]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001d6e:	1aff      	subs	r7, r7, r3
 8001d70:	4014      	ands	r4, r2
 8001d72:	e692      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001d74:	4dc8      	ldr	r5, [pc, #800]	@ (8002098 <__aeabi_dsub+0x710>)
 8001d76:	1c7a      	adds	r2, r7, #1
 8001d78:	422a      	tst	r2, r5
 8001d7a:	d000      	beq.n	8001d7e <__aeabi_dsub+0x3f6>
 8001d7c:	e084      	b.n	8001e88 <__aeabi_dsub+0x500>
 8001d7e:	0022      	movs	r2, r4
 8001d80:	4302      	orrs	r2, r0
 8001d82:	2f00      	cmp	r7, #0
 8001d84:	d000      	beq.n	8001d88 <__aeabi_dsub+0x400>
 8001d86:	e0ef      	b.n	8001f68 <__aeabi_dsub+0x5e0>
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x406>
 8001d8c:	e0e5      	b.n	8001f5a <__aeabi_dsub+0x5d2>
 8001d8e:	4662      	mov	r2, ip
 8001d90:	9902      	ldr	r1, [sp, #8]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x410>
 8001d96:	e0c5      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001d98:	4663      	mov	r3, ip
 8001d9a:	18c5      	adds	r5, r0, r3
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4285      	cmp	r5, r0
 8001da0:	4180      	sbcs	r0, r0
 8001da2:	4464      	add	r4, ip
 8001da4:	4240      	negs	r0, r0
 8001da6:	1824      	adds	r4, r4, r0
 8001da8:	0223      	lsls	r3, r4, #8
 8001daa:	d502      	bpl.n	8001db2 <__aeabi_dsub+0x42a>
 8001dac:	4bb9      	ldr	r3, [pc, #740]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001dae:	3701      	adds	r7, #1
 8001db0:	401c      	ands	r4, r3
 8001db2:	46ba      	mov	sl, r7
 8001db4:	9503      	str	r5, [sp, #12]
 8001db6:	e7d5      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001db8:	4662      	mov	r2, ip
 8001dba:	1a85      	subs	r5, r0, r2
 8001dbc:	42a8      	cmp	r0, r5
 8001dbe:	4192      	sbcs	r2, r2
 8001dc0:	4252      	negs	r2, r2
 8001dc2:	4691      	mov	r9, r2
 8001dc4:	9b02      	ldr	r3, [sp, #8]
 8001dc6:	1ae3      	subs	r3, r4, r3
 8001dc8:	001a      	movs	r2, r3
 8001dca:	464b      	mov	r3, r9
 8001dcc:	1ad2      	subs	r2, r2, r3
 8001dce:	0013      	movs	r3, r2
 8001dd0:	4691      	mov	r9, r2
 8001dd2:	021a      	lsls	r2, r3, #8
 8001dd4:	d46c      	bmi.n	8001eb0 <__aeabi_dsub+0x528>
 8001dd6:	464a      	mov	r2, r9
 8001dd8:	464c      	mov	r4, r9
 8001dda:	432a      	orrs	r2, r5
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dsub+0x458>
 8001dde:	e63a      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001de0:	2600      	movs	r6, #0
 8001de2:	2400      	movs	r4, #0
 8001de4:	2500      	movs	r5, #0
 8001de6:	e678      	b.n	8001ada <__aeabi_dsub+0x152>
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	4653      	mov	r3, sl
 8001dec:	000d      	movs	r5, r1
 8001dee:	3a20      	subs	r2, #32
 8001df0:	40d5      	lsrs	r5, r2
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d006      	beq.n	8001e04 <__aeabi_dsub+0x47c>
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	000b      	movs	r3, r1
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	4662      	mov	r2, ip
 8001e00:	431a      	orrs	r2, r3
 8001e02:	4693      	mov	fp, r2
 8001e04:	465b      	mov	r3, fp
 8001e06:	1e5a      	subs	r2, r3, #1
 8001e08:	4193      	sbcs	r3, r2
 8001e0a:	431d      	orrs	r5, r3
 8001e0c:	e619      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001e0e:	4653      	mov	r3, sl
 8001e10:	1e5a      	subs	r2, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x490>
 8001e16:	e0c6      	b.n	8001fa6 <__aeabi_dsub+0x61e>
 8001e18:	4e9d      	ldr	r6, [pc, #628]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e1a:	45b2      	cmp	sl, r6
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x498>
 8001e1e:	e6bd      	b.n	8001b9c <__aeabi_dsub+0x214>
 8001e20:	4688      	mov	r8, r1
 8001e22:	000e      	movs	r6, r1
 8001e24:	2501      	movs	r5, #1
 8001e26:	2a38      	cmp	r2, #56	@ 0x38
 8001e28:	dc10      	bgt.n	8001e4c <__aeabi_dsub+0x4c4>
 8001e2a:	2a1f      	cmp	r2, #31
 8001e2c:	dc7f      	bgt.n	8001f2e <__aeabi_dsub+0x5a6>
 8001e2e:	2120      	movs	r1, #32
 8001e30:	0025      	movs	r5, r4
 8001e32:	1a89      	subs	r1, r1, r2
 8001e34:	0007      	movs	r7, r0
 8001e36:	4088      	lsls	r0, r1
 8001e38:	408d      	lsls	r5, r1
 8001e3a:	40d7      	lsrs	r7, r2
 8001e3c:	40d4      	lsrs	r4, r2
 8001e3e:	1e41      	subs	r1, r0, #1
 8001e40:	4188      	sbcs	r0, r1
 8001e42:	9b02      	ldr	r3, [sp, #8]
 8001e44:	433d      	orrs	r5, r7
 8001e46:	1b1b      	subs	r3, r3, r4
 8001e48:	4305      	orrs	r5, r0
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	4662      	mov	r2, ip
 8001e4e:	1b55      	subs	r5, r2, r5
 8001e50:	45ac      	cmp	ip, r5
 8001e52:	4192      	sbcs	r2, r2
 8001e54:	9b02      	ldr	r3, [sp, #8]
 8001e56:	4252      	negs	r2, r2
 8001e58:	464f      	mov	r7, r9
 8001e5a:	1a9c      	subs	r4, r3, r2
 8001e5c:	e5f6      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d000      	beq.n	8001e64 <__aeabi_dsub+0x4dc>
 8001e62:	e0b7      	b.n	8001fd4 <__aeabi_dsub+0x64c>
 8001e64:	2a00      	cmp	r2, #0
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x4e2>
 8001e68:	e0f0      	b.n	800204c <__aeabi_dsub+0x6c4>
 8001e6a:	2601      	movs	r6, #1
 8001e6c:	400e      	ands	r6, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	9802      	ldr	r0, [sp, #8]
 8001e72:	08d9      	lsrs	r1, r3, #3
 8001e74:	0742      	lsls	r2, r0, #29
 8001e76:	430a      	orrs	r2, r1
 8001e78:	08c4      	lsrs	r4, r0, #3
 8001e7a:	e696      	b.n	8001baa <__aeabi_dsub+0x222>
 8001e7c:	4c85      	ldr	r4, [pc, #532]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001e7e:	1aff      	subs	r7, r7, r3
 8001e80:	4014      	ands	r4, r2
 8001e82:	0762      	lsls	r2, r4, #29
 8001e84:	08e4      	lsrs	r4, r4, #3
 8001e86:	e760      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001e88:	4981      	ldr	r1, [pc, #516]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e8a:	428a      	cmp	r2, r1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x508>
 8001e8e:	e0c9      	b.n	8002024 <__aeabi_dsub+0x69c>
 8001e90:	4663      	mov	r3, ip
 8001e92:	18c1      	adds	r1, r0, r3
 8001e94:	4281      	cmp	r1, r0
 8001e96:	4180      	sbcs	r0, r0
 8001e98:	9b02      	ldr	r3, [sp, #8]
 8001e9a:	4240      	negs	r0, r0
 8001e9c:	18e3      	adds	r3, r4, r3
 8001e9e:	181b      	adds	r3, r3, r0
 8001ea0:	07dd      	lsls	r5, r3, #31
 8001ea2:	085c      	lsrs	r4, r3, #1
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	0849      	lsrs	r1, r1, #1
 8001ea8:	430d      	orrs	r5, r1
 8001eaa:	0017      	movs	r7, r2
 8001eac:	402b      	ands	r3, r5
 8001eae:	e710      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001eb0:	4663      	mov	r3, ip
 8001eb2:	1a1d      	subs	r5, r3, r0
 8001eb4:	45ac      	cmp	ip, r5
 8001eb6:	4192      	sbcs	r2, r2
 8001eb8:	2601      	movs	r6, #1
 8001eba:	9b02      	ldr	r3, [sp, #8]
 8001ebc:	4252      	negs	r2, r2
 8001ebe:	1b1c      	subs	r4, r3, r4
 8001ec0:	4688      	mov	r8, r1
 8001ec2:	1aa4      	subs	r4, r4, r2
 8001ec4:	400e      	ands	r6, r1
 8001ec6:	e5c6      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001ec8:	4663      	mov	r3, ip
 8001eca:	18c5      	adds	r5, r0, r3
 8001ecc:	9b02      	ldr	r3, [sp, #8]
 8001ece:	4285      	cmp	r5, r0
 8001ed0:	4180      	sbcs	r0, r0
 8001ed2:	469c      	mov	ip, r3
 8001ed4:	4240      	negs	r0, r0
 8001ed6:	4464      	add	r4, ip
 8001ed8:	1824      	adds	r4, r4, r0
 8001eda:	2701      	movs	r7, #1
 8001edc:	0223      	lsls	r3, r4, #8
 8001ede:	d400      	bmi.n	8001ee2 <__aeabi_dsub+0x55a>
 8001ee0:	e6f5      	b.n	8001cce <__aeabi_dsub+0x346>
 8001ee2:	2702      	movs	r7, #2
 8001ee4:	e641      	b.n	8001b6a <__aeabi_dsub+0x1e2>
 8001ee6:	4663      	mov	r3, ip
 8001ee8:	1ac5      	subs	r5, r0, r3
 8001eea:	42a8      	cmp	r0, r5
 8001eec:	4180      	sbcs	r0, r0
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4240      	negs	r0, r0
 8001ef2:	1ae4      	subs	r4, r4, r3
 8001ef4:	2701      	movs	r7, #1
 8001ef6:	1a24      	subs	r4, r4, r0
 8001ef8:	e5a8      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001efa:	9d02      	ldr	r5, [sp, #8]
 8001efc:	4652      	mov	r2, sl
 8001efe:	002b      	movs	r3, r5
 8001f00:	3a20      	subs	r2, #32
 8001f02:	40d3      	lsrs	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	4653      	mov	r3, sl
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d006      	beq.n	8001f1a <__aeabi_dsub+0x592>
 8001f0c:	2240      	movs	r2, #64	@ 0x40
 8001f0e:	1ad2      	subs	r2, r2, r3
 8001f10:	002b      	movs	r3, r5
 8001f12:	4093      	lsls	r3, r2
 8001f14:	4662      	mov	r2, ip
 8001f16:	431a      	orrs	r2, r3
 8001f18:	4693      	mov	fp, r2
 8001f1a:	465d      	mov	r5, fp
 8001f1c:	1e6b      	subs	r3, r5, #1
 8001f1e:	419d      	sbcs	r5, r3
 8001f20:	430d      	orrs	r5, r1
 8001f22:	e615      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001f24:	0762      	lsls	r2, r4, #29
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	e70d      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f2e:	0011      	movs	r1, r2
 8001f30:	0027      	movs	r7, r4
 8001f32:	3920      	subs	r1, #32
 8001f34:	40cf      	lsrs	r7, r1
 8001f36:	2a20      	cmp	r2, #32
 8001f38:	d005      	beq.n	8001f46 <__aeabi_dsub+0x5be>
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	1a8a      	subs	r2, r1, r2
 8001f3e:	4094      	lsls	r4, r2
 8001f40:	0025      	movs	r5, r4
 8001f42:	4305      	orrs	r5, r0
 8001f44:	9503      	str	r5, [sp, #12]
 8001f46:	9d03      	ldr	r5, [sp, #12]
 8001f48:	1e6a      	subs	r2, r5, #1
 8001f4a:	4195      	sbcs	r5, r2
 8001f4c:	433d      	orrs	r5, r7
 8001f4e:	e77d      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	d100      	bne.n	8001f56 <__aeabi_dsub+0x5ce>
 8001f54:	e744      	b.n	8001de0 <__aeabi_dsub+0x458>
 8001f56:	2601      	movs	r6, #1
 8001f58:	400e      	ands	r6, r1
 8001f5a:	4663      	mov	r3, ip
 8001f5c:	08d9      	lsrs	r1, r3, #3
 8001f5e:	9b02      	ldr	r3, [sp, #8]
 8001f60:	075a      	lsls	r2, r3, #29
 8001f62:	430a      	orrs	r2, r1
 8001f64:	08dc      	lsrs	r4, r3, #3
 8001f66:	e6f0      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d028      	beq.n	8001fbe <__aeabi_dsub+0x636>
 8001f6c:	4662      	mov	r2, ip
 8001f6e:	9f02      	ldr	r7, [sp, #8]
 8001f70:	08c0      	lsrs	r0, r0, #3
 8001f72:	433a      	orrs	r2, r7
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x5f0>
 8001f76:	e6dc      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001f78:	0762      	lsls	r2, r4, #29
 8001f7a:	4310      	orrs	r0, r2
 8001f7c:	2280      	movs	r2, #128	@ 0x80
 8001f7e:	08e4      	lsrs	r4, r4, #3
 8001f80:	0312      	lsls	r2, r2, #12
 8001f82:	4214      	tst	r4, r2
 8001f84:	d009      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001f86:	08fd      	lsrs	r5, r7, #3
 8001f88:	4215      	tst	r5, r2
 8001f8a:	d106      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001f8c:	4663      	mov	r3, ip
 8001f8e:	2601      	movs	r6, #1
 8001f90:	002c      	movs	r4, r5
 8001f92:	08d8      	lsrs	r0, r3, #3
 8001f94:	077b      	lsls	r3, r7, #29
 8001f96:	4318      	orrs	r0, r3
 8001f98:	400e      	ands	r6, r1
 8001f9a:	0f42      	lsrs	r2, r0, #29
 8001f9c:	00c0      	lsls	r0, r0, #3
 8001f9e:	08c0      	lsrs	r0, r0, #3
 8001fa0:	0752      	lsls	r2, r2, #29
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	e601      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	1a1d      	subs	r5, r3, r0
 8001faa:	45ac      	cmp	ip, r5
 8001fac:	4192      	sbcs	r2, r2
 8001fae:	9b02      	ldr	r3, [sp, #8]
 8001fb0:	4252      	negs	r2, r2
 8001fb2:	1b1c      	subs	r4, r3, r4
 8001fb4:	000e      	movs	r6, r1
 8001fb6:	4688      	mov	r8, r1
 8001fb8:	2701      	movs	r7, #1
 8001fba:	1aa4      	subs	r4, r4, r2
 8001fbc:	e546      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001fbe:	4663      	mov	r3, ip
 8001fc0:	08d9      	lsrs	r1, r3, #3
 8001fc2:	9b02      	ldr	r3, [sp, #8]
 8001fc4:	075a      	lsls	r2, r3, #29
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	08dc      	lsrs	r4, r3, #3
 8001fca:	e5ee      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fcc:	4663      	mov	r3, ip
 8001fce:	9c02      	ldr	r4, [sp, #8]
 8001fd0:	9303      	str	r3, [sp, #12]
 8001fd2:	e6c7      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001fd4:	08c0      	lsrs	r0, r0, #3
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x654>
 8001fda:	e6aa      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001fdc:	0762      	lsls	r2, r4, #29
 8001fde:	4310      	orrs	r0, r2
 8001fe0:	2280      	movs	r2, #128	@ 0x80
 8001fe2:	08e4      	lsrs	r4, r4, #3
 8001fe4:	0312      	lsls	r2, r2, #12
 8001fe6:	4214      	tst	r4, r2
 8001fe8:	d0d7      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001fea:	9f02      	ldr	r7, [sp, #8]
 8001fec:	08fd      	lsrs	r5, r7, #3
 8001fee:	4215      	tst	r5, r2
 8001ff0:	d1d3      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001ff2:	4663      	mov	r3, ip
 8001ff4:	2601      	movs	r6, #1
 8001ff6:	08d8      	lsrs	r0, r3, #3
 8001ff8:	077b      	lsls	r3, r7, #29
 8001ffa:	002c      	movs	r4, r5
 8001ffc:	4318      	orrs	r0, r3
 8001ffe:	400e      	ands	r6, r1
 8002000:	e7cb      	b.n	8001f9a <__aeabi_dsub+0x612>
 8002002:	000a      	movs	r2, r1
 8002004:	0027      	movs	r7, r4
 8002006:	3a20      	subs	r2, #32
 8002008:	40d7      	lsrs	r7, r2
 800200a:	2920      	cmp	r1, #32
 800200c:	d005      	beq.n	800201a <__aeabi_dsub+0x692>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1a52      	subs	r2, r2, r1
 8002012:	4094      	lsls	r4, r2
 8002014:	0025      	movs	r5, r4
 8002016:	4305      	orrs	r5, r0
 8002018:	9503      	str	r5, [sp, #12]
 800201a:	9d03      	ldr	r5, [sp, #12]
 800201c:	1e6a      	subs	r2, r5, #1
 800201e:	4195      	sbcs	r5, r2
 8002020:	432f      	orrs	r7, r5
 8002022:	e610      	b.n	8001c46 <__aeabi_dsub+0x2be>
 8002024:	0014      	movs	r4, r2
 8002026:	2500      	movs	r5, #0
 8002028:	2200      	movs	r2, #0
 800202a:	e556      	b.n	8001ada <__aeabi_dsub+0x152>
 800202c:	9b02      	ldr	r3, [sp, #8]
 800202e:	4460      	add	r0, ip
 8002030:	4699      	mov	r9, r3
 8002032:	4560      	cmp	r0, ip
 8002034:	4192      	sbcs	r2, r2
 8002036:	444c      	add	r4, r9
 8002038:	4252      	negs	r2, r2
 800203a:	0005      	movs	r5, r0
 800203c:	18a4      	adds	r4, r4, r2
 800203e:	e74c      	b.n	8001eda <__aeabi_dsub+0x552>
 8002040:	001a      	movs	r2, r3
 8002042:	001c      	movs	r4, r3
 8002044:	432a      	orrs	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x6c2>
 8002048:	e6b3      	b.n	8001db2 <__aeabi_dsub+0x42a>
 800204a:	e6c9      	b.n	8001de0 <__aeabi_dsub+0x458>
 800204c:	2480      	movs	r4, #128	@ 0x80
 800204e:	2600      	movs	r6, #0
 8002050:	0324      	lsls	r4, r4, #12
 8002052:	e5ae      	b.n	8001bb2 <__aeabi_dsub+0x22a>
 8002054:	2120      	movs	r1, #32
 8002056:	2500      	movs	r5, #0
 8002058:	1a09      	subs	r1, r1, r0
 800205a:	e517      	b.n	8001a8c <__aeabi_dsub+0x104>
 800205c:	2200      	movs	r2, #0
 800205e:	2500      	movs	r5, #0
 8002060:	4c0b      	ldr	r4, [pc, #44]	@ (8002090 <__aeabi_dsub+0x708>)
 8002062:	e53a      	b.n	8001ada <__aeabi_dsub+0x152>
 8002064:	2d00      	cmp	r5, #0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x6e2>
 8002068:	e5f6      	b.n	8001c58 <__aeabi_dsub+0x2d0>
 800206a:	464b      	mov	r3, r9
 800206c:	1bda      	subs	r2, r3, r7
 800206e:	4692      	mov	sl, r2
 8002070:	2f00      	cmp	r7, #0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x6ee>
 8002074:	e66f      	b.n	8001d56 <__aeabi_dsub+0x3ce>
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc05      	bgt.n	8002086 <__aeabi_dsub+0x6fe>
 800207a:	2680      	movs	r6, #128	@ 0x80
 800207c:	0436      	lsls	r6, r6, #16
 800207e:	4334      	orrs	r4, r6
 8002080:	4688      	mov	r8, r1
 8002082:	000e      	movs	r6, r1
 8002084:	e6d1      	b.n	8001e2a <__aeabi_dsub+0x4a2>
 8002086:	4688      	mov	r8, r1
 8002088:	000e      	movs	r6, r1
 800208a:	2501      	movs	r5, #1
 800208c:	e6de      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 800208e:	46c0      	nop			@ (mov r8, r8)
 8002090:	000007ff 	.word	0x000007ff
 8002094:	ff7fffff 	.word	0xff7fffff
 8002098:	000007fe 	.word	0x000007fe
 800209c:	2d00      	cmp	r5, #0
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x71a>
 80020a0:	e668      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 80020a2:	464b      	mov	r3, r9
 80020a4:	1bd9      	subs	r1, r3, r7
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d101      	bne.n	80020ae <__aeabi_dsub+0x726>
 80020aa:	468a      	mov	sl, r1
 80020ac:	e5a7      	b.n	8001bfe <__aeabi_dsub+0x276>
 80020ae:	2701      	movs	r7, #1
 80020b0:	2938      	cmp	r1, #56	@ 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x72e>
 80020b4:	e5c7      	b.n	8001c46 <__aeabi_dsub+0x2be>
 80020b6:	2280      	movs	r2, #128	@ 0x80
 80020b8:	0412      	lsls	r2, r2, #16
 80020ba:	4314      	orrs	r4, r2
 80020bc:	e5af      	b.n	8001c1e <__aeabi_dsub+0x296>
 80020be:	46c0      	nop			@ (mov r8, r8)

080020c0 <__aeabi_dcmpun>:
 80020c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c2:	46c6      	mov	lr, r8
 80020c4:	031e      	lsls	r6, r3, #12
 80020c6:	0b36      	lsrs	r6, r6, #12
 80020c8:	46b0      	mov	r8, r6
 80020ca:	4e0d      	ldr	r6, [pc, #52]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020cc:	030c      	lsls	r4, r1, #12
 80020ce:	004d      	lsls	r5, r1, #1
 80020d0:	005f      	lsls	r7, r3, #1
 80020d2:	b500      	push	{lr}
 80020d4:	0b24      	lsrs	r4, r4, #12
 80020d6:	0d6d      	lsrs	r5, r5, #21
 80020d8:	0d7f      	lsrs	r7, r7, #21
 80020da:	42b5      	cmp	r5, r6
 80020dc:	d00b      	beq.n	80020f6 <__aeabi_dcmpun+0x36>
 80020de:	4908      	ldr	r1, [pc, #32]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020e0:	2000      	movs	r0, #0
 80020e2:	428f      	cmp	r7, r1
 80020e4:	d104      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020e6:	4646      	mov	r6, r8
 80020e8:	4316      	orrs	r6, r2
 80020ea:	0030      	movs	r0, r6
 80020ec:	1e43      	subs	r3, r0, #1
 80020ee:	4198      	sbcs	r0, r3
 80020f0:	bc80      	pop	{r7}
 80020f2:	46b8      	mov	r8, r7
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	4304      	orrs	r4, r0
 80020f8:	2001      	movs	r0, #1
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d1f8      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020fe:	e7ee      	b.n	80020de <__aeabi_dcmpun+0x1e>
 8002100:	000007ff 	.word	0x000007ff

08002104 <__aeabi_d2iz>:
 8002104:	000b      	movs	r3, r1
 8002106:	0002      	movs	r2, r0
 8002108:	b570      	push	{r4, r5, r6, lr}
 800210a:	4d16      	ldr	r5, [pc, #88]	@ (8002164 <__aeabi_d2iz+0x60>)
 800210c:	030c      	lsls	r4, r1, #12
 800210e:	b082      	sub	sp, #8
 8002110:	0049      	lsls	r1, r1, #1
 8002112:	2000      	movs	r0, #0
 8002114:	9200      	str	r2, [sp, #0]
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	0b24      	lsrs	r4, r4, #12
 800211a:	0d49      	lsrs	r1, r1, #21
 800211c:	0fde      	lsrs	r6, r3, #31
 800211e:	42a9      	cmp	r1, r5
 8002120:	dd04      	ble.n	800212c <__aeabi_d2iz+0x28>
 8002122:	4811      	ldr	r0, [pc, #68]	@ (8002168 <__aeabi_d2iz+0x64>)
 8002124:	4281      	cmp	r1, r0
 8002126:	dd03      	ble.n	8002130 <__aeabi_d2iz+0x2c>
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <__aeabi_d2iz+0x68>)
 800212a:	18f0      	adds	r0, r6, r3
 800212c:	b002      	add	sp, #8
 800212e:	bd70      	pop	{r4, r5, r6, pc}
 8002130:	2080      	movs	r0, #128	@ 0x80
 8002132:	0340      	lsls	r0, r0, #13
 8002134:	4320      	orrs	r0, r4
 8002136:	4c0e      	ldr	r4, [pc, #56]	@ (8002170 <__aeabi_d2iz+0x6c>)
 8002138:	1a64      	subs	r4, r4, r1
 800213a:	2c1f      	cmp	r4, #31
 800213c:	dd08      	ble.n	8002150 <__aeabi_d2iz+0x4c>
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <__aeabi_d2iz+0x70>)
 8002140:	1a5b      	subs	r3, r3, r1
 8002142:	40d8      	lsrs	r0, r3
 8002144:	0003      	movs	r3, r0
 8002146:	4258      	negs	r0, r3
 8002148:	2e00      	cmp	r6, #0
 800214a:	d1ef      	bne.n	800212c <__aeabi_d2iz+0x28>
 800214c:	0018      	movs	r0, r3
 800214e:	e7ed      	b.n	800212c <__aeabi_d2iz+0x28>
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <__aeabi_d2iz+0x74>)
 8002152:	9a00      	ldr	r2, [sp, #0]
 8002154:	469c      	mov	ip, r3
 8002156:	0003      	movs	r3, r0
 8002158:	4461      	add	r1, ip
 800215a:	408b      	lsls	r3, r1
 800215c:	40e2      	lsrs	r2, r4
 800215e:	4313      	orrs	r3, r2
 8002160:	e7f1      	b.n	8002146 <__aeabi_d2iz+0x42>
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	000003fe 	.word	0x000003fe
 8002168:	0000041d 	.word	0x0000041d
 800216c:	7fffffff 	.word	0x7fffffff
 8002170:	00000433 	.word	0x00000433
 8002174:	00000413 	.word	0x00000413
 8002178:	fffffbed 	.word	0xfffffbed

0800217c <__aeabi_i2d>:
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	2800      	cmp	r0, #0
 8002180:	d016      	beq.n	80021b0 <__aeabi_i2d+0x34>
 8002182:	17c3      	asrs	r3, r0, #31
 8002184:	18c5      	adds	r5, r0, r3
 8002186:	405d      	eors	r5, r3
 8002188:	0fc4      	lsrs	r4, r0, #31
 800218a:	0028      	movs	r0, r5
 800218c:	f000 f914 	bl	80023b8 <__clzsi2>
 8002190:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <__aeabi_i2d+0x58>)
 8002192:	1a1b      	subs	r3, r3, r0
 8002194:	055b      	lsls	r3, r3, #21
 8002196:	0d5b      	lsrs	r3, r3, #21
 8002198:	280a      	cmp	r0, #10
 800219a:	dc14      	bgt.n	80021c6 <__aeabi_i2d+0x4a>
 800219c:	0002      	movs	r2, r0
 800219e:	002e      	movs	r6, r5
 80021a0:	3215      	adds	r2, #21
 80021a2:	4096      	lsls	r6, r2
 80021a4:	220b      	movs	r2, #11
 80021a6:	1a12      	subs	r2, r2, r0
 80021a8:	40d5      	lsrs	r5, r2
 80021aa:	032d      	lsls	r5, r5, #12
 80021ac:	0b2d      	lsrs	r5, r5, #12
 80021ae:	e003      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021b0:	2400      	movs	r4, #0
 80021b2:	2300      	movs	r3, #0
 80021b4:	2500      	movs	r5, #0
 80021b6:	2600      	movs	r6, #0
 80021b8:	051b      	lsls	r3, r3, #20
 80021ba:	432b      	orrs	r3, r5
 80021bc:	07e4      	lsls	r4, r4, #31
 80021be:	4323      	orrs	r3, r4
 80021c0:	0030      	movs	r0, r6
 80021c2:	0019      	movs	r1, r3
 80021c4:	bd70      	pop	{r4, r5, r6, pc}
 80021c6:	380b      	subs	r0, #11
 80021c8:	4085      	lsls	r5, r0
 80021ca:	032d      	lsls	r5, r5, #12
 80021cc:	2600      	movs	r6, #0
 80021ce:	0b2d      	lsrs	r5, r5, #12
 80021d0:	e7f2      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	0000041e 	.word	0x0000041e

080021d8 <__aeabi_ui2d>:
 80021d8:	b510      	push	{r4, lr}
 80021da:	1e04      	subs	r4, r0, #0
 80021dc:	d010      	beq.n	8002200 <__aeabi_ui2d+0x28>
 80021de:	f000 f8eb 	bl	80023b8 <__clzsi2>
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <__aeabi_ui2d+0x44>)
 80021e4:	1a1b      	subs	r3, r3, r0
 80021e6:	055b      	lsls	r3, r3, #21
 80021e8:	0d5b      	lsrs	r3, r3, #21
 80021ea:	280a      	cmp	r0, #10
 80021ec:	dc0f      	bgt.n	800220e <__aeabi_ui2d+0x36>
 80021ee:	220b      	movs	r2, #11
 80021f0:	0021      	movs	r1, r4
 80021f2:	1a12      	subs	r2, r2, r0
 80021f4:	40d1      	lsrs	r1, r2
 80021f6:	3015      	adds	r0, #21
 80021f8:	030a      	lsls	r2, r1, #12
 80021fa:	4084      	lsls	r4, r0
 80021fc:	0b12      	lsrs	r2, r2, #12
 80021fe:	e001      	b.n	8002204 <__aeabi_ui2d+0x2c>
 8002200:	2300      	movs	r3, #0
 8002202:	2200      	movs	r2, #0
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	4313      	orrs	r3, r2
 8002208:	0020      	movs	r0, r4
 800220a:	0019      	movs	r1, r3
 800220c:	bd10      	pop	{r4, pc}
 800220e:	0022      	movs	r2, r4
 8002210:	380b      	subs	r0, #11
 8002212:	4082      	lsls	r2, r0
 8002214:	0312      	lsls	r2, r2, #12
 8002216:	2400      	movs	r4, #0
 8002218:	0b12      	lsrs	r2, r2, #12
 800221a:	e7f3      	b.n	8002204 <__aeabi_ui2d+0x2c>
 800221c:	0000041e 	.word	0x0000041e

08002220 <__aeabi_f2d>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	0242      	lsls	r2, r0, #9
 8002224:	0043      	lsls	r3, r0, #1
 8002226:	0fc4      	lsrs	r4, r0, #31
 8002228:	20fe      	movs	r0, #254	@ 0xfe
 800222a:	0e1b      	lsrs	r3, r3, #24
 800222c:	1c59      	adds	r1, r3, #1
 800222e:	0a55      	lsrs	r5, r2, #9
 8002230:	4208      	tst	r0, r1
 8002232:	d00c      	beq.n	800224e <__aeabi_f2d+0x2e>
 8002234:	21e0      	movs	r1, #224	@ 0xe0
 8002236:	0089      	lsls	r1, r1, #2
 8002238:	468c      	mov	ip, r1
 800223a:	076d      	lsls	r5, r5, #29
 800223c:	0b12      	lsrs	r2, r2, #12
 800223e:	4463      	add	r3, ip
 8002240:	051b      	lsls	r3, r3, #20
 8002242:	4313      	orrs	r3, r2
 8002244:	07e4      	lsls	r4, r4, #31
 8002246:	4323      	orrs	r3, r4
 8002248:	0028      	movs	r0, r5
 800224a:	0019      	movs	r1, r3
 800224c:	bd70      	pop	{r4, r5, r6, pc}
 800224e:	2b00      	cmp	r3, #0
 8002250:	d114      	bne.n	800227c <__aeabi_f2d+0x5c>
 8002252:	2d00      	cmp	r5, #0
 8002254:	d01b      	beq.n	800228e <__aeabi_f2d+0x6e>
 8002256:	0028      	movs	r0, r5
 8002258:	f000 f8ae 	bl	80023b8 <__clzsi2>
 800225c:	280a      	cmp	r0, #10
 800225e:	dc1c      	bgt.n	800229a <__aeabi_f2d+0x7a>
 8002260:	230b      	movs	r3, #11
 8002262:	002a      	movs	r2, r5
 8002264:	1a1b      	subs	r3, r3, r0
 8002266:	40da      	lsrs	r2, r3
 8002268:	0003      	movs	r3, r0
 800226a:	3315      	adds	r3, #21
 800226c:	409d      	lsls	r5, r3
 800226e:	4b0e      	ldr	r3, [pc, #56]	@ (80022a8 <__aeabi_f2d+0x88>)
 8002270:	0312      	lsls	r2, r2, #12
 8002272:	1a1b      	subs	r3, r3, r0
 8002274:	055b      	lsls	r3, r3, #21
 8002276:	0b12      	lsrs	r2, r2, #12
 8002278:	0d5b      	lsrs	r3, r3, #21
 800227a:	e7e1      	b.n	8002240 <__aeabi_f2d+0x20>
 800227c:	2d00      	cmp	r5, #0
 800227e:	d009      	beq.n	8002294 <__aeabi_f2d+0x74>
 8002280:	0b13      	lsrs	r3, r2, #12
 8002282:	2280      	movs	r2, #128	@ 0x80
 8002284:	0312      	lsls	r2, r2, #12
 8002286:	431a      	orrs	r2, r3
 8002288:	076d      	lsls	r5, r5, #29
 800228a:	4b08      	ldr	r3, [pc, #32]	@ (80022ac <__aeabi_f2d+0x8c>)
 800228c:	e7d8      	b.n	8002240 <__aeabi_f2d+0x20>
 800228e:	2300      	movs	r3, #0
 8002290:	2200      	movs	r2, #0
 8002292:	e7d5      	b.n	8002240 <__aeabi_f2d+0x20>
 8002294:	2200      	movs	r2, #0
 8002296:	4b05      	ldr	r3, [pc, #20]	@ (80022ac <__aeabi_f2d+0x8c>)
 8002298:	e7d2      	b.n	8002240 <__aeabi_f2d+0x20>
 800229a:	0003      	movs	r3, r0
 800229c:	002a      	movs	r2, r5
 800229e:	3b0b      	subs	r3, #11
 80022a0:	409a      	lsls	r2, r3
 80022a2:	2500      	movs	r5, #0
 80022a4:	e7e3      	b.n	800226e <__aeabi_f2d+0x4e>
 80022a6:	46c0      	nop			@ (mov r8, r8)
 80022a8:	00000389 	.word	0x00000389
 80022ac:	000007ff 	.word	0x000007ff

080022b0 <__aeabi_d2f>:
 80022b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b2:	004b      	lsls	r3, r1, #1
 80022b4:	030f      	lsls	r7, r1, #12
 80022b6:	0d5b      	lsrs	r3, r3, #21
 80022b8:	4c3b      	ldr	r4, [pc, #236]	@ (80023a8 <__aeabi_d2f+0xf8>)
 80022ba:	0f45      	lsrs	r5, r0, #29
 80022bc:	b083      	sub	sp, #12
 80022be:	0a7f      	lsrs	r7, r7, #9
 80022c0:	1c5e      	adds	r6, r3, #1
 80022c2:	432f      	orrs	r7, r5
 80022c4:	9000      	str	r0, [sp, #0]
 80022c6:	9101      	str	r1, [sp, #4]
 80022c8:	0fca      	lsrs	r2, r1, #31
 80022ca:	00c5      	lsls	r5, r0, #3
 80022cc:	4226      	tst	r6, r4
 80022ce:	d00b      	beq.n	80022e8 <__aeabi_d2f+0x38>
 80022d0:	4936      	ldr	r1, [pc, #216]	@ (80023ac <__aeabi_d2f+0xfc>)
 80022d2:	185c      	adds	r4, r3, r1
 80022d4:	2cfe      	cmp	r4, #254	@ 0xfe
 80022d6:	dd13      	ble.n	8002300 <__aeabi_d2f+0x50>
 80022d8:	20ff      	movs	r0, #255	@ 0xff
 80022da:	2300      	movs	r3, #0
 80022dc:	05c0      	lsls	r0, r0, #23
 80022de:	4318      	orrs	r0, r3
 80022e0:	07d2      	lsls	r2, r2, #31
 80022e2:	4310      	orrs	r0, r2
 80022e4:	b003      	add	sp, #12
 80022e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d102      	bne.n	80022f2 <__aeabi_d2f+0x42>
 80022ec:	2000      	movs	r0, #0
 80022ee:	2300      	movs	r3, #0
 80022f0:	e7f4      	b.n	80022dc <__aeabi_d2f+0x2c>
 80022f2:	433d      	orrs	r5, r7
 80022f4:	d0f0      	beq.n	80022d8 <__aeabi_d2f+0x28>
 80022f6:	2380      	movs	r3, #128	@ 0x80
 80022f8:	03db      	lsls	r3, r3, #15
 80022fa:	20ff      	movs	r0, #255	@ 0xff
 80022fc:	433b      	orrs	r3, r7
 80022fe:	e7ed      	b.n	80022dc <__aeabi_d2f+0x2c>
 8002300:	2c00      	cmp	r4, #0
 8002302:	dd14      	ble.n	800232e <__aeabi_d2f+0x7e>
 8002304:	9b00      	ldr	r3, [sp, #0]
 8002306:	00ff      	lsls	r7, r7, #3
 8002308:	019b      	lsls	r3, r3, #6
 800230a:	1e58      	subs	r0, r3, #1
 800230c:	4183      	sbcs	r3, r0
 800230e:	0f69      	lsrs	r1, r5, #29
 8002310:	433b      	orrs	r3, r7
 8002312:	430b      	orrs	r3, r1
 8002314:	0759      	lsls	r1, r3, #29
 8002316:	d041      	beq.n	800239c <__aeabi_d2f+0xec>
 8002318:	210f      	movs	r1, #15
 800231a:	4019      	ands	r1, r3
 800231c:	2904      	cmp	r1, #4
 800231e:	d028      	beq.n	8002372 <__aeabi_d2f+0xc2>
 8002320:	3304      	adds	r3, #4
 8002322:	0159      	lsls	r1, r3, #5
 8002324:	d525      	bpl.n	8002372 <__aeabi_d2f+0xc2>
 8002326:	3401      	adds	r4, #1
 8002328:	2300      	movs	r3, #0
 800232a:	b2e0      	uxtb	r0, r4
 800232c:	e7d6      	b.n	80022dc <__aeabi_d2f+0x2c>
 800232e:	0021      	movs	r1, r4
 8002330:	3117      	adds	r1, #23
 8002332:	dbdb      	blt.n	80022ec <__aeabi_d2f+0x3c>
 8002334:	2180      	movs	r1, #128	@ 0x80
 8002336:	201e      	movs	r0, #30
 8002338:	0409      	lsls	r1, r1, #16
 800233a:	4339      	orrs	r1, r7
 800233c:	1b00      	subs	r0, r0, r4
 800233e:	281f      	cmp	r0, #31
 8002340:	dd1b      	ble.n	800237a <__aeabi_d2f+0xca>
 8002342:	2602      	movs	r6, #2
 8002344:	4276      	negs	r6, r6
 8002346:	1b34      	subs	r4, r6, r4
 8002348:	000e      	movs	r6, r1
 800234a:	40e6      	lsrs	r6, r4
 800234c:	0034      	movs	r4, r6
 800234e:	2820      	cmp	r0, #32
 8002350:	d004      	beq.n	800235c <__aeabi_d2f+0xac>
 8002352:	4817      	ldr	r0, [pc, #92]	@ (80023b0 <__aeabi_d2f+0x100>)
 8002354:	4684      	mov	ip, r0
 8002356:	4463      	add	r3, ip
 8002358:	4099      	lsls	r1, r3
 800235a:	430d      	orrs	r5, r1
 800235c:	002b      	movs	r3, r5
 800235e:	1e59      	subs	r1, r3, #1
 8002360:	418b      	sbcs	r3, r1
 8002362:	4323      	orrs	r3, r4
 8002364:	0759      	lsls	r1, r3, #29
 8002366:	d015      	beq.n	8002394 <__aeabi_d2f+0xe4>
 8002368:	210f      	movs	r1, #15
 800236a:	2400      	movs	r4, #0
 800236c:	4019      	ands	r1, r3
 800236e:	2904      	cmp	r1, #4
 8002370:	d117      	bne.n	80023a2 <__aeabi_d2f+0xf2>
 8002372:	019b      	lsls	r3, r3, #6
 8002374:	0a5b      	lsrs	r3, r3, #9
 8002376:	b2e0      	uxtb	r0, r4
 8002378:	e7b0      	b.n	80022dc <__aeabi_d2f+0x2c>
 800237a:	4c0e      	ldr	r4, [pc, #56]	@ (80023b4 <__aeabi_d2f+0x104>)
 800237c:	191c      	adds	r4, r3, r4
 800237e:	002b      	movs	r3, r5
 8002380:	40a5      	lsls	r5, r4
 8002382:	40c3      	lsrs	r3, r0
 8002384:	40a1      	lsls	r1, r4
 8002386:	1e68      	subs	r0, r5, #1
 8002388:	4185      	sbcs	r5, r0
 800238a:	4329      	orrs	r1, r5
 800238c:	430b      	orrs	r3, r1
 800238e:	2400      	movs	r4, #0
 8002390:	0759      	lsls	r1, r3, #29
 8002392:	d1c1      	bne.n	8002318 <__aeabi_d2f+0x68>
 8002394:	019b      	lsls	r3, r3, #6
 8002396:	2000      	movs	r0, #0
 8002398:	0a5b      	lsrs	r3, r3, #9
 800239a:	e79f      	b.n	80022dc <__aeabi_d2f+0x2c>
 800239c:	08db      	lsrs	r3, r3, #3
 800239e:	b2e0      	uxtb	r0, r4
 80023a0:	e79c      	b.n	80022dc <__aeabi_d2f+0x2c>
 80023a2:	3304      	adds	r3, #4
 80023a4:	e7e5      	b.n	8002372 <__aeabi_d2f+0xc2>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	000007fe 	.word	0x000007fe
 80023ac:	fffffc80 	.word	0xfffffc80
 80023b0:	fffffca2 	.word	0xfffffca2
 80023b4:	fffffc82 	.word	0xfffffc82

080023b8 <__clzsi2>:
 80023b8:	211c      	movs	r1, #28
 80023ba:	2301      	movs	r3, #1
 80023bc:	041b      	lsls	r3, r3, #16
 80023be:	4298      	cmp	r0, r3
 80023c0:	d301      	bcc.n	80023c6 <__clzsi2+0xe>
 80023c2:	0c00      	lsrs	r0, r0, #16
 80023c4:	3910      	subs	r1, #16
 80023c6:	0a1b      	lsrs	r3, r3, #8
 80023c8:	4298      	cmp	r0, r3
 80023ca:	d301      	bcc.n	80023d0 <__clzsi2+0x18>
 80023cc:	0a00      	lsrs	r0, r0, #8
 80023ce:	3908      	subs	r1, #8
 80023d0:	091b      	lsrs	r3, r3, #4
 80023d2:	4298      	cmp	r0, r3
 80023d4:	d301      	bcc.n	80023da <__clzsi2+0x22>
 80023d6:	0900      	lsrs	r0, r0, #4
 80023d8:	3904      	subs	r1, #4
 80023da:	a202      	add	r2, pc, #8	@ (adr r2, 80023e4 <__clzsi2+0x2c>)
 80023dc:	5c10      	ldrb	r0, [r2, r0]
 80023de:	1840      	adds	r0, r0, r1
 80023e0:	4770      	bx	lr
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	02020304 	.word	0x02020304
 80023e8:	01010101 	.word	0x01010101
	...

080023f4 <DS18B20_Init>:
 *@param	Port_DS18B20	Port used for the DS18B20 sensor
 *@param	Pin_DS18B20		Pin used for the DS18B20 sensor
 *@retval	None
 */
void DS18B20_Init(TIM_HandleTypeDef Timer_DS18B20, GPIO_TypeDef* Port_DS18B20, uint16_t Pin_DS18B20)
{
 80023f4:	b084      	sub	sp, #16
 80023f6:	b5b0      	push	{r4, r5, r7, lr}
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	2510      	movs	r5, #16
 80023fc:	197c      	adds	r4, r7, r5
 80023fe:	6020      	str	r0, [r4, #0]
 8002400:	6061      	str	r1, [r4, #4]
 8002402:	60a2      	str	r2, [r4, #8]
 8002404:	60e3      	str	r3, [r4, #12]
	timer = Timer_DS18B20;
 8002406:	4a0c      	ldr	r2, [pc, #48]	@ (8002438 <DS18B20_Init+0x44>)
 8002408:	002c      	movs	r4, r5
 800240a:	193b      	adds	r3, r7, r4
 800240c:	0010      	movs	r0, r2
 800240e:	0019      	movs	r1, r3
 8002410:	2348      	movs	r3, #72	@ 0x48
 8002412:	001a      	movs	r2, r3
 8002414:	f003 ffb8 	bl	8006388 <memcpy>
	Port = Port_DS18B20;
 8002418:	4b08      	ldr	r3, [pc, #32]	@ (800243c <DS18B20_Init+0x48>)
 800241a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800241c:	601a      	str	r2, [r3, #0]
	Pin = Pin_DS18B20;
 800241e:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <DS18B20_Init+0x4c>)
 8002420:	224c      	movs	r2, #76	@ 0x4c
 8002422:	1912      	adds	r2, r2, r4
 8002424:	19d2      	adds	r2, r2, r7
 8002426:	8812      	ldrh	r2, [r2, #0]
 8002428:	801a      	strh	r2, [r3, #0]
}
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	46bd      	mov	sp, r7
 800242e:	bcb0      	pop	{r4, r5, r7}
 8002430:	bc08      	pop	{r3}
 8002432:	b004      	add	sp, #16
 8002434:	4718      	bx	r3
 8002436:	46c0      	nop			@ (mov r8, r8)
 8002438:	200001f0 	.word	0x200001f0
 800243c:	20000238 	.word	0x20000238
 8002440:	2000023c 	.word	0x2000023c

08002444 <delay>:
 * @brief	Wait the micro-seconds of the parameter.
 * @param	Value	that indicate the microseconds to wait
 * @retval	None
 */
static void delay ( uint16_t us )
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	0002      	movs	r2, r0
 800244c:	1dbb      	adds	r3, r7, #6
 800244e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&timer, 0);	//set the counter value a 0
 8002450:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <delay+0x30>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2200      	movs	r2, #0
 8002456:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&timer) < us);	//wait for the counter to reach the us input in the parameter us
 8002458:	46c0      	nop			@ (mov r8, r8)
 800245a:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <delay+0x30>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002460:	1dbb      	adds	r3, r7, #6
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d3f8      	bcc.n	800245a <delay+0x16>
}
 8002468:	46c0      	nop			@ (mov r8, r8)
 800246a:	46c0      	nop			@ (mov r8, r8)
 800246c:	46bd      	mov	sp, r7
 800246e:	b002      	add	sp, #8
 8002470:	bd80      	pop	{r7, pc}
 8002472:	46c0      	nop			@ (mov r8, r8)
 8002474:	200001f0 	.word	0x200001f0

08002478 <Set_Pin_Input>:
 * @param	GPIOx		Port of the DS18B20 sensor
 * @param	GPIO_PIN	Pin of the DS18B20 sensor
 * @retval	None
 */
static void Set_Pin_Input (GPIO_TypeDef* GPIOx, uint16_t GPIO_PIN )
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b089      	sub	sp, #36	@ 0x24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	000a      	movs	r2, r1
 8002482:	1cbb      	adds	r3, r7, #2
 8002484:	801a      	strh	r2, [r3, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002486:	240c      	movs	r4, #12
 8002488:	193b      	adds	r3, r7, r4
 800248a:	0018      	movs	r0, r3
 800248c:	2314      	movs	r3, #20
 800248e:	001a      	movs	r2, r3
 8002490:	2100      	movs	r1, #0
 8002492:	f003 fee7 	bl	8006264 <memset>

	GPIO_InitStruct.Pin = GPIO_PIN;
 8002496:	1cbb      	adds	r3, r7, #2
 8002498:	881a      	ldrh	r2, [r3, #0]
 800249a:	193b      	adds	r3, r7, r4
 800249c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800249e:	193b      	adds	r3, r7, r4
 80024a0:	2200      	movs	r2, #0
 80024a2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024a4:	193b      	adds	r3, r7, r4
 80024a6:	2201      	movs	r2, #1
 80024a8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80024aa:	193a      	adds	r2, r7, r4
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	0011      	movs	r1, r2
 80024b0:	0018      	movs	r0, r3
 80024b2:	f001 fa47 	bl	8003944 <HAL_GPIO_Init>
}
 80024b6:	46c0      	nop			@ (mov r8, r8)
 80024b8:	46bd      	mov	sp, r7
 80024ba:	b009      	add	sp, #36	@ 0x24
 80024bc:	bd90      	pop	{r4, r7, pc}

080024be <Set_Pin_Output>:
 * @param	GPIOx		Port of the DS18B20 sensor
 * @param	GPIO_PIN	Pin of the DS18B20 sensor
 * @retval	None
 */
static void Set_Pin_Output (GPIO_TypeDef* GPIOx, uint16_t GPIO_PIN )
{
 80024be:	b590      	push	{r4, r7, lr}
 80024c0:	b089      	sub	sp, #36	@ 0x24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	000a      	movs	r2, r1
 80024c8:	1cbb      	adds	r3, r7, #2
 80024ca:	801a      	strh	r2, [r3, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	240c      	movs	r4, #12
 80024ce:	193b      	adds	r3, r7, r4
 80024d0:	0018      	movs	r0, r3
 80024d2:	2314      	movs	r3, #20
 80024d4:	001a      	movs	r2, r3
 80024d6:	2100      	movs	r1, #0
 80024d8:	f003 fec4 	bl	8006264 <memset>

	GPIO_InitStruct.Pin = GPIO_PIN;
 80024dc:	1cbb      	adds	r3, r7, #2
 80024de:	881a      	ldrh	r2, [r3, #0]
 80024e0:	193b      	adds	r3, r7, r4
 80024e2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e4:	193b      	adds	r3, r7, r4
 80024e6:	2201      	movs	r2, #1
 80024e8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ea:	193b      	adds	r3, r7, r4
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80024f0:	193a      	adds	r2, r7, r4
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	0011      	movs	r1, r2
 80024f6:	0018      	movs	r0, r3
 80024f8:	f001 fa24 	bl	8003944 <HAL_GPIO_Init>

}
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	46bd      	mov	sp, r7
 8002500:	b009      	add	sp, #36	@ 0x24
 8002502:	bd90      	pop	{r4, r7, pc}

08002504 <DS18B20_Start>:
 * 			with master.
 * @retval	Return value of presence of the DS18B20 sensor. If value=1,
 * 			detected sensor, but valure=0, the not detected sensor.
 */
static uint8_t DS18B20_Start ( void )
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0

	uint8_t Response = 0;
 800250a:	1dfb      	adds	r3, r7, #7
 800250c:	2200      	movs	r2, #0
 800250e:	701a      	strb	r2, [r3, #0]
	Set_Pin_Output(Port, Pin);
 8002510:	4b1d      	ldr	r3, [pc, #116]	@ (8002588 <DS18B20_Start+0x84>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b1d      	ldr	r3, [pc, #116]	@ (800258c <DS18B20_Start+0x88>)
 8002516:	881b      	ldrh	r3, [r3, #0]
 8002518:	0019      	movs	r1, r3
 800251a:	0010      	movs	r0, r2
 800251c:	f7ff ffcf 	bl	80024be <Set_Pin_Output>
	HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <DS18B20_Start+0x84>)
 8002522:	6818      	ldr	r0, [r3, #0]
 8002524:	4b19      	ldr	r3, [pc, #100]	@ (800258c <DS18B20_Start+0x88>)
 8002526:	881b      	ldrh	r3, [r3, #0]
 8002528:	2200      	movs	r2, #0
 800252a:	0019      	movs	r1, r3
 800252c:	f001 fb97 	bl	8003c5e <HAL_GPIO_WritePin>
	delay (500);
 8002530:	23fa      	movs	r3, #250	@ 0xfa
 8002532:	005b      	lsls	r3, r3, #1
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff ff85 	bl	8002444 <delay>

	Set_Pin_Input(Port, Pin);
 800253a:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <DS18B20_Start+0x84>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	4b13      	ldr	r3, [pc, #76]	@ (800258c <DS18B20_Start+0x88>)
 8002540:	881b      	ldrh	r3, [r3, #0]
 8002542:	0019      	movs	r1, r3
 8002544:	0010      	movs	r0, r2
 8002546:	f7ff ff97 	bl	8002478 <Set_Pin_Input>

	delay (80);
 800254a:	2050      	movs	r0, #80	@ 0x50
 800254c:	f7ff ff7a 	bl	8002444 <delay>

	if(!(HAL_GPIO_ReadPin(Port, Pin))) Response = 1;
 8002550:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <DS18B20_Start+0x84>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <DS18B20_Start+0x88>)
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	0019      	movs	r1, r3
 800255a:	0010      	movs	r0, r2
 800255c:	f001 fb62 	bl	8003c24 <HAL_GPIO_ReadPin>
 8002560:	1e03      	subs	r3, r0, #0
 8002562:	d103      	bne.n	800256c <DS18B20_Start+0x68>
 8002564:	1dfb      	adds	r3, r7, #7
 8002566:	2201      	movs	r2, #1
 8002568:	701a      	strb	r2, [r3, #0]
 800256a:	e002      	b.n	8002572 <DS18B20_Start+0x6e>
	else Response = 0;
 800256c:	1dfb      	adds	r3, r7, #7
 800256e:	2200      	movs	r2, #0
 8002570:	701a      	strb	r2, [r3, #0]

	delay (400);
 8002572:	23c8      	movs	r3, #200	@ 0xc8
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	0018      	movs	r0, r3
 8002578:	f7ff ff64 	bl	8002444 <delay>

	return Response;
 800257c:	1dfb      	adds	r3, r7, #7
 800257e:	781b      	ldrb	r3, [r3, #0]
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}
 8002588:	20000238 	.word	0x20000238
 800258c:	2000023c 	.word	0x2000023c

08002590 <DS18B20_Write>:
 * @brief	Write a byte to the DS18B20 for start a process
 * @param	data	byte that indicate the process to start
 * @retval	None
 */
static void DS18B20_Write ( uint8_t data )
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	0002      	movs	r2, r0
 8002598:	1dfb      	adds	r3, r7, #7
 800259a:	701a      	strb	r2, [r3, #0]

	Set_Pin_Output(Port, Pin);
 800259c:	4b2b      	ldr	r3, [pc, #172]	@ (800264c <DS18B20_Write+0xbc>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002650 <DS18B20_Write+0xc0>)
 80025a2:	881b      	ldrh	r3, [r3, #0]
 80025a4:	0019      	movs	r1, r3
 80025a6:	0010      	movs	r0, r2
 80025a8:	f7ff ff89 	bl	80024be <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80025ac:	2300      	movs	r3, #0
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	e044      	b.n	800263c <DS18B20_Write+0xac>
	{

		if ((data & (1<<i)) !=0 )	//if the bit is high
 80025b2:	1dfb      	adds	r3, r7, #7
 80025b4:	781a      	ldrb	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	411a      	asrs	r2, r3
 80025ba:	0013      	movs	r3, r2
 80025bc:	2201      	movs	r2, #1
 80025be:	4013      	ands	r3, r2
 80025c0:	d01e      	beq.n	8002600 <DS18B20_Write+0x70>
		{

			//write 1
			Set_Pin_Output(Port, Pin);
 80025c2:	4b22      	ldr	r3, [pc, #136]	@ (800264c <DS18B20_Write+0xbc>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	4b22      	ldr	r3, [pc, #136]	@ (8002650 <DS18B20_Write+0xc0>)
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	0019      	movs	r1, r3
 80025cc:	0010      	movs	r0, r2
 80025ce:	f7ff ff76 	bl	80024be <Set_Pin_Output>
			HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 80025d2:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <DS18B20_Write+0xbc>)
 80025d4:	6818      	ldr	r0, [r3, #0]
 80025d6:	4b1e      	ldr	r3, [pc, #120]	@ (8002650 <DS18B20_Write+0xc0>)
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	2200      	movs	r2, #0
 80025dc:	0019      	movs	r1, r3
 80025de:	f001 fb3e 	bl	8003c5e <HAL_GPIO_WritePin>
			delay (1);
 80025e2:	2001      	movs	r0, #1
 80025e4:	f7ff ff2e 	bl	8002444 <delay>

			Set_Pin_Input(Port, Pin);
 80025e8:	4b18      	ldr	r3, [pc, #96]	@ (800264c <DS18B20_Write+0xbc>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <DS18B20_Write+0xc0>)
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	0019      	movs	r1, r3
 80025f2:	0010      	movs	r0, r2
 80025f4:	f7ff ff40 	bl	8002478 <Set_Pin_Input>
			delay (60);
 80025f8:	203c      	movs	r0, #60	@ 0x3c
 80025fa:	f7ff ff23 	bl	8002444 <delay>
 80025fe:	e01a      	b.n	8002636 <DS18B20_Write+0xa6>

		}else //if the bit is low
		{

			//write 0
			Set_Pin_Output(Port, Pin);
 8002600:	4b12      	ldr	r3, [pc, #72]	@ (800264c <DS18B20_Write+0xbc>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	4b12      	ldr	r3, [pc, #72]	@ (8002650 <DS18B20_Write+0xc0>)
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	0019      	movs	r1, r3
 800260a:	0010      	movs	r0, r2
 800260c:	f7ff ff57 	bl	80024be <Set_Pin_Output>
			HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8002610:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <DS18B20_Write+0xbc>)
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	4b0e      	ldr	r3, [pc, #56]	@ (8002650 <DS18B20_Write+0xc0>)
 8002616:	881b      	ldrh	r3, [r3, #0]
 8002618:	2200      	movs	r2, #0
 800261a:	0019      	movs	r1, r3
 800261c:	f001 fb1f 	bl	8003c5e <HAL_GPIO_WritePin>
			delay (60); //wait for 60 us
 8002620:	203c      	movs	r0, #60	@ 0x3c
 8002622:	f7ff ff0f 	bl	8002444 <delay>

			Set_Pin_Input(Port, Pin);
 8002626:	4b09      	ldr	r3, [pc, #36]	@ (800264c <DS18B20_Write+0xbc>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	4b09      	ldr	r3, [pc, #36]	@ (8002650 <DS18B20_Write+0xc0>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	0019      	movs	r1, r3
 8002630:	0010      	movs	r0, r2
 8002632:	f7ff ff21 	bl	8002478 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	3301      	adds	r3, #1
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b07      	cmp	r3, #7
 8002640:	ddb7      	ble.n	80025b2 <DS18B20_Write+0x22>
		}
	}
}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	46c0      	nop			@ (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b004      	add	sp, #16
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20000238 	.word	0x20000238
 8002650:	2000023c 	.word	0x2000023c

08002654 <DS18B20_Read>:
/*
 * @brief	Read byte of the DS18B20 sensor
 * @retval	Byte returned by the DS18B20 sensor
 */
static uint8_t DS18B20_Read (void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0

	uint8_t value = 0;
 800265a:	1dfb      	adds	r3, r7, #7
 800265c:	2200      	movs	r2, #0
 800265e:	701a      	strb	r2, [r3, #0]
	Set_Pin_Input(Port, Pin);
 8002660:	4b26      	ldr	r3, [pc, #152]	@ (80026fc <DS18B20_Read+0xa8>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4b26      	ldr	r3, [pc, #152]	@ (8002700 <DS18B20_Read+0xac>)
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	0019      	movs	r1, r3
 800266a:	0010      	movs	r0, r2
 800266c:	f7ff ff04 	bl	8002478 <Set_Pin_Input>

	for(int i=0; i<8; i++)
 8002670:	2300      	movs	r3, #0
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	e039      	b.n	80026ea <DS18B20_Read+0x96>
	{
		Set_Pin_Output(Port, Pin);
 8002676:	4b21      	ldr	r3, [pc, #132]	@ (80026fc <DS18B20_Read+0xa8>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <DS18B20_Read+0xac>)
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	0019      	movs	r1, r3
 8002680:	0010      	movs	r0, r2
 8002682:	f7ff ff1c 	bl	80024be <Set_Pin_Output>

		HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 8002686:	4b1d      	ldr	r3, [pc, #116]	@ (80026fc <DS18B20_Read+0xa8>)
 8002688:	6818      	ldr	r0, [r3, #0]
 800268a:	4b1d      	ldr	r3, [pc, #116]	@ (8002700 <DS18B20_Read+0xac>)
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	2200      	movs	r2, #0
 8002690:	0019      	movs	r1, r3
 8002692:	f001 fae4 	bl	8003c5e <HAL_GPIO_WritePin>
		delay (2);
 8002696:	2002      	movs	r0, #2
 8002698:	f7ff fed4 	bl	8002444 <delay>

		Set_Pin_Input(Port, Pin);
 800269c:	4b17      	ldr	r3, [pc, #92]	@ (80026fc <DS18B20_Read+0xa8>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	4b17      	ldr	r3, [pc, #92]	@ (8002700 <DS18B20_Read+0xac>)
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	0019      	movs	r1, r3
 80026a6:	0010      	movs	r0, r2
 80026a8:	f7ff fee6 	bl	8002478 <Set_Pin_Input>
		delay (5);
 80026ac:	2005      	movs	r0, #5
 80026ae:	f7ff fec9 	bl	8002444 <delay>
		if(HAL_GPIO_ReadPin(Port, Pin))
 80026b2:	4b12      	ldr	r3, [pc, #72]	@ (80026fc <DS18B20_Read+0xa8>)
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b12      	ldr	r3, [pc, #72]	@ (8002700 <DS18B20_Read+0xac>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	0019      	movs	r1, r3
 80026bc:	0010      	movs	r0, r2
 80026be:	f001 fab1 	bl	8003c24 <HAL_GPIO_ReadPin>
 80026c2:	1e03      	subs	r3, r0, #0
 80026c4:	d00b      	beq.n	80026de <DS18B20_Read+0x8a>
		{
			value |= 1<<i; //read=1
 80026c6:	2201      	movs	r2, #1
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	409a      	lsls	r2, r3
 80026cc:	0013      	movs	r3, r2
 80026ce:	b25a      	sxtb	r2, r3
 80026d0:	1dfb      	adds	r3, r7, #7
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	b25b      	sxtb	r3, r3
 80026d6:	4313      	orrs	r3, r2
 80026d8:	b25a      	sxtb	r2, r3
 80026da:	1dfb      	adds	r3, r7, #7
 80026dc:	701a      	strb	r2, [r3, #0]
		}
		delay (60);
 80026de:	203c      	movs	r0, #60	@ 0x3c
 80026e0:	f7ff feb0 	bl	8002444 <delay>
	for(int i=0; i<8; i++)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	3301      	adds	r3, #1
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	2b07      	cmp	r3, #7
 80026ee:	ddc2      	ble.n	8002676 <DS18B20_Read+0x22>
	}
	return value;
 80026f0:	1dfb      	adds	r3, r7, #7
 80026f2:	781b      	ldrb	r3, [r3, #0]
}
 80026f4:	0018      	movs	r0, r3
 80026f6:	46bd      	mov	sp, r7
 80026f8:	b002      	add	sp, #8
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	20000238 	.word	0x20000238
 8002700:	2000023c 	.word	0x2000023c

08002704 <convert_temperature>:
 * @param	byte_1	Byte #1 to convert
 * @param	byte_2	Byte #2 to convert
 * @retval	Decimal value of temperature
 */
static float convert_temperature(uint8_t byte_1, uint8_t byte_2)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	0002      	movs	r2, r0
 800270c:	1dfb      	adds	r3, r7, #7
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	1dbb      	adds	r3, r7, #6
 8002712:	1c0a      	adds	r2, r1, #0
 8002714:	701a      	strb	r2, [r3, #0]
	uint16_t tempval = byte_2 << 8 | byte_1;
 8002716:	1dbb      	adds	r3, r7, #6
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	021b      	lsls	r3, r3, #8
 800271c:	b21a      	sxth	r2, r3
 800271e:	1dfb      	adds	r3, r7, #7
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	b21b      	sxth	r3, r3
 8002724:	4313      	orrs	r3, r2
 8002726:	b21a      	sxth	r2, r3
 8002728:	210e      	movs	r1, #14
 800272a:	187b      	adds	r3, r7, r1
 800272c:	801a      	strh	r2, [r3, #0]
	float result_temp = (128.0/2048)*tempval;
 800272e:	187b      	adds	r3, r7, r1
 8002730:	881b      	ldrh	r3, [r3, #0]
 8002732:	0018      	movs	r0, r3
 8002734:	f7ff fd22 	bl	800217c <__aeabi_i2d>
 8002738:	2200      	movs	r2, #0
 800273a:	4b08      	ldr	r3, [pc, #32]	@ (800275c <convert_temperature+0x58>)
 800273c:	f7fe fe5c 	bl	80013f8 <__aeabi_dmul>
 8002740:	0002      	movs	r2, r0
 8002742:	000b      	movs	r3, r1
 8002744:	0010      	movs	r0, r2
 8002746:	0019      	movs	r1, r3
 8002748:	f7ff fdb2 	bl	80022b0 <__aeabi_d2f>
 800274c:	1c03      	adds	r3, r0, #0
 800274e:	60bb      	str	r3, [r7, #8]

	return result_temp;
 8002750:	68bb      	ldr	r3, [r7, #8]
}
 8002752:	1c18      	adds	r0, r3, #0
 8002754:	46bd      	mov	sp, r7
 8002756:	b004      	add	sp, #16
 8002758:	bd80      	pop	{r7, pc}
 800275a:	46c0      	nop			@ (mov r8, r8)
 800275c:	3fb00000 	.word	0x3fb00000

08002760 <DS18B20_Get_temperature>:
/*
 * @brief	Get the temperature value
 * @retval	float with the temperature value
 */
float DS18B20_Get_temperature( void )
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	Presence = DS18B20_Start();
 8002764:	f7ff fece 	bl	8002504 <DS18B20_Start>
 8002768:	0003      	movs	r3, r0
 800276a:	001a      	movs	r2, r3
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <DS18B20_Get_temperature+0x84>)
 800276e:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8002770:	2001      	movs	r0, #1
 8002772:	f000 fdaf 	bl	80032d4 <HAL_Delay>
	DS18B20_Write(SKIP_ROM);
 8002776:	20cc      	movs	r0, #204	@ 0xcc
 8002778:	f7ff ff0a 	bl	8002590 <DS18B20_Write>
	DS18B20_Write(CONVERT_T);
 800277c:	2044      	movs	r0, #68	@ 0x44
 800277e:	f7ff ff07 	bl	8002590 <DS18B20_Write>
	HAL_Delay(800);
 8002782:	23c8      	movs	r3, #200	@ 0xc8
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	0018      	movs	r0, r3
 8002788:	f000 fda4 	bl	80032d4 <HAL_Delay>

	Presence = DS18B20_Start();
 800278c:	f7ff feba 	bl	8002504 <DS18B20_Start>
 8002790:	0003      	movs	r3, r0
 8002792:	001a      	movs	r2, r3
 8002794:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <DS18B20_Get_temperature+0x84>)
 8002796:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8002798:	2001      	movs	r0, #1
 800279a:	f000 fd9b 	bl	80032d4 <HAL_Delay>
	DS18B20_Write(SKIP_ROM);
 800279e:	20cc      	movs	r0, #204	@ 0xcc
 80027a0:	f7ff fef6 	bl	8002590 <DS18B20_Write>
	DS18B20_Write(READ_SCRATCHPAD);
 80027a4:	20be      	movs	r0, #190	@ 0xbe
 80027a6:	f7ff fef3 	bl	8002590 <DS18B20_Write>

	Temp_byte1 = DS18B20_Read();
 80027aa:	f7ff ff53 	bl	8002654 <DS18B20_Read>
 80027ae:	0003      	movs	r3, r0
 80027b0:	001a      	movs	r2, r3
 80027b2:	4b0d      	ldr	r3, [pc, #52]	@ (80027e8 <DS18B20_Get_temperature+0x88>)
 80027b4:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DS18B20_Read();
 80027b6:	f7ff ff4d 	bl	8002654 <DS18B20_Read>
 80027ba:	0003      	movs	r3, r0
 80027bc:	001a      	movs	r2, r3
 80027be:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <DS18B20_Get_temperature+0x8c>)
 80027c0:	701a      	strb	r2, [r3, #0]

	//HAL_UART_Transmit(&huart1, (const uint8_t *)&read, 6, 1000);
	//size_to_send = sprintf( (char *)&transmit_text, "presence %d el primer %d y el segundo %d \r\n", Presence, Temp_byte1, Temp_byte2);
	//HAL_UART_Transmit(&huart1, (const uint8_t *)&transmit_text, size_to_send, 1000);
	temp_dec = convert_temperature(Temp_byte1, Temp_byte2);
 80027c2:	4b09      	ldr	r3, [pc, #36]	@ (80027e8 <DS18B20_Get_temperature+0x88>)
 80027c4:	781a      	ldrb	r2, [r3, #0]
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <DS18B20_Get_temperature+0x8c>)
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	0019      	movs	r1, r3
 80027cc:	0010      	movs	r0, r2
 80027ce:	f7ff ff99 	bl	8002704 <convert_temperature>
 80027d2:	1c02      	adds	r2, r0, #0
 80027d4:	4b06      	ldr	r3, [pc, #24]	@ (80027f0 <DS18B20_Get_temperature+0x90>)
 80027d6:	601a      	str	r2, [r3, #0]

	return temp_dec;
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <DS18B20_Get_temperature+0x90>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	1c18      	adds	r0, r3, #0
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	46c0      	nop			@ (mov r8, r8)
 80027e4:	2000023e 	.word	0x2000023e
 80027e8:	2000023f 	.word	0x2000023f
 80027ec:	20000240 	.word	0x20000240
 80027f0:	20000244 	.word	0x20000244

080027f4 <RGB_Init>:
 * @brief	Set the ports and pins where the LEDs are connected
 * @param	Structure that contain the pins and ports of the LEDS
 * @retval 	None
 */
void RGB_Init(RGB_LEDS_struct_t parameters)
{
 80027f4:	b084      	sub	sp, #16
 80027f6:	b5b0      	push	{r4, r5, r7, lr}
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	250c      	movs	r5, #12
 80027fc:	1d2c      	adds	r4, r5, #4
 80027fe:	19e4      	adds	r4, r4, r7
 8002800:	6020      	str	r0, [r4, #0]
 8002802:	6061      	str	r1, [r4, #4]
 8002804:	60a2      	str	r2, [r4, #8]
 8002806:	60e3      	str	r3, [r4, #12]
	parameters_LEDS = parameters;
 8002808:	4b08      	ldr	r3, [pc, #32]	@ (800282c <RGB_Init+0x38>)
 800280a:	1d2a      	adds	r2, r5, #4
 800280c:	19d2      	adds	r2, r2, r7
 800280e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002810:	c313      	stmia	r3!, {r0, r1, r4}
 8002812:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002814:	c313      	stmia	r3!, {r0, r1, r4}
 8002816:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002818:	c313      	stmia	r3!, {r0, r1, r4}
 800281a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800281c:	c313      	stmia	r3!, {r0, r1, r4}
}
 800281e:	46c0      	nop			@ (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	bcb0      	pop	{r4, r5, r7}
 8002824:	bc08      	pop	{r3}
 8002826:	b004      	add	sp, #16
 8002828:	4718      	bx	r3
 800282a:	46c0      	nop			@ (mov r8, r8)
 800282c:	20000248 	.word	0x20000248

08002830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002830:	b5b0      	push	{r4, r5, r7, lr}
 8002832:	b092      	sub	sp, #72	@ 0x48
 8002834:	af10      	add	r7, sp, #64	@ 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002836:	f000 fce9 	bl	800320c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800283a:	f000 f889 	bl	8002950 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800283e:	f000 fa0f 	bl	8002c60 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002842:	f000 f949 	bl	8002ad8 <MX_SPI1_Init>
  MX_TIM3_Init();
 8002846:	f000 f985 	bl	8002b54 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800284a:	f000 f9d9 	bl	8002c00 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800284e:	f000 f8e7 	bl	8002a20 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8002852:	4b38      	ldr	r3, [pc, #224]	@ (8002934 <main+0x104>)
 8002854:	0018      	movs	r0, r3
 8002856:	f002 f879 	bl	800494c <HAL_TIM_Base_Start_IT>
  DS18B20_Init(htim3, DS18B20_GPIO_Port, DS18B20_Pin);
 800285a:	4c36      	ldr	r4, [pc, #216]	@ (8002934 <main+0x104>)
 800285c:	2304      	movs	r3, #4
 800285e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8002860:	2390      	movs	r3, #144	@ 0x90
 8002862:	05db      	lsls	r3, r3, #23
 8002864:	930e      	str	r3, [sp, #56]	@ 0x38
 8002866:	466b      	mov	r3, sp
 8002868:	0018      	movs	r0, r3
 800286a:	0023      	movs	r3, r4
 800286c:	3310      	adds	r3, #16
 800286e:	2238      	movs	r2, #56	@ 0x38
 8002870:	0019      	movs	r1, r3
 8002872:	f003 fd89 	bl	8006388 <memcpy>
 8002876:	6820      	ldr	r0, [r4, #0]
 8002878:	6861      	ldr	r1, [r4, #4]
 800287a:	68a2      	ldr	r2, [r4, #8]
 800287c:	68e3      	ldr	r3, [r4, #12]
 800287e:	f7ff fdb9 	bl	80023f4 <DS18B20_Init>

  parameter_RGB_leds.RED_Speed_Port = R_SPEED_LED_GPIO_Port;
 8002882:	4b2d      	ldr	r3, [pc, #180]	@ (8002938 <main+0x108>)
 8002884:	4a2d      	ldr	r2, [pc, #180]	@ (800293c <main+0x10c>)
 8002886:	601a      	str	r2, [r3, #0]
  parameter_RGB_leds.RED_Speed_Pin = R_SPEED_LED_Pin;
 8002888:	4b2b      	ldr	r3, [pc, #172]	@ (8002938 <main+0x108>)
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	0112      	lsls	r2, r2, #4
 800288e:	809a      	strh	r2, [r3, #4]
  parameter_RGB_leds.GREEN_Speed_Port = G_SPEED_LED_GPIO_Port;
 8002890:	4b29      	ldr	r3, [pc, #164]	@ (8002938 <main+0x108>)
 8002892:	4a2a      	ldr	r2, [pc, #168]	@ (800293c <main+0x10c>)
 8002894:	609a      	str	r2, [r3, #8]
  parameter_RGB_leds.GREEN_Speed_Pin = G_SPEED_LED_Pin;
 8002896:	4b28      	ldr	r3, [pc, #160]	@ (8002938 <main+0x108>)
 8002898:	2280      	movs	r2, #128	@ 0x80
 800289a:	00d2      	lsls	r2, r2, #3
 800289c:	819a      	strh	r2, [r3, #12]
  parameter_RGB_leds.BLUE_Speed_Port = B_SPEED_LED_GPIO_Port;
 800289e:	4b26      	ldr	r3, [pc, #152]	@ (8002938 <main+0x108>)
 80028a0:	4a26      	ldr	r2, [pc, #152]	@ (800293c <main+0x10c>)
 80028a2:	611a      	str	r2, [r3, #16]
  parameter_RGB_leds.BLUE_Speed_Pin = B_SPEED_LED_Pin;
 80028a4:	4b24      	ldr	r3, [pc, #144]	@ (8002938 <main+0x108>)
 80028a6:	2204      	movs	r2, #4
 80028a8:	829a      	strh	r2, [r3, #20]

  parameter_RGB_leds.RED_Temperature_Port = R_TEMP_LED_GPIO_Port;
 80028aa:	4b23      	ldr	r3, [pc, #140]	@ (8002938 <main+0x108>)
 80028ac:	4a23      	ldr	r2, [pc, #140]	@ (800293c <main+0x10c>)
 80028ae:	619a      	str	r2, [r3, #24]
  parameter_RGB_leds.RED_Temperature_Pin = R_TEMP_LED_Pin;
 80028b0:	4b21      	ldr	r3, [pc, #132]	@ (8002938 <main+0x108>)
 80028b2:	2202      	movs	r2, #2
 80028b4:	839a      	strh	r2, [r3, #28]
  parameter_RGB_leds.GREEN_Temperature_Port = G_TEMP_LED_GPIO_Port;
 80028b6:	4b20      	ldr	r3, [pc, #128]	@ (8002938 <main+0x108>)
 80028b8:	4a20      	ldr	r2, [pc, #128]	@ (800293c <main+0x10c>)
 80028ba:	621a      	str	r2, [r3, #32]
  parameter_RGB_leds.GREEN_Temperature_Pin = G_TEMP_LED_Pin;
 80028bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002938 <main+0x108>)
 80028be:	2201      	movs	r2, #1
 80028c0:	849a      	strh	r2, [r3, #36]	@ 0x24
  parameter_RGB_leds.BLUE_Temperature_Port = B_TEMP_LED_GPIO_Port;
 80028c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002938 <main+0x108>)
 80028c4:	2290      	movs	r2, #144	@ 0x90
 80028c6:	05d2      	lsls	r2, r2, #23
 80028c8:	629a      	str	r2, [r3, #40]	@ 0x28
  parameter_RGB_leds.BLUE_Temperature_Pin = B_TEMP_LED_Pin;
 80028ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002938 <main+0x108>)
 80028cc:	2280      	movs	r2, #128	@ 0x80
 80028ce:	859a      	strh	r2, [r3, #44]	@ 0x2c

  RGB_Init(parameter_RGB_leds);
 80028d0:	4b19      	ldr	r3, [pc, #100]	@ (8002938 <main+0x108>)
 80028d2:	466a      	mov	r2, sp
 80028d4:	0011      	movs	r1, r2
 80028d6:	001a      	movs	r2, r3
 80028d8:	3210      	adds	r2, #16
 80028da:	ca31      	ldmia	r2!, {r0, r4, r5}
 80028dc:	c131      	stmia	r1!, {r0, r4, r5}
 80028de:	ca31      	ldmia	r2!, {r0, r4, r5}
 80028e0:	c131      	stmia	r1!, {r0, r4, r5}
 80028e2:	ca11      	ldmia	r2!, {r0, r4}
 80028e4:	c111      	stmia	r1!, {r0, r4}
 80028e6:	6818      	ldr	r0, [r3, #0]
 80028e8:	6859      	ldr	r1, [r3, #4]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	f7ff ff81 	bl	80027f4 <RGB_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  float temperature = DS18B20_Get_temperature();
 80028f2:	f7ff ff35 	bl	8002760 <DS18B20_Get_temperature>
 80028f6:	1c03      	adds	r3, r0, #0
 80028f8:	607b      	str	r3, [r7, #4]
	  size_to_send = sprintf((char *)&transmit_text, "Temperature = %0.2f C \r\n\n", temperature);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff fc90 	bl	8002220 <__aeabi_f2d>
 8002900:	0002      	movs	r2, r0
 8002902:	000b      	movs	r3, r1
 8002904:	490e      	ldr	r1, [pc, #56]	@ (8002940 <main+0x110>)
 8002906:	480f      	ldr	r0, [pc, #60]	@ (8002944 <main+0x114>)
 8002908:	f003 fc40 	bl	800618c <siprintf>
 800290c:	0003      	movs	r3, r0
 800290e:	b2da      	uxtb	r2, r3
 8002910:	4b0d      	ldr	r3, [pc, #52]	@ (8002948 <main+0x118>)
 8002912:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart1, (const uint8_t *)&transmit_text, size_to_send, 500);
 8002914:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <main+0x118>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	001a      	movs	r2, r3
 800291a:	23fa      	movs	r3, #250	@ 0xfa
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	4909      	ldr	r1, [pc, #36]	@ (8002944 <main+0x114>)
 8002920:	480a      	ldr	r0, [pc, #40]	@ (800294c <main+0x11c>)
 8002922:	f002 fafd 	bl	8004f20 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8002926:	23fa      	movs	r3, #250	@ 0xfa
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	0018      	movs	r0, r3
 800292c:	f000 fcd2 	bl	80032d4 <HAL_Delay>
  {
 8002930:	46c0      	nop			@ (mov r8, r8)
 8002932:	e7de      	b.n	80028f2 <main+0xc2>
 8002934:	2000031c 	.word	0x2000031c
 8002938:	20000470 	.word	0x20000470
 800293c:	48000400 	.word	0x48000400
 8002940:	08008560 	.word	0x08008560
 8002944:	200003ec 	.word	0x200003ec
 8002948:	2000046c 	.word	0x2000046c
 800294c:	20000364 	.word	0x20000364

08002950 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b095      	sub	sp, #84	@ 0x54
 8002954:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002956:	2420      	movs	r4, #32
 8002958:	193b      	adds	r3, r7, r4
 800295a:	0018      	movs	r0, r3
 800295c:	2330      	movs	r3, #48	@ 0x30
 800295e:	001a      	movs	r2, r3
 8002960:	2100      	movs	r1, #0
 8002962:	f003 fc7f 	bl	8006264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002966:	2310      	movs	r3, #16
 8002968:	18fb      	adds	r3, r7, r3
 800296a:	0018      	movs	r0, r3
 800296c:	2310      	movs	r3, #16
 800296e:	001a      	movs	r2, r3
 8002970:	2100      	movs	r1, #0
 8002972:	f003 fc77 	bl	8006264 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002976:	003b      	movs	r3, r7
 8002978:	0018      	movs	r0, r3
 800297a:	2310      	movs	r3, #16
 800297c:	001a      	movs	r2, r3
 800297e:	2100      	movs	r1, #0
 8002980:	f003 fc70 	bl	8006264 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002984:	0021      	movs	r1, r4
 8002986:	187b      	adds	r3, r7, r1
 8002988:	2212      	movs	r2, #18
 800298a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800298c:	187b      	adds	r3, r7, r1
 800298e:	2201      	movs	r2, #1
 8002990:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2201      	movs	r2, #1
 8002996:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002998:	187b      	adds	r3, r7, r1
 800299a:	2210      	movs	r2, #16
 800299c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800299e:	187b      	adds	r3, r7, r1
 80029a0:	2210      	movs	r2, #16
 80029a2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029a4:	187b      	adds	r3, r7, r1
 80029a6:	2202      	movs	r2, #2
 80029a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	2200      	movs	r2, #0
 80029ae:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80029b0:	187b      	adds	r3, r7, r1
 80029b2:	22a0      	movs	r2, #160	@ 0xa0
 80029b4:	0392      	lsls	r2, r2, #14
 80029b6:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80029b8:	187b      	adds	r3, r7, r1
 80029ba:	2200      	movs	r2, #0
 80029bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029be:	187b      	adds	r3, r7, r1
 80029c0:	0018      	movs	r0, r3
 80029c2:	f001 f98f 	bl	8003ce4 <HAL_RCC_OscConfig>
 80029c6:	1e03      	subs	r3, r0, #0
 80029c8:	d001      	beq.n	80029ce <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80029ca:	f000 f9d9 	bl	8002d80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ce:	2110      	movs	r1, #16
 80029d0:	187b      	adds	r3, r7, r1
 80029d2:	2207      	movs	r2, #7
 80029d4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029d6:	187b      	adds	r3, r7, r1
 80029d8:	2202      	movs	r2, #2
 80029da:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029dc:	187b      	adds	r3, r7, r1
 80029de:	2200      	movs	r2, #0
 80029e0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029e2:	187b      	adds	r3, r7, r1
 80029e4:	2200      	movs	r2, #0
 80029e6:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029e8:	187b      	adds	r3, r7, r1
 80029ea:	2101      	movs	r1, #1
 80029ec:	0018      	movs	r0, r3
 80029ee:	f001 fc93 	bl	8004318 <HAL_RCC_ClockConfig>
 80029f2:	1e03      	subs	r3, r0, #0
 80029f4:	d001      	beq.n	80029fa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80029f6:	f000 f9c3 	bl	8002d80 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029fa:	003b      	movs	r3, r7
 80029fc:	2201      	movs	r2, #1
 80029fe:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002a00:	003b      	movs	r3, r7
 8002a02:	2200      	movs	r2, #0
 8002a04:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a06:	003b      	movs	r3, r7
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f001 fdc9 	bl	80045a0 <HAL_RCCEx_PeriphCLKConfig>
 8002a0e:	1e03      	subs	r3, r0, #0
 8002a10:	d001      	beq.n	8002a16 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002a12:	f000 f9b5 	bl	8002d80 <Error_Handler>
  }
}
 8002a16:	46c0      	nop			@ (mov r8, r8)
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	b015      	add	sp, #84	@ 0x54
 8002a1c:	bd90      	pop	{r4, r7, pc}
	...

08002a20 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002a26:	1d3b      	adds	r3, r7, #4
 8002a28:	0018      	movs	r0, r3
 8002a2a:	230c      	movs	r3, #12
 8002a2c:	001a      	movs	r2, r3
 8002a2e:	2100      	movs	r1, #0
 8002a30:	f003 fc18 	bl	8006264 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002a34:	4b26      	ldr	r3, [pc, #152]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a36:	4a27      	ldr	r2, [pc, #156]	@ (8002ad4 <MX_ADC_Init+0xb4>)
 8002a38:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002a3a:	4b25      	ldr	r3, [pc, #148]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002a40:	4b23      	ldr	r3, [pc, #140]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a46:	4b22      	ldr	r3, [pc, #136]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002a4c:	4b20      	ldr	r3, [pc, #128]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a4e:	2201      	movs	r2, #1
 8002a50:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a52:	4b1f      	ldr	r3, [pc, #124]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a54:	2204      	movs	r2, #4
 8002a56:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002a58:	4b1d      	ldr	r3, [pc, #116]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002a64:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002a6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002a70:	4b17      	ldr	r3, [pc, #92]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a72:	22c2      	movs	r2, #194	@ 0xc2
 8002a74:	32ff      	adds	r2, #255	@ 0xff
 8002a76:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a78:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002a7e:	4b14      	ldr	r3, [pc, #80]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a80:	2224      	movs	r2, #36	@ 0x24
 8002a82:	2100      	movs	r1, #0
 8002a84:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a88:	2201      	movs	r2, #1
 8002a8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002a8c:	4b10      	ldr	r3, [pc, #64]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002a8e:	0018      	movs	r0, r3
 8002a90:	f000 fc44 	bl	800331c <HAL_ADC_Init>
 8002a94:	1e03      	subs	r3, r0, #0
 8002a96:	d001      	beq.n	8002a9c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002a98:	f000 f972 	bl	8002d80 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002a9c:	1d3b      	adds	r3, r7, #4
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	2280      	movs	r2, #128	@ 0x80
 8002aa6:	0152      	lsls	r2, r2, #5
 8002aa8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002aaa:	1d3b      	adds	r3, r7, #4
 8002aac:	2280      	movs	r2, #128	@ 0x80
 8002aae:	0552      	lsls	r2, r2, #21
 8002ab0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002ab2:	1d3a      	adds	r2, r7, #4
 8002ab4:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <MX_ADC_Init+0xb0>)
 8002ab6:	0011      	movs	r1, r2
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f000 fd6f 	bl	800359c <HAL_ADC_ConfigChannel>
 8002abe:	1e03      	subs	r3, r0, #0
 8002ac0:	d001      	beq.n	8002ac6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8002ac2:	f000 f95d 	bl	8002d80 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002ac6:	46c0      	nop			@ (mov r8, r8)
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	b004      	add	sp, #16
 8002acc:	bd80      	pop	{r7, pc}
 8002ace:	46c0      	nop			@ (mov r8, r8)
 8002ad0:	20000278 	.word	0x20000278
 8002ad4:	40012400 	.word	0x40012400

08002ad8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002ade:	4a1c      	ldr	r2, [pc, #112]	@ (8002b50 <MX_SPI1_Init+0x78>)
 8002ae0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002ae4:	2282      	movs	r2, #130	@ 0x82
 8002ae6:	0052      	lsls	r2, r2, #1
 8002ae8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002aea:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002af0:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002af2:	22e0      	movs	r2, #224	@ 0xe0
 8002af4:	00d2      	lsls	r2, r2, #3
 8002af6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002af8:	4b14      	ldr	r3, [pc, #80]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002afe:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b04:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b06:	2280      	movs	r2, #128	@ 0x80
 8002b08:	0092      	lsls	r2, r2, #2
 8002b0a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b0e:	2220      	movs	r2, #32
 8002b10:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b12:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b24:	4b09      	ldr	r3, [pc, #36]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b26:	2207      	movs	r2, #7
 8002b28:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b2a:	4b08      	ldr	r3, [pc, #32]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b30:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b32:	2208      	movs	r2, #8
 8002b34:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b36:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <MX_SPI1_Init+0x74>)
 8002b38:	0018      	movs	r0, r3
 8002b3a:	f001 fdff 	bl	800473c <HAL_SPI_Init>
 8002b3e:	1e03      	subs	r3, r0, #0
 8002b40:	d001      	beq.n	8002b46 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b42:	f000 f91d 	bl	8002d80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b46:	46c0      	nop			@ (mov r8, r8)
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	200002b8 	.word	0x200002b8
 8002b50:	40013000 	.word	0x40013000

08002b54 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b5a:	2308      	movs	r3, #8
 8002b5c:	18fb      	adds	r3, r7, r3
 8002b5e:	0018      	movs	r0, r3
 8002b60:	2310      	movs	r3, #16
 8002b62:	001a      	movs	r2, r3
 8002b64:	2100      	movs	r1, #0
 8002b66:	f003 fb7d 	bl	8006264 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b6a:	003b      	movs	r3, r7
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	2308      	movs	r3, #8
 8002b70:	001a      	movs	r2, r3
 8002b72:	2100      	movs	r1, #0
 8002b74:	f003 fb76 	bl	8006264 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b78:	4b1e      	ldr	r3, [pc, #120]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b7a:	4a1f      	ldr	r2, [pc, #124]	@ (8002bf8 <MX_TIM3_Init+0xa4>)
 8002b7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 8002b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b80:	222f      	movs	r2, #47	@ 0x2f
 8002b82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b84:	4b1b      	ldr	r3, [pc, #108]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF-1;
 8002b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002bfc <MX_TIM3_Init+0xa8>)
 8002b8e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b90:	4b18      	ldr	r3, [pc, #96]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b96:	4b17      	ldr	r3, [pc, #92]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b9c:	4b15      	ldr	r3, [pc, #84]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	f001 fe84 	bl	80048ac <HAL_TIM_Base_Init>
 8002ba4:	1e03      	subs	r3, r0, #0
 8002ba6:	d001      	beq.n	8002bac <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002ba8:	f000 f8ea 	bl	8002d80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bac:	2108      	movs	r1, #8
 8002bae:	187b      	adds	r3, r7, r1
 8002bb0:	2280      	movs	r2, #128	@ 0x80
 8002bb2:	0152      	lsls	r2, r2, #5
 8002bb4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002bb6:	187a      	adds	r2, r7, r1
 8002bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002bba:	0011      	movs	r1, r2
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f001 ff11 	bl	80049e4 <HAL_TIM_ConfigClockSource>
 8002bc2:	1e03      	subs	r3, r0, #0
 8002bc4:	d001      	beq.n	8002bca <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002bc6:	f000 f8db 	bl	8002d80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bca:	003b      	movs	r3, r7
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bd0:	003b      	movs	r3, r7
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bd6:	003a      	movs	r2, r7
 8002bd8:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <MX_TIM3_Init+0xa0>)
 8002bda:	0011      	movs	r1, r2
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f002 f8f3 	bl	8004dc8 <HAL_TIMEx_MasterConfigSynchronization>
 8002be2:	1e03      	subs	r3, r0, #0
 8002be4:	d001      	beq.n	8002bea <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002be6:	f000 f8cb 	bl	8002d80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002bea:	46c0      	nop			@ (mov r8, r8)
 8002bec:	46bd      	mov	sp, r7
 8002bee:	b006      	add	sp, #24
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	46c0      	nop			@ (mov r8, r8)
 8002bf4:	2000031c 	.word	0x2000031c
 8002bf8:	40000400 	.word	0x40000400
 8002bfc:	0000fffe 	.word	0x0000fffe

08002c00 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c04:	4b14      	ldr	r3, [pc, #80]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c06:	4a15      	ldr	r2, [pc, #84]	@ (8002c5c <MX_USART1_UART_Init+0x5c>)
 8002c08:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c0a:	4b13      	ldr	r3, [pc, #76]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c0c:	22e1      	movs	r2, #225	@ 0xe1
 8002c0e:	0252      	lsls	r2, r2, #9
 8002c10:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c12:	4b11      	ldr	r3, [pc, #68]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c18:	4b0f      	ldr	r3, [pc, #60]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c24:	4b0c      	ldr	r3, [pc, #48]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c26:	220c      	movs	r2, #12
 8002c28:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c30:	4b09      	ldr	r3, [pc, #36]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c36:	4b08      	ldr	r3, [pc, #32]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c3c:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c42:	4b05      	ldr	r3, [pc, #20]	@ (8002c58 <MX_USART1_UART_Init+0x58>)
 8002c44:	0018      	movs	r0, r3
 8002c46:	f002 f917 	bl	8004e78 <HAL_UART_Init>
 8002c4a:	1e03      	subs	r3, r0, #0
 8002c4c:	d001      	beq.n	8002c52 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002c4e:	f000 f897 	bl	8002d80 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}
 8002c58:	20000364 	.word	0x20000364
 8002c5c:	40013800 	.word	0x40013800

08002c60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c60:	b590      	push	{r4, r7, lr}
 8002c62:	b089      	sub	sp, #36	@ 0x24
 8002c64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c66:	240c      	movs	r4, #12
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	2314      	movs	r3, #20
 8002c6e:	001a      	movs	r2, r3
 8002c70:	2100      	movs	r1, #0
 8002c72:	f003 faf7 	bl	8006264 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c76:	4b3e      	ldr	r3, [pc, #248]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002c7c:	2180      	movs	r1, #128	@ 0x80
 8002c7e:	0289      	lsls	r1, r1, #10
 8002c80:	430a      	orrs	r2, r1
 8002c82:	615a      	str	r2, [r3, #20]
 8002c84:	4b3a      	ldr	r3, [pc, #232]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002c86:	695a      	ldr	r2, [r3, #20]
 8002c88:	2380      	movs	r3, #128	@ 0x80
 8002c8a:	029b      	lsls	r3, r3, #10
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c92:	4b37      	ldr	r3, [pc, #220]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	4b36      	ldr	r3, [pc, #216]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002c98:	2180      	movs	r1, #128	@ 0x80
 8002c9a:	02c9      	lsls	r1, r1, #11
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	615a      	str	r2, [r3, #20]
 8002ca0:	4b33      	ldr	r3, [pc, #204]	@ (8002d70 <MX_GPIO_Init+0x110>)
 8002ca2:	695a      	ldr	r2, [r3, #20]
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	02db      	lsls	r3, r3, #11
 8002ca8:	4013      	ands	r3, r2
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DS18B20_Pin|B_TEMP_LED_Pin|SETTING_LED_Pin|LOAD_Pin
 8002cae:	4931      	ldr	r1, [pc, #196]	@ (8002d74 <MX_GPIO_Init+0x114>)
 8002cb0:	2390      	movs	r3, #144	@ 0x90
 8002cb2:	05db      	lsls	r3, r3, #23
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	f000 ffd1 	bl	8003c5e <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_TEMP_LED_Pin|R_TEMP_LED_Pin|B_SPEED_LED_Pin|G_SPEED_LED_Pin
 8002cbc:	492e      	ldr	r1, [pc, #184]	@ (8002d78 <MX_GPIO_Init+0x118>)
 8002cbe:	4b2f      	ldr	r3, [pc, #188]	@ (8002d7c <MX_GPIO_Init+0x11c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f000 ffcb 	bl	8003c5e <HAL_GPIO_WritePin>
                          |R_SPEED_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DS18B20_Pin B_TEMP_LED_Pin SETTING_LED_Pin LOAD_Pin
                           FLASH_CS_Pin */
  GPIO_InitStruct.Pin = DS18B20_Pin|B_TEMP_LED_Pin|SETTING_LED_Pin|LOAD_Pin
 8002cc8:	193b      	adds	r3, r7, r4
 8002cca:	4a2a      	ldr	r2, [pc, #168]	@ (8002d74 <MX_GPIO_Init+0x114>)
 8002ccc:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cce:	193b      	adds	r3, r7, r4
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd4:	193b      	adds	r3, r7, r4
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cda:	193b      	adds	r3, r7, r4
 8002cdc:	2200      	movs	r2, #0
 8002cde:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ce0:	193a      	adds	r2, r7, r4
 8002ce2:	2390      	movs	r3, #144	@ 0x90
 8002ce4:	05db      	lsls	r3, r3, #23
 8002ce6:	0011      	movs	r1, r2
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f000 fe2b 	bl	8003944 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPEED_SENSOR_DIGITAL_Pin */
  GPIO_InitStruct.Pin = SPEED_SENSOR_DIGITAL_Pin;
 8002cee:	193b      	adds	r3, r7, r4
 8002cf0:	2210      	movs	r2, #16
 8002cf2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	193b      	adds	r3, r7, r4
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SPEED_SENSOR_DIGITAL_GPIO_Port, &GPIO_InitStruct);
 8002d00:	193a      	adds	r2, r7, r4
 8002d02:	2390      	movs	r3, #144	@ 0x90
 8002d04:	05db      	lsls	r3, r3, #23
 8002d06:	0011      	movs	r1, r2
 8002d08:	0018      	movs	r0, r3
 8002d0a:	f000 fe1b 	bl	8003944 <HAL_GPIO_Init>

  /*Configure GPIO pins : G_TEMP_LED_Pin R_TEMP_LED_Pin B_SPEED_LED_Pin G_SPEED_LED_Pin
                           R_SPEED_LED_Pin */
  GPIO_InitStruct.Pin = G_TEMP_LED_Pin|R_TEMP_LED_Pin|B_SPEED_LED_Pin|G_SPEED_LED_Pin
 8002d0e:	193b      	adds	r3, r7, r4
 8002d10:	4a19      	ldr	r2, [pc, #100]	@ (8002d78 <MX_GPIO_Init+0x118>)
 8002d12:	601a      	str	r2, [r3, #0]
                          |R_SPEED_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d14:	193b      	adds	r3, r7, r4
 8002d16:	2201      	movs	r2, #1
 8002d18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	193b      	adds	r3, r7, r4
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d20:	193b      	adds	r3, r7, r4
 8002d22:	2200      	movs	r2, #0
 8002d24:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d26:	193b      	adds	r3, r7, r4
 8002d28:	4a14      	ldr	r2, [pc, #80]	@ (8002d7c <MX_GPIO_Init+0x11c>)
 8002d2a:	0019      	movs	r1, r3
 8002d2c:	0010      	movs	r0, r2
 8002d2e:	f000 fe09 	bl	8003944 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOWN_BUTTON_Pin MODE_BUTTON_Pin UP_BUTTON_Pin */
  GPIO_InitStruct.Pin = DOWN_BUTTON_Pin|MODE_BUTTON_Pin|UP_BUTTON_Pin;
 8002d32:	0021      	movs	r1, r4
 8002d34:	187b      	adds	r3, r7, r1
 8002d36:	22e0      	movs	r2, #224	@ 0xe0
 8002d38:	01d2      	lsls	r2, r2, #7
 8002d3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d3c:	187b      	adds	r3, r7, r1
 8002d3e:	2288      	movs	r2, #136	@ 0x88
 8002d40:	0352      	lsls	r2, r2, #13
 8002d42:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d44:	187b      	adds	r3, r7, r1
 8002d46:	2200      	movs	r2, #0
 8002d48:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8002d7c <MX_GPIO_Init+0x11c>)
 8002d4e:	0019      	movs	r1, r3
 8002d50:	0010      	movs	r0, r2
 8002d52:	f000 fdf7 	bl	8003944 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2100      	movs	r1, #0
 8002d5a:	2007      	movs	r0, #7
 8002d5c:	f000 fdc0 	bl	80038e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002d60:	2007      	movs	r0, #7
 8002d62:	f000 fdd2 	bl	800390a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	b009      	add	sp, #36	@ 0x24
 8002d6c:	bd90      	pop	{r4, r7, pc}
 8002d6e:	46c0      	nop			@ (mov r8, r8)
 8002d70:	40021000 	.word	0x40021000
 8002d74:	00009184 	.word	0x00009184
 8002d78:	00000c07 	.word	0x00000c07
 8002d7c:	48000400 	.word	0x48000400

08002d80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d84:	b672      	cpsid	i
}
 8002d86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	e7fd      	b.n	8002d88 <Error_Handler+0x8>

08002d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b082      	sub	sp, #8
 8002d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d92:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	4b0e      	ldr	r3, [pc, #56]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002d98:	2101      	movs	r1, #1
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	619a      	str	r2, [r3, #24]
 8002d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	2201      	movs	r2, #1
 8002da4:	4013      	ands	r3, r2
 8002da6:	607b      	str	r3, [r7, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002daa:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002dac:	69da      	ldr	r2, [r3, #28]
 8002dae:	4b08      	ldr	r3, [pc, #32]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002db0:	2180      	movs	r1, #128	@ 0x80
 8002db2:	0549      	lsls	r1, r1, #21
 8002db4:	430a      	orrs	r2, r1
 8002db6:	61da      	str	r2, [r3, #28]
 8002db8:	4b05      	ldr	r3, [pc, #20]	@ (8002dd0 <HAL_MspInit+0x44>)
 8002dba:	69da      	ldr	r2, [r3, #28]
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	055b      	lsls	r3, r3, #21
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	b002      	add	sp, #8
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	46c0      	nop			@ (mov r8, r8)
 8002dd0:	40021000 	.word	0x40021000

08002dd4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dd4:	b590      	push	{r4, r7, lr}
 8002dd6:	b08b      	sub	sp, #44	@ 0x2c
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ddc:	2414      	movs	r4, #20
 8002dde:	193b      	adds	r3, r7, r4
 8002de0:	0018      	movs	r0, r3
 8002de2:	2314      	movs	r3, #20
 8002de4:	001a      	movs	r2, r3
 8002de6:	2100      	movs	r1, #0
 8002de8:	f003 fa3c 	bl	8006264 <memset>
  if(hadc->Instance==ADC1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a19      	ldr	r2, [pc, #100]	@ (8002e58 <HAL_ADC_MspInit+0x84>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d12b      	bne.n	8002e4e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002df6:	4b19      	ldr	r3, [pc, #100]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002df8:	699a      	ldr	r2, [r3, #24]
 8002dfa:	4b18      	ldr	r3, [pc, #96]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002dfc:	2180      	movs	r1, #128	@ 0x80
 8002dfe:	0089      	lsls	r1, r1, #2
 8002e00:	430a      	orrs	r2, r1
 8002e02:	619a      	str	r2, [r3, #24]
 8002e04:	4b15      	ldr	r3, [pc, #84]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002e06:	699a      	ldr	r2, [r3, #24]
 8002e08:	2380      	movs	r3, #128	@ 0x80
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e12:	4b12      	ldr	r3, [pc, #72]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002e14:	695a      	ldr	r2, [r3, #20]
 8002e16:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002e18:	2180      	movs	r1, #128	@ 0x80
 8002e1a:	0289      	lsls	r1, r1, #10
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	615a      	str	r2, [r3, #20]
 8002e20:	4b0e      	ldr	r3, [pc, #56]	@ (8002e5c <HAL_ADC_MspInit+0x88>)
 8002e22:	695a      	ldr	r2, [r3, #20]
 8002e24:	2380      	movs	r3, #128	@ 0x80
 8002e26:	029b      	lsls	r3, r3, #10
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = SPEED_SENSOR_ANALOG_Pin;
 8002e2e:	193b      	adds	r3, r7, r4
 8002e30:	2208      	movs	r2, #8
 8002e32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e34:	193b      	adds	r3, r7, r4
 8002e36:	2203      	movs	r2, #3
 8002e38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	193b      	adds	r3, r7, r4
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(SPEED_SENSOR_ANALOG_GPIO_Port, &GPIO_InitStruct);
 8002e40:	193a      	adds	r2, r7, r4
 8002e42:	2390      	movs	r3, #144	@ 0x90
 8002e44:	05db      	lsls	r3, r3, #23
 8002e46:	0011      	movs	r1, r2
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f000 fd7b 	bl	8003944 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e4e:	46c0      	nop			@ (mov r8, r8)
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b00b      	add	sp, #44	@ 0x2c
 8002e54:	bd90      	pop	{r4, r7, pc}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	40012400 	.word	0x40012400
 8002e5c:	40021000 	.word	0x40021000

08002e60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b08b      	sub	sp, #44	@ 0x2c
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	2414      	movs	r4, #20
 8002e6a:	193b      	adds	r3, r7, r4
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	2314      	movs	r3, #20
 8002e70:	001a      	movs	r2, r3
 8002e72:	2100      	movs	r1, #0
 8002e74:	f003 f9f6 	bl	8006264 <memset>
  if(hspi->Instance==SPI1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ef0 <HAL_SPI_MspInit+0x90>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d131      	bne.n	8002ee6 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e82:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002e84:	699a      	ldr	r2, [r3, #24]
 8002e86:	4b1b      	ldr	r3, [pc, #108]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002e88:	2180      	movs	r1, #128	@ 0x80
 8002e8a:	0149      	lsls	r1, r1, #5
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	619a      	str	r2, [r3, #24]
 8002e90:	4b18      	ldr	r3, [pc, #96]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002e92:	699a      	ldr	r2, [r3, #24]
 8002e94:	2380      	movs	r3, #128	@ 0x80
 8002e96:	015b      	lsls	r3, r3, #5
 8002e98:	4013      	ands	r3, r2
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9e:	4b15      	ldr	r3, [pc, #84]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002ea0:	695a      	ldr	r2, [r3, #20]
 8002ea2:	4b14      	ldr	r3, [pc, #80]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002ea4:	2180      	movs	r1, #128	@ 0x80
 8002ea6:	02c9      	lsls	r1, r1, #11
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	615a      	str	r2, [r3, #20]
 8002eac:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_SPI_MspInit+0x94>)
 8002eae:	695a      	ldr	r2, [r3, #20]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	02db      	lsls	r3, r3, #11
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 8002eba:	0021      	movs	r1, r4
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	2238      	movs	r2, #56	@ 0x38
 8002ec0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ece:	187b      	adds	r3, r7, r1
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eda:	187b      	adds	r3, r7, r1
 8002edc:	4a06      	ldr	r2, [pc, #24]	@ (8002ef8 <HAL_SPI_MspInit+0x98>)
 8002ede:	0019      	movs	r1, r3
 8002ee0:	0010      	movs	r0, r2
 8002ee2:	f000 fd2f 	bl	8003944 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b00b      	add	sp, #44	@ 0x2c
 8002eec:	bd90      	pop	{r4, r7, pc}
 8002eee:	46c0      	nop			@ (mov r8, r8)
 8002ef0:	40013000 	.word	0x40013000
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	48000400 	.word	0x48000400

08002efc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a09      	ldr	r2, [pc, #36]	@ (8002f30 <HAL_TIM_Base_MspInit+0x34>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d10b      	bne.n	8002f26 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f0e:	4b09      	ldr	r3, [pc, #36]	@ (8002f34 <HAL_TIM_Base_MspInit+0x38>)
 8002f10:	69da      	ldr	r2, [r3, #28]
 8002f12:	4b08      	ldr	r3, [pc, #32]	@ (8002f34 <HAL_TIM_Base_MspInit+0x38>)
 8002f14:	2102      	movs	r1, #2
 8002f16:	430a      	orrs	r2, r1
 8002f18:	61da      	str	r2, [r3, #28]
 8002f1a:	4b06      	ldr	r3, [pc, #24]	@ (8002f34 <HAL_TIM_Base_MspInit+0x38>)
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	2202      	movs	r2, #2
 8002f20:	4013      	ands	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002f26:	46c0      	nop			@ (mov r8, r8)
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	b004      	add	sp, #16
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	40000400 	.word	0x40000400
 8002f34:	40021000 	.word	0x40021000

08002f38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b08b      	sub	sp, #44	@ 0x2c
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f40:	2414      	movs	r4, #20
 8002f42:	193b      	adds	r3, r7, r4
 8002f44:	0018      	movs	r0, r3
 8002f46:	2314      	movs	r3, #20
 8002f48:	001a      	movs	r2, r3
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	f003 f98a 	bl	8006264 <memset>
  if(huart->Instance==USART1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a1c      	ldr	r2, [pc, #112]	@ (8002fc8 <HAL_UART_MspInit+0x90>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d131      	bne.n	8002fbe <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f5c:	699a      	ldr	r2, [r3, #24]
 8002f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f60:	2180      	movs	r1, #128	@ 0x80
 8002f62:	01c9      	lsls	r1, r1, #7
 8002f64:	430a      	orrs	r2, r1
 8002f66:	619a      	str	r2, [r3, #24]
 8002f68:	4b18      	ldr	r3, [pc, #96]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f6a:	699a      	ldr	r2, [r3, #24]
 8002f6c:	2380      	movs	r3, #128	@ 0x80
 8002f6e:	01db      	lsls	r3, r3, #7
 8002f70:	4013      	ands	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f76:	4b15      	ldr	r3, [pc, #84]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f78:	695a      	ldr	r2, [r3, #20]
 8002f7a:	4b14      	ldr	r3, [pc, #80]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f7c:	2180      	movs	r1, #128	@ 0x80
 8002f7e:	02c9      	lsls	r1, r1, #11
 8002f80:	430a      	orrs	r2, r1
 8002f82:	615a      	str	r2, [r3, #20]
 8002f84:	4b11      	ldr	r3, [pc, #68]	@ (8002fcc <HAL_UART_MspInit+0x94>)
 8002f86:	695a      	ldr	r2, [r3, #20]
 8002f88:	2380      	movs	r3, #128	@ 0x80
 8002f8a:	02db      	lsls	r3, r3, #11
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8002f92:	0021      	movs	r1, r4
 8002f94:	187b      	adds	r3, r7, r1
 8002f96:	22c0      	movs	r2, #192	@ 0xc0
 8002f98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9a:	187b      	adds	r3, r7, r1
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	187b      	adds	r3, r7, r1
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002fa6:	187b      	adds	r3, r7, r1
 8002fa8:	2203      	movs	r2, #3
 8002faa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002fac:	187b      	adds	r3, r7, r1
 8002fae:	2200      	movs	r2, #0
 8002fb0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	4a06      	ldr	r2, [pc, #24]	@ (8002fd0 <HAL_UART_MspInit+0x98>)
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	0010      	movs	r0, r2
 8002fba:	f000 fcc3 	bl	8003944 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002fbe:	46c0      	nop			@ (mov r8, r8)
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b00b      	add	sp, #44	@ 0x2c
 8002fc4:	bd90      	pop	{r4, r7, pc}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	40013800 	.word	0x40013800
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	48000400 	.word	0x48000400

08002fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fd8:	46c0      	nop			@ (mov r8, r8)
 8002fda:	e7fd      	b.n	8002fd8 <NMI_Handler+0x4>

08002fdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fe0:	46c0      	nop			@ (mov r8, r8)
 8002fe2:	e7fd      	b.n	8002fe0 <HardFault_Handler+0x4>

08002fe4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002fe8:	46c0      	nop			@ (mov r8, r8)
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ff2:	46c0      	nop			@ (mov r8, r8)
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ffc:	f000 f94e 	bl	800329c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003000:	46c0      	nop			@ (mov r8, r8)
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DOWN_BUTTON_Pin);
 800300a:	2380      	movs	r3, #128	@ 0x80
 800300c:	015b      	lsls	r3, r3, #5
 800300e:	0018      	movs	r0, r3
 8003010:	f000 fe42 	bl	8003c98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(MODE_BUTTON_Pin);
 8003014:	2380      	movs	r3, #128	@ 0x80
 8003016:	019b      	lsls	r3, r3, #6
 8003018:	0018      	movs	r0, r3
 800301a:	f000 fe3d 	bl	8003c98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(UP_BUTTON_Pin);
 800301e:	2380      	movs	r3, #128	@ 0x80
 8003020:	01db      	lsls	r3, r3, #7
 8003022:	0018      	movs	r0, r3
 8003024:	f000 fe38 	bl	8003c98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003028:	46c0      	nop			@ (mov r8, r8)
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800302e:	b580      	push	{r7, lr}
 8003030:	af00      	add	r7, sp, #0
  return 1;
 8003032:	2301      	movs	r3, #1
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <_kill>:

int _kill(int pid, int sig)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b082      	sub	sp, #8
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003044:	f003 f968 	bl	8006318 <__errno>
 8003048:	0003      	movs	r3, r0
 800304a:	2216      	movs	r2, #22
 800304c:	601a      	str	r2, [r3, #0]
  return -1;
 800304e:	2301      	movs	r3, #1
 8003050:	425b      	negs	r3, r3
}
 8003052:	0018      	movs	r0, r3
 8003054:	46bd      	mov	sp, r7
 8003056:	b002      	add	sp, #8
 8003058:	bd80      	pop	{r7, pc}

0800305a <_exit>:

void _exit (int status)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b082      	sub	sp, #8
 800305e:	af00      	add	r7, sp, #0
 8003060:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003062:	2301      	movs	r3, #1
 8003064:	425a      	negs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	0011      	movs	r1, r2
 800306a:	0018      	movs	r0, r3
 800306c:	f7ff ffe5 	bl	800303a <_kill>
  while (1) {}    /* Make sure we hang here */
 8003070:	46c0      	nop			@ (mov r8, r8)
 8003072:	e7fd      	b.n	8003070 <_exit+0x16>

08003074 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]
 8003084:	e00a      	b.n	800309c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003086:	e000      	b.n	800308a <_read+0x16>
 8003088:	bf00      	nop
 800308a:	0001      	movs	r1, r0
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	60ba      	str	r2, [r7, #8]
 8003092:	b2ca      	uxtb	r2, r1
 8003094:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3301      	adds	r3, #1
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	697a      	ldr	r2, [r7, #20]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	dbf0      	blt.n	8003086 <_read+0x12>
  }

  return len;
 80030a4:	687b      	ldr	r3, [r7, #4]
}
 80030a6:	0018      	movs	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b006      	add	sp, #24
 80030ac:	bd80      	pop	{r7, pc}

080030ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b086      	sub	sp, #24
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	60f8      	str	r0, [r7, #12]
 80030b6:	60b9      	str	r1, [r7, #8]
 80030b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ba:	2300      	movs	r3, #0
 80030bc:	617b      	str	r3, [r7, #20]
 80030be:	e009      	b.n	80030d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	1c5a      	adds	r2, r3, #1
 80030c4:	60ba      	str	r2, [r7, #8]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	0018      	movs	r0, r3
 80030ca:	e000      	b.n	80030ce <_write+0x20>
 80030cc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ce:	697b      	ldr	r3, [r7, #20]
 80030d0:	3301      	adds	r3, #1
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	429a      	cmp	r2, r3
 80030da:	dbf1      	blt.n	80030c0 <_write+0x12>
  }
  return len;
 80030dc:	687b      	ldr	r3, [r7, #4]
}
 80030de:	0018      	movs	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	b006      	add	sp, #24
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <_close>:

int _close(int file)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b082      	sub	sp, #8
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80030ee:	2301      	movs	r3, #1
 80030f0:	425b      	negs	r3, r3
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b002      	add	sp, #8
 80030f8:	bd80      	pop	{r7, pc}

080030fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2280      	movs	r2, #128	@ 0x80
 8003108:	0192      	lsls	r2, r2, #6
 800310a:	605a      	str	r2, [r3, #4]
  return 0;
 800310c:	2300      	movs	r3, #0
}
 800310e:	0018      	movs	r0, r3
 8003110:	46bd      	mov	sp, r7
 8003112:	b002      	add	sp, #8
 8003114:	bd80      	pop	{r7, pc}

08003116 <_isatty>:

int _isatty(int file)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b082      	sub	sp, #8
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800311e:	2301      	movs	r3, #1
}
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}

08003128 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003134:	2300      	movs	r3, #0
}
 8003136:	0018      	movs	r0, r3
 8003138:	46bd      	mov	sp, r7
 800313a:	b004      	add	sp, #16
 800313c:	bd80      	pop	{r7, pc}
	...

08003140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003148:	4a14      	ldr	r2, [pc, #80]	@ (800319c <_sbrk+0x5c>)
 800314a:	4b15      	ldr	r3, [pc, #84]	@ (80031a0 <_sbrk+0x60>)
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003154:	4b13      	ldr	r3, [pc, #76]	@ (80031a4 <_sbrk+0x64>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d102      	bne.n	8003162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800315c:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <_sbrk+0x64>)
 800315e:	4a12      	ldr	r2, [pc, #72]	@ (80031a8 <_sbrk+0x68>)
 8003160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003162:	4b10      	ldr	r3, [pc, #64]	@ (80031a4 <_sbrk+0x64>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	18d3      	adds	r3, r2, r3
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	429a      	cmp	r2, r3
 800316e:	d207      	bcs.n	8003180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003170:	f003 f8d2 	bl	8006318 <__errno>
 8003174:	0003      	movs	r3, r0
 8003176:	220c      	movs	r2, #12
 8003178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800317a:	2301      	movs	r3, #1
 800317c:	425b      	negs	r3, r3
 800317e:	e009      	b.n	8003194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003180:	4b08      	ldr	r3, [pc, #32]	@ (80031a4 <_sbrk+0x64>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003186:	4b07      	ldr	r3, [pc, #28]	@ (80031a4 <_sbrk+0x64>)
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	18d2      	adds	r2, r2, r3
 800318e:	4b05      	ldr	r3, [pc, #20]	@ (80031a4 <_sbrk+0x64>)
 8003190:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003192:	68fb      	ldr	r3, [r7, #12]
}
 8003194:	0018      	movs	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	b006      	add	sp, #24
 800319a:	bd80      	pop	{r7, pc}
 800319c:	20002000 	.word	0x20002000
 80031a0:	00000400 	.word	0x00000400
 80031a4:	200004a0 	.word	0x200004a0
 80031a8:	200005f8 	.word	0x200005f8

080031ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80031b0:	46c0      	nop			@ (mov r8, r8)
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
	...

080031b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031b8:	480d      	ldr	r0, [pc, #52]	@ (80031f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031ba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80031bc:	f7ff fff6 	bl	80031ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031c0:	480c      	ldr	r0, [pc, #48]	@ (80031f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80031c2:	490d      	ldr	r1, [pc, #52]	@ (80031f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80031c4:	4a0d      	ldr	r2, [pc, #52]	@ (80031fc <LoopForever+0xe>)
  movs r3, #0
 80031c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031c8:	e002      	b.n	80031d0 <LoopCopyDataInit>

080031ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031ce:	3304      	adds	r3, #4

080031d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031d4:	d3f9      	bcc.n	80031ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003200 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031d8:	4c0a      	ldr	r4, [pc, #40]	@ (8003204 <LoopForever+0x16>)
  movs r3, #0
 80031da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031dc:	e001      	b.n	80031e2 <LoopFillZerobss>

080031de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031e0:	3204      	adds	r2, #4

080031e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031e4:	d3fb      	bcc.n	80031de <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031e6:	f003 f89d 	bl	8006324 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031ea:	f7ff fb21 	bl	8002830 <main>

080031ee <LoopForever>:

LoopForever:
    b LoopForever
 80031ee:	e7fe      	b.n	80031ee <LoopForever>
  ldr   r0, =_estack
 80031f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80031f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031f8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80031fc:	08008970 	.word	0x08008970
  ldr r2, =_sbss
 8003200:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003204:	200005f4 	.word	0x200005f4

08003208 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003208:	e7fe      	b.n	8003208 <ADC1_IRQHandler>
	...

0800320c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003210:	4b07      	ldr	r3, [pc, #28]	@ (8003230 <HAL_Init+0x24>)
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	4b06      	ldr	r3, [pc, #24]	@ (8003230 <HAL_Init+0x24>)
 8003216:	2110      	movs	r1, #16
 8003218:	430a      	orrs	r2, r1
 800321a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800321c:	2003      	movs	r0, #3
 800321e:	f000 f809 	bl	8003234 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003222:	f7ff fdb3 	bl	8002d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	0018      	movs	r0, r3
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	40022000 	.word	0x40022000

08003234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003234:	b590      	push	{r4, r7, lr}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800323c:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_InitTick+0x5c>)
 800323e:	681c      	ldr	r4, [r3, #0]
 8003240:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <HAL_InitTick+0x60>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	0019      	movs	r1, r3
 8003246:	23fa      	movs	r3, #250	@ 0xfa
 8003248:	0098      	lsls	r0, r3, #2
 800324a:	f7fc ff79 	bl	8000140 <__udivsi3>
 800324e:	0003      	movs	r3, r0
 8003250:	0019      	movs	r1, r3
 8003252:	0020      	movs	r0, r4
 8003254:	f7fc ff74 	bl	8000140 <__udivsi3>
 8003258:	0003      	movs	r3, r0
 800325a:	0018      	movs	r0, r3
 800325c:	f000 fb65 	bl	800392a <HAL_SYSTICK_Config>
 8003260:	1e03      	subs	r3, r0, #0
 8003262:	d001      	beq.n	8003268 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e00f      	b.n	8003288 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b03      	cmp	r3, #3
 800326c:	d80b      	bhi.n	8003286 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	2301      	movs	r3, #1
 8003272:	425b      	negs	r3, r3
 8003274:	2200      	movs	r2, #0
 8003276:	0018      	movs	r0, r3
 8003278:	f000 fb32 	bl	80038e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800327c:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_InitTick+0x64>)
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	e000      	b.n	8003288 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
}
 8003288:	0018      	movs	r0, r3
 800328a:	46bd      	mov	sp, r7
 800328c:	b003      	add	sp, #12
 800328e:	bd90      	pop	{r4, r7, pc}
 8003290:	20000000 	.word	0x20000000
 8003294:	20000008 	.word	0x20000008
 8003298:	20000004 	.word	0x20000004

0800329c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032a0:	4b05      	ldr	r3, [pc, #20]	@ (80032b8 <HAL_IncTick+0x1c>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	001a      	movs	r2, r3
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_IncTick+0x20>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	18d2      	adds	r2, r2, r3
 80032ac:	4b03      	ldr	r3, [pc, #12]	@ (80032bc <HAL_IncTick+0x20>)
 80032ae:	601a      	str	r2, [r3, #0]
}
 80032b0:	46c0      	nop			@ (mov r8, r8)
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	46c0      	nop			@ (mov r8, r8)
 80032b8:	20000008 	.word	0x20000008
 80032bc:	200004a4 	.word	0x200004a4

080032c0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  return uwTick;
 80032c4:	4b02      	ldr	r3, [pc, #8]	@ (80032d0 <HAL_GetTick+0x10>)
 80032c6:	681b      	ldr	r3, [r3, #0]
}
 80032c8:	0018      	movs	r0, r3
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	46c0      	nop			@ (mov r8, r8)
 80032d0:	200004a4 	.word	0x200004a4

080032d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032dc:	f7ff fff0 	bl	80032c0 <HAL_GetTick>
 80032e0:	0003      	movs	r3, r0
 80032e2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	3301      	adds	r3, #1
 80032ec:	d005      	beq.n	80032fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ee:	4b0a      	ldr	r3, [pc, #40]	@ (8003318 <HAL_Delay+0x44>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	001a      	movs	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	189b      	adds	r3, r3, r2
 80032f8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80032fa:	46c0      	nop			@ (mov r8, r8)
 80032fc:	f7ff ffe0 	bl	80032c0 <HAL_GetTick>
 8003300:	0002      	movs	r2, r0
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	429a      	cmp	r2, r3
 800330a:	d8f7      	bhi.n	80032fc <HAL_Delay+0x28>
  {
  }
}
 800330c:	46c0      	nop			@ (mov r8, r8)
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	b004      	add	sp, #16
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	20000008 	.word	0x20000008

0800331c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003324:	230f      	movs	r3, #15
 8003326:	18fb      	adds	r3, r7, r3
 8003328:	2200      	movs	r2, #0
 800332a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800332c:	2300      	movs	r3, #0
 800332e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e125      	b.n	8003586 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2234      	movs	r2, #52	@ 0x34
 800334c:	2100      	movs	r1, #0
 800334e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	0018      	movs	r0, r3
 8003354:	f7ff fd3e 	bl	8002dd4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800335c:	2210      	movs	r2, #16
 800335e:	4013      	ands	r3, r2
 8003360:	d000      	beq.n	8003364 <HAL_ADC_Init+0x48>
 8003362:	e103      	b.n	800356c <HAL_ADC_Init+0x250>
 8003364:	230f      	movs	r3, #15
 8003366:	18fb      	adds	r3, r7, r3
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d000      	beq.n	8003370 <HAL_ADC_Init+0x54>
 800336e:	e0fd      	b.n	800356c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	2204      	movs	r2, #4
 8003378:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800337a:	d000      	beq.n	800337e <HAL_ADC_Init+0x62>
 800337c:	e0f6      	b.n	800356c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	4a83      	ldr	r2, [pc, #524]	@ (8003590 <HAL_ADC_Init+0x274>)
 8003384:	4013      	ands	r3, r2
 8003386:	2202      	movs	r2, #2
 8003388:	431a      	orrs	r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	2203      	movs	r2, #3
 8003396:	4013      	ands	r3, r2
 8003398:	2b01      	cmp	r3, #1
 800339a:	d112      	bne.n	80033c2 <HAL_ADC_Init+0xa6>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2201      	movs	r2, #1
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d009      	beq.n	80033be <HAL_ADC_Init+0xa2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68da      	ldr	r2, [r3, #12]
 80033b0:	2380      	movs	r3, #128	@ 0x80
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	401a      	ands	r2, r3
 80033b6:	2380      	movs	r3, #128	@ 0x80
 80033b8:	021b      	lsls	r3, r3, #8
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_Init+0xa6>
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <HAL_ADC_Init+0xa8>
 80033c2:	2300      	movs	r3, #0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d116      	bne.n	80033f6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	2218      	movs	r2, #24
 80033d0:	4393      	bics	r3, r2
 80033d2:	0019      	movs	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	691b      	ldr	r3, [r3, #16]
 80033e6:	009b      	lsls	r3, r3, #2
 80033e8:	0899      	lsrs	r1, r3, #2
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4964      	ldr	r1, [pc, #400]	@ (8003594 <HAL_ADC_Init+0x278>)
 8003402:	400a      	ands	r2, r1
 8003404:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	7e1b      	ldrb	r3, [r3, #24]
 800340a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	7e5b      	ldrb	r3, [r3, #25]
 8003410:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003412:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	7e9b      	ldrb	r3, [r3, #26]
 8003418:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800341a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003420:	2b01      	cmp	r3, #1
 8003422:	d002      	beq.n	800342a <HAL_ADC_Init+0x10e>
 8003424:	2380      	movs	r3, #128	@ 0x80
 8003426:	015b      	lsls	r3, r3, #5
 8003428:	e000      	b.n	800342c <HAL_ADC_Init+0x110>
 800342a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800342c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003432:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	2b02      	cmp	r3, #2
 800343a:	d101      	bne.n	8003440 <HAL_ADC_Init+0x124>
 800343c:	2304      	movs	r3, #4
 800343e:	e000      	b.n	8003442 <HAL_ADC_Init+0x126>
 8003440:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8003442:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2124      	movs	r1, #36	@ 0x24
 8003448:	5c5b      	ldrb	r3, [r3, r1]
 800344a:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800344c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	4313      	orrs	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	7edb      	ldrb	r3, [r3, #27]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d115      	bne.n	8003488 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	7e9b      	ldrb	r3, [r3, #26]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2280      	movs	r2, #128	@ 0x80
 8003468:	0252      	lsls	r2, r2, #9
 800346a:	4313      	orrs	r3, r2
 800346c:	60bb      	str	r3, [r7, #8]
 800346e:	e00b      	b.n	8003488 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003474:	2220      	movs	r2, #32
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003480:	2201      	movs	r2, #1
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	69da      	ldr	r2, [r3, #28]
 800348c:	23c2      	movs	r3, #194	@ 0xc2
 800348e:	33ff      	adds	r3, #255	@ 0xff
 8003490:	429a      	cmp	r2, r3
 8003492:	d007      	beq.n	80034a4 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800349c:	4313      	orrs	r3, r2
 800349e:	68ba      	ldr	r2, [r7, #8]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68d9      	ldr	r1, [r3, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b8:	2380      	movs	r3, #128	@ 0x80
 80034ba:	055b      	lsls	r3, r3, #21
 80034bc:	429a      	cmp	r2, r3
 80034be:	d01b      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d017      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d013      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	2b03      	cmp	r3, #3
 80034d6:	d00f      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d00b      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e4:	2b05      	cmp	r3, #5
 80034e6:	d007      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ec:	2b06      	cmp	r3, #6
 80034ee:	d003      	beq.n	80034f8 <HAL_ADC_Init+0x1dc>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f4:	2b07      	cmp	r3, #7
 80034f6:	d112      	bne.n	800351e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	695a      	ldr	r2, [r3, #20]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2107      	movs	r1, #7
 8003504:	438a      	bics	r2, r1
 8003506:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6959      	ldr	r1, [r3, #20]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003512:	2207      	movs	r2, #7
 8003514:	401a      	ands	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	430a      	orrs	r2, r1
 800351c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	4a1c      	ldr	r2, [pc, #112]	@ (8003598 <HAL_ADC_Init+0x27c>)
 8003526:	4013      	ands	r3, r2
 8003528:	68ba      	ldr	r2, [r7, #8]
 800352a:	429a      	cmp	r2, r3
 800352c:	d10b      	bne.n	8003546 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	2203      	movs	r2, #3
 800353a:	4393      	bics	r3, r2
 800353c:	2201      	movs	r2, #1
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003544:	e01c      	b.n	8003580 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354a:	2212      	movs	r2, #18
 800354c:	4393      	bics	r3, r2
 800354e:	2210      	movs	r2, #16
 8003550:	431a      	orrs	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355a:	2201      	movs	r2, #1
 800355c:	431a      	orrs	r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003562:	230f      	movs	r3, #15
 8003564:	18fb      	adds	r3, r7, r3
 8003566:	2201      	movs	r2, #1
 8003568:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800356a:	e009      	b.n	8003580 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003570:	2210      	movs	r2, #16
 8003572:	431a      	orrs	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003578:	230f      	movs	r3, #15
 800357a:	18fb      	adds	r3, r7, r3
 800357c:	2201      	movs	r2, #1
 800357e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003580:	230f      	movs	r3, #15
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	781b      	ldrb	r3, [r3, #0]
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b004      	add	sp, #16
 800358c:	bd80      	pop	{r7, pc}
 800358e:	46c0      	nop			@ (mov r8, r8)
 8003590:	fffffefd 	.word	0xfffffefd
 8003594:	fffe0219 	.word	0xfffe0219
 8003598:	833fffe7 	.word	0x833fffe7

0800359c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035a6:	230f      	movs	r3, #15
 80035a8:	18fb      	adds	r3, r7, r3
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035b6:	2380      	movs	r3, #128	@ 0x80
 80035b8:	055b      	lsls	r3, r3, #21
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d011      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x46>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d00d      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x46>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d009      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x46>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d005      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x46>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d001      	beq.n	80035e2 <HAL_ADC_ConfigChannel+0x46>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2234      	movs	r2, #52	@ 0x34
 80035e6:	5c9b      	ldrb	r3, [r3, r2]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d101      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x54>
 80035ec:	2302      	movs	r3, #2
 80035ee:	e0bb      	b.n	8003768 <HAL_ADC_ConfigChannel+0x1cc>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2234      	movs	r2, #52	@ 0x34
 80035f4:	2101      	movs	r1, #1
 80035f6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	2204      	movs	r2, #4
 8003600:	4013      	ands	r3, r2
 8003602:	d000      	beq.n	8003606 <HAL_ADC_ConfigChannel+0x6a>
 8003604:	e09f      	b.n	8003746 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	4a59      	ldr	r2, [pc, #356]	@ (8003770 <HAL_ADC_ConfigChannel+0x1d4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d100      	bne.n	8003612 <HAL_ADC_ConfigChannel+0x76>
 8003610:	e077      	b.n	8003702 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2201      	movs	r2, #1
 800361e:	409a      	lsls	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	430a      	orrs	r2, r1
 8003626:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362c:	2380      	movs	r3, #128	@ 0x80
 800362e:	055b      	lsls	r3, r3, #21
 8003630:	429a      	cmp	r2, r3
 8003632:	d037      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d033      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003640:	2b02      	cmp	r3, #2
 8003642:	d02f      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003648:	2b03      	cmp	r3, #3
 800364a:	d02b      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003650:	2b04      	cmp	r3, #4
 8003652:	d027      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003658:	2b05      	cmp	r3, #5
 800365a:	d023      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	2b06      	cmp	r3, #6
 8003662:	d01f      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003668:	2b07      	cmp	r3, #7
 800366a:	d01b      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	2107      	movs	r1, #7
 8003678:	400b      	ands	r3, r1
 800367a:	429a      	cmp	r2, r3
 800367c:	d012      	beq.n	80036a4 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695a      	ldr	r2, [r3, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2107      	movs	r1, #7
 800368a:	438a      	bics	r2, r1
 800368c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6959      	ldr	r1, [r3, #20]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	2207      	movs	r2, #7
 800369a:	401a      	ands	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2b10      	cmp	r3, #16
 80036aa:	d003      	beq.n	80036b4 <HAL_ADC_ConfigChannel+0x118>
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2b11      	cmp	r3, #17
 80036b2:	d152      	bne.n	800375a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80036b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003774 <HAL_ADC_ConfigChannel+0x1d8>)
 80036b6:	6819      	ldr	r1, [r3, #0]
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b10      	cmp	r3, #16
 80036be:	d102      	bne.n	80036c6 <HAL_ADC_ConfigChannel+0x12a>
 80036c0:	2380      	movs	r3, #128	@ 0x80
 80036c2:	041b      	lsls	r3, r3, #16
 80036c4:	e001      	b.n	80036ca <HAL_ADC_ConfigChannel+0x12e>
 80036c6:	2380      	movs	r3, #128	@ 0x80
 80036c8:	03db      	lsls	r3, r3, #15
 80036ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003774 <HAL_ADC_ConfigChannel+0x1d8>)
 80036cc:	430b      	orrs	r3, r1
 80036ce:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d140      	bne.n	800375a <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80036d8:	4b27      	ldr	r3, [pc, #156]	@ (8003778 <HAL_ADC_ConfigChannel+0x1dc>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4927      	ldr	r1, [pc, #156]	@ (800377c <HAL_ADC_ConfigChannel+0x1e0>)
 80036de:	0018      	movs	r0, r3
 80036e0:	f7fc fd2e 	bl	8000140 <__udivsi3>
 80036e4:	0003      	movs	r3, r0
 80036e6:	001a      	movs	r2, r3
 80036e8:	0013      	movs	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	189b      	adds	r3, r3, r2
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036f2:	e002      	b.n	80036fa <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1f9      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x158>
 8003700:	e02b      	b.n	800375a <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2101      	movs	r1, #1
 800370e:	4099      	lsls	r1, r3
 8003710:	000b      	movs	r3, r1
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	400a      	ands	r2, r1
 800371a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b10      	cmp	r3, #16
 8003722:	d003      	beq.n	800372c <HAL_ADC_ConfigChannel+0x190>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2b11      	cmp	r3, #17
 800372a:	d116      	bne.n	800375a <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800372c:	4b11      	ldr	r3, [pc, #68]	@ (8003774 <HAL_ADC_ConfigChannel+0x1d8>)
 800372e:	6819      	ldr	r1, [r3, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b10      	cmp	r3, #16
 8003736:	d101      	bne.n	800373c <HAL_ADC_ConfigChannel+0x1a0>
 8003738:	4a11      	ldr	r2, [pc, #68]	@ (8003780 <HAL_ADC_ConfigChannel+0x1e4>)
 800373a:	e000      	b.n	800373e <HAL_ADC_ConfigChannel+0x1a2>
 800373c:	4a11      	ldr	r2, [pc, #68]	@ (8003784 <HAL_ADC_ConfigChannel+0x1e8>)
 800373e:	4b0d      	ldr	r3, [pc, #52]	@ (8003774 <HAL_ADC_ConfigChannel+0x1d8>)
 8003740:	400a      	ands	r2, r1
 8003742:	601a      	str	r2, [r3, #0]
 8003744:	e009      	b.n	800375a <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374a:	2220      	movs	r2, #32
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003752:	230f      	movs	r3, #15
 8003754:	18fb      	adds	r3, r7, r3
 8003756:	2201      	movs	r2, #1
 8003758:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2234      	movs	r2, #52	@ 0x34
 800375e:	2100      	movs	r1, #0
 8003760:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003762:	230f      	movs	r3, #15
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	781b      	ldrb	r3, [r3, #0]
}
 8003768:	0018      	movs	r0, r3
 800376a:	46bd      	mov	sp, r7
 800376c:	b004      	add	sp, #16
 800376e:	bd80      	pop	{r7, pc}
 8003770:	00001001 	.word	0x00001001
 8003774:	40012708 	.word	0x40012708
 8003778:	20000000 	.word	0x20000000
 800377c:	000f4240 	.word	0x000f4240
 8003780:	ff7fffff 	.word	0xff7fffff
 8003784:	ffbfffff 	.word	0xffbfffff

08003788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	0002      	movs	r2, r0
 8003790:	1dfb      	adds	r3, r7, #7
 8003792:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	2b7f      	cmp	r3, #127	@ 0x7f
 800379a:	d809      	bhi.n	80037b0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800379c:	1dfb      	adds	r3, r7, #7
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	001a      	movs	r2, r3
 80037a2:	231f      	movs	r3, #31
 80037a4:	401a      	ands	r2, r3
 80037a6:	4b04      	ldr	r3, [pc, #16]	@ (80037b8 <__NVIC_EnableIRQ+0x30>)
 80037a8:	2101      	movs	r1, #1
 80037aa:	4091      	lsls	r1, r2
 80037ac:	000a      	movs	r2, r1
 80037ae:	601a      	str	r2, [r3, #0]
  }
}
 80037b0:	46c0      	nop			@ (mov r8, r8)
 80037b2:	46bd      	mov	sp, r7
 80037b4:	b002      	add	sp, #8
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	e000e100 	.word	0xe000e100

080037bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037bc:	b590      	push	{r4, r7, lr}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	0002      	movs	r2, r0
 80037c4:	6039      	str	r1, [r7, #0]
 80037c6:	1dfb      	adds	r3, r7, #7
 80037c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80037ca:	1dfb      	adds	r3, r7, #7
 80037cc:	781b      	ldrb	r3, [r3, #0]
 80037ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80037d0:	d828      	bhi.n	8003824 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80037d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003890 <__NVIC_SetPriority+0xd4>)
 80037d4:	1dfb      	adds	r3, r7, #7
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	b25b      	sxtb	r3, r3
 80037da:	089b      	lsrs	r3, r3, #2
 80037dc:	33c0      	adds	r3, #192	@ 0xc0
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	589b      	ldr	r3, [r3, r2]
 80037e2:	1dfa      	adds	r2, r7, #7
 80037e4:	7812      	ldrb	r2, [r2, #0]
 80037e6:	0011      	movs	r1, r2
 80037e8:	2203      	movs	r2, #3
 80037ea:	400a      	ands	r2, r1
 80037ec:	00d2      	lsls	r2, r2, #3
 80037ee:	21ff      	movs	r1, #255	@ 0xff
 80037f0:	4091      	lsls	r1, r2
 80037f2:	000a      	movs	r2, r1
 80037f4:	43d2      	mvns	r2, r2
 80037f6:	401a      	ands	r2, r3
 80037f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	019b      	lsls	r3, r3, #6
 80037fe:	22ff      	movs	r2, #255	@ 0xff
 8003800:	401a      	ands	r2, r3
 8003802:	1dfb      	adds	r3, r7, #7
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	0018      	movs	r0, r3
 8003808:	2303      	movs	r3, #3
 800380a:	4003      	ands	r3, r0
 800380c:	00db      	lsls	r3, r3, #3
 800380e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003810:	481f      	ldr	r0, [pc, #124]	@ (8003890 <__NVIC_SetPriority+0xd4>)
 8003812:	1dfb      	adds	r3, r7, #7
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	b25b      	sxtb	r3, r3
 8003818:	089b      	lsrs	r3, r3, #2
 800381a:	430a      	orrs	r2, r1
 800381c:	33c0      	adds	r3, #192	@ 0xc0
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003822:	e031      	b.n	8003888 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003824:	4a1b      	ldr	r2, [pc, #108]	@ (8003894 <__NVIC_SetPriority+0xd8>)
 8003826:	1dfb      	adds	r3, r7, #7
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	0019      	movs	r1, r3
 800382c:	230f      	movs	r3, #15
 800382e:	400b      	ands	r3, r1
 8003830:	3b08      	subs	r3, #8
 8003832:	089b      	lsrs	r3, r3, #2
 8003834:	3306      	adds	r3, #6
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	18d3      	adds	r3, r2, r3
 800383a:	3304      	adds	r3, #4
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	1dfa      	adds	r2, r7, #7
 8003840:	7812      	ldrb	r2, [r2, #0]
 8003842:	0011      	movs	r1, r2
 8003844:	2203      	movs	r2, #3
 8003846:	400a      	ands	r2, r1
 8003848:	00d2      	lsls	r2, r2, #3
 800384a:	21ff      	movs	r1, #255	@ 0xff
 800384c:	4091      	lsls	r1, r2
 800384e:	000a      	movs	r2, r1
 8003850:	43d2      	mvns	r2, r2
 8003852:	401a      	ands	r2, r3
 8003854:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	019b      	lsls	r3, r3, #6
 800385a:	22ff      	movs	r2, #255	@ 0xff
 800385c:	401a      	ands	r2, r3
 800385e:	1dfb      	adds	r3, r7, #7
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	0018      	movs	r0, r3
 8003864:	2303      	movs	r3, #3
 8003866:	4003      	ands	r3, r0
 8003868:	00db      	lsls	r3, r3, #3
 800386a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800386c:	4809      	ldr	r0, [pc, #36]	@ (8003894 <__NVIC_SetPriority+0xd8>)
 800386e:	1dfb      	adds	r3, r7, #7
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	001c      	movs	r4, r3
 8003874:	230f      	movs	r3, #15
 8003876:	4023      	ands	r3, r4
 8003878:	3b08      	subs	r3, #8
 800387a:	089b      	lsrs	r3, r3, #2
 800387c:	430a      	orrs	r2, r1
 800387e:	3306      	adds	r3, #6
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	18c3      	adds	r3, r0, r3
 8003884:	3304      	adds	r3, #4
 8003886:	601a      	str	r2, [r3, #0]
}
 8003888:	46c0      	nop			@ (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b003      	add	sp, #12
 800388e:	bd90      	pop	{r4, r7, pc}
 8003890:	e000e100 	.word	0xe000e100
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	1e5a      	subs	r2, r3, #1
 80038a4:	2380      	movs	r3, #128	@ 0x80
 80038a6:	045b      	lsls	r3, r3, #17
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d301      	bcc.n	80038b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ac:	2301      	movs	r3, #1
 80038ae:	e010      	b.n	80038d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038b0:	4b0a      	ldr	r3, [pc, #40]	@ (80038dc <SysTick_Config+0x44>)
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	3a01      	subs	r2, #1
 80038b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038b8:	2301      	movs	r3, #1
 80038ba:	425b      	negs	r3, r3
 80038bc:	2103      	movs	r1, #3
 80038be:	0018      	movs	r0, r3
 80038c0:	f7ff ff7c 	bl	80037bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c4:	4b05      	ldr	r3, [pc, #20]	@ (80038dc <SysTick_Config+0x44>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ca:	4b04      	ldr	r3, [pc, #16]	@ (80038dc <SysTick_Config+0x44>)
 80038cc:	2207      	movs	r2, #7
 80038ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	0018      	movs	r0, r3
 80038d4:	46bd      	mov	sp, r7
 80038d6:	b002      	add	sp, #8
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	46c0      	nop			@ (mov r8, r8)
 80038dc:	e000e010 	.word	0xe000e010

080038e0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60b9      	str	r1, [r7, #8]
 80038e8:	607a      	str	r2, [r7, #4]
 80038ea:	210f      	movs	r1, #15
 80038ec:	187b      	adds	r3, r7, r1
 80038ee:	1c02      	adds	r2, r0, #0
 80038f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	187b      	adds	r3, r7, r1
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	b25b      	sxtb	r3, r3
 80038fa:	0011      	movs	r1, r2
 80038fc:	0018      	movs	r0, r3
 80038fe:	f7ff ff5d 	bl	80037bc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8003902:	46c0      	nop			@ (mov r8, r8)
 8003904:	46bd      	mov	sp, r7
 8003906:	b004      	add	sp, #16
 8003908:	bd80      	pop	{r7, pc}

0800390a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	0002      	movs	r2, r0
 8003912:	1dfb      	adds	r3, r7, #7
 8003914:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003916:	1dfb      	adds	r3, r7, #7
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	b25b      	sxtb	r3, r3
 800391c:	0018      	movs	r0, r3
 800391e:	f7ff ff33 	bl	8003788 <__NVIC_EnableIRQ>
}
 8003922:	46c0      	nop			@ (mov r8, r8)
 8003924:	46bd      	mov	sp, r7
 8003926:	b002      	add	sp, #8
 8003928:	bd80      	pop	{r7, pc}

0800392a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800392a:	b580      	push	{r7, lr}
 800392c:	b082      	sub	sp, #8
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	0018      	movs	r0, r3
 8003936:	f7ff ffaf 	bl	8003898 <SysTick_Config>
 800393a:	0003      	movs	r3, r0
}
 800393c:	0018      	movs	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	b002      	add	sp, #8
 8003942:	bd80      	pop	{r7, pc}

08003944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b086      	sub	sp, #24
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800394e:	2300      	movs	r3, #0
 8003950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003952:	e14f      	b.n	8003bf4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2101      	movs	r1, #1
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	4091      	lsls	r1, r2
 800395e:	000a      	movs	r2, r1
 8003960:	4013      	ands	r3, r2
 8003962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d100      	bne.n	800396c <HAL_GPIO_Init+0x28>
 800396a:	e140      	b.n	8003bee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2203      	movs	r2, #3
 8003972:	4013      	ands	r3, r2
 8003974:	2b01      	cmp	r3, #1
 8003976:	d005      	beq.n	8003984 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	2203      	movs	r2, #3
 800397e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003980:	2b02      	cmp	r3, #2
 8003982:	d130      	bne.n	80039e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	005b      	lsls	r3, r3, #1
 800398e:	2203      	movs	r2, #3
 8003990:	409a      	lsls	r2, r3
 8003992:	0013      	movs	r3, r2
 8003994:	43da      	mvns	r2, r3
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	4013      	ands	r3, r2
 800399a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	68da      	ldr	r2, [r3, #12]
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	409a      	lsls	r2, r3
 80039a6:	0013      	movs	r3, r2
 80039a8:	693a      	ldr	r2, [r7, #16]
 80039aa:	4313      	orrs	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039ba:	2201      	movs	r2, #1
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	409a      	lsls	r2, r3
 80039c0:	0013      	movs	r3, r2
 80039c2:	43da      	mvns	r2, r3
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	4013      	ands	r3, r2
 80039c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	091b      	lsrs	r3, r3, #4
 80039d0:	2201      	movs	r2, #1
 80039d2:	401a      	ands	r2, r3
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	409a      	lsls	r2, r3
 80039d8:	0013      	movs	r3, r2
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	4313      	orrs	r3, r2
 80039de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2203      	movs	r2, #3
 80039ec:	4013      	ands	r3, r2
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	d017      	beq.n	8003a22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	2203      	movs	r2, #3
 80039fe:	409a      	lsls	r2, r3
 8003a00:	0013      	movs	r3, r2
 8003a02:	43da      	mvns	r2, r3
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	689a      	ldr	r2, [r3, #8]
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	409a      	lsls	r2, r3
 8003a14:	0013      	movs	r3, r2
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2203      	movs	r2, #3
 8003a28:	4013      	ands	r3, r2
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d123      	bne.n	8003a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	08da      	lsrs	r2, r3, #3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3208      	adds	r2, #8
 8003a36:	0092      	lsls	r2, r2, #2
 8003a38:	58d3      	ldr	r3, [r2, r3]
 8003a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	2207      	movs	r2, #7
 8003a40:	4013      	ands	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	220f      	movs	r2, #15
 8003a46:	409a      	lsls	r2, r3
 8003a48:	0013      	movs	r3, r2
 8003a4a:	43da      	mvns	r2, r3
 8003a4c:	693b      	ldr	r3, [r7, #16]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	691a      	ldr	r2, [r3, #16]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2107      	movs	r1, #7
 8003a5a:	400b      	ands	r3, r1
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	409a      	lsls	r2, r3
 8003a60:	0013      	movs	r3, r2
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	08da      	lsrs	r2, r3, #3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3208      	adds	r2, #8
 8003a70:	0092      	lsls	r2, r2, #2
 8003a72:	6939      	ldr	r1, [r7, #16]
 8003a74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	2203      	movs	r2, #3
 8003a82:	409a      	lsls	r2, r3
 8003a84:	0013      	movs	r3, r2
 8003a86:	43da      	mvns	r2, r3
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	401a      	ands	r2, r3
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	005b      	lsls	r3, r3, #1
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	0013      	movs	r3, r2
 8003a9e:	693a      	ldr	r2, [r7, #16]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	693a      	ldr	r2, [r7, #16]
 8003aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	23c0      	movs	r3, #192	@ 0xc0
 8003ab0:	029b      	lsls	r3, r3, #10
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	d100      	bne.n	8003ab8 <HAL_GPIO_Init+0x174>
 8003ab6:	e09a      	b.n	8003bee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ab8:	4b54      	ldr	r3, [pc, #336]	@ (8003c0c <HAL_GPIO_Init+0x2c8>)
 8003aba:	699a      	ldr	r2, [r3, #24]
 8003abc:	4b53      	ldr	r3, [pc, #332]	@ (8003c0c <HAL_GPIO_Init+0x2c8>)
 8003abe:	2101      	movs	r1, #1
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	619a      	str	r2, [r3, #24]
 8003ac4:	4b51      	ldr	r3, [pc, #324]	@ (8003c0c <HAL_GPIO_Init+0x2c8>)
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	4013      	ands	r3, r2
 8003acc:	60bb      	str	r3, [r7, #8]
 8003ace:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003ad0:	4a4f      	ldr	r2, [pc, #316]	@ (8003c10 <HAL_GPIO_Init+0x2cc>)
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	089b      	lsrs	r3, r3, #2
 8003ad6:	3302      	adds	r3, #2
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	589b      	ldr	r3, [r3, r2]
 8003adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	220f      	movs	r2, #15
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	0013      	movs	r3, r2
 8003aec:	43da      	mvns	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	2390      	movs	r3, #144	@ 0x90
 8003af8:	05db      	lsls	r3, r3, #23
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d013      	beq.n	8003b26 <HAL_GPIO_Init+0x1e2>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a44      	ldr	r2, [pc, #272]	@ (8003c14 <HAL_GPIO_Init+0x2d0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00d      	beq.n	8003b22 <HAL_GPIO_Init+0x1de>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a43      	ldr	r2, [pc, #268]	@ (8003c18 <HAL_GPIO_Init+0x2d4>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <HAL_GPIO_Init+0x1da>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a42      	ldr	r2, [pc, #264]	@ (8003c1c <HAL_GPIO_Init+0x2d8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d101      	bne.n	8003b1a <HAL_GPIO_Init+0x1d6>
 8003b16:	2303      	movs	r3, #3
 8003b18:	e006      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b1a:	2305      	movs	r3, #5
 8003b1c:	e004      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x1e4>
 8003b26:	2300      	movs	r3, #0
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	400a      	ands	r2, r1
 8003b2e:	0092      	lsls	r2, r2, #2
 8003b30:	4093      	lsls	r3, r2
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b38:	4935      	ldr	r1, [pc, #212]	@ (8003c10 <HAL_GPIO_Init+0x2cc>)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	3302      	adds	r3, #2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b46:	4b36      	ldr	r3, [pc, #216]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	43da      	mvns	r2, r3
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	2380      	movs	r3, #128	@ 0x80
 8003b5c:	035b      	lsls	r3, r3, #13
 8003b5e:	4013      	ands	r3, r2
 8003b60:	d003      	beq.n	8003b6a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003b6a:	4b2d      	ldr	r3, [pc, #180]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b6c:	693a      	ldr	r2, [r7, #16]
 8003b6e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003b70:	4b2b      	ldr	r3, [pc, #172]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	43da      	mvns	r2, r3
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	2380      	movs	r3, #128	@ 0x80
 8003b86:	039b      	lsls	r3, r3, #14
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d003      	beq.n	8003b94 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003b94:	4b22      	ldr	r3, [pc, #136]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8003b9a:	4b21      	ldr	r3, [pc, #132]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	2380      	movs	r3, #128	@ 0x80
 8003bb0:	029b      	lsls	r3, r3, #10
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d003      	beq.n	8003bbe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003bbe:	4b18      	ldr	r3, [pc, #96]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8003bc4:	4b16      	ldr	r3, [pc, #88]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43da      	mvns	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	2380      	movs	r3, #128	@ 0x80
 8003bda:	025b      	lsls	r3, r3, #9
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003be8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c20 <HAL_GPIO_Init+0x2dc>)
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	3301      	adds	r3, #1
 8003bf2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	40da      	lsrs	r2, r3
 8003bfc:	1e13      	subs	r3, r2, #0
 8003bfe:	d000      	beq.n	8003c02 <HAL_GPIO_Init+0x2be>
 8003c00:	e6a8      	b.n	8003954 <HAL_GPIO_Init+0x10>
  } 
}
 8003c02:	46c0      	nop			@ (mov r8, r8)
 8003c04:	46c0      	nop			@ (mov r8, r8)
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b006      	add	sp, #24
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40021000 	.word	0x40021000
 8003c10:	40010000 	.word	0x40010000
 8003c14:	48000400 	.word	0x48000400
 8003c18:	48000800 	.word	0x48000800
 8003c1c:	48000c00 	.word	0x48000c00
 8003c20:	40010400 	.word	0x40010400

08003c24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	000a      	movs	r2, r1
 8003c2e:	1cbb      	adds	r3, r7, #2
 8003c30:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	1cba      	adds	r2, r7, #2
 8003c38:	8812      	ldrh	r2, [r2, #0]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	d004      	beq.n	8003c48 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003c3e:	230f      	movs	r3, #15
 8003c40:	18fb      	adds	r3, r7, r3
 8003c42:	2201      	movs	r2, #1
 8003c44:	701a      	strb	r2, [r3, #0]
 8003c46:	e003      	b.n	8003c50 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c48:	230f      	movs	r3, #15
 8003c4a:	18fb      	adds	r3, r7, r3
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003c50:	230f      	movs	r3, #15
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	781b      	ldrb	r3, [r3, #0]
  }
 8003c56:	0018      	movs	r0, r3
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	b004      	add	sp, #16
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
 8003c66:	0008      	movs	r0, r1
 8003c68:	0011      	movs	r1, r2
 8003c6a:	1cbb      	adds	r3, r7, #2
 8003c6c:	1c02      	adds	r2, r0, #0
 8003c6e:	801a      	strh	r2, [r3, #0]
 8003c70:	1c7b      	adds	r3, r7, #1
 8003c72:	1c0a      	adds	r2, r1, #0
 8003c74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c76:	1c7b      	adds	r3, r7, #1
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d004      	beq.n	8003c88 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c7e:	1cbb      	adds	r3, r7, #2
 8003c80:	881a      	ldrh	r2, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c86:	e003      	b.n	8003c90 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c88:	1cbb      	adds	r3, r7, #2
 8003c8a:	881a      	ldrh	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003c90:	46c0      	nop			@ (mov r8, r8)
 8003c92:	46bd      	mov	sp, r7
 8003c94:	b002      	add	sp, #8
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	0002      	movs	r2, r0
 8003ca0:	1dbb      	adds	r3, r7, #6
 8003ca2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ca4:	4b09      	ldr	r3, [pc, #36]	@ (8003ccc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	1dba      	adds	r2, r7, #6
 8003caa:	8812      	ldrh	r2, [r2, #0]
 8003cac:	4013      	ands	r3, r2
 8003cae:	d008      	beq.n	8003cc2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cb0:	4b06      	ldr	r3, [pc, #24]	@ (8003ccc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003cb2:	1dba      	adds	r2, r7, #6
 8003cb4:	8812      	ldrh	r2, [r2, #0]
 8003cb6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cb8:	1dbb      	adds	r3, r7, #6
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	f000 f807 	bl	8003cd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cc2:	46c0      	nop			@ (mov r8, r8)
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	b002      	add	sp, #8
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	40010400 	.word	0x40010400

08003cd0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	0002      	movs	r2, r0
 8003cd8:	1dbb      	adds	r3, r7, #6
 8003cda:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8003cdc:	46c0      	nop			@ (mov r8, r8)
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	b002      	add	sp, #8
 8003ce2:	bd80      	pop	{r7, pc}

08003ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b088      	sub	sp, #32
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d101      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e301      	b.n	80042fa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d100      	bne.n	8003d02 <HAL_RCC_OscConfig+0x1e>
 8003d00:	e08d      	b.n	8003e1e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003d02:	4bc3      	ldr	r3, [pc, #780]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	220c      	movs	r2, #12
 8003d08:	4013      	ands	r3, r2
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d00e      	beq.n	8003d2c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d0e:	4bc0      	ldr	r3, [pc, #768]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	220c      	movs	r2, #12
 8003d14:	4013      	ands	r3, r2
 8003d16:	2b08      	cmp	r3, #8
 8003d18:	d116      	bne.n	8003d48 <HAL_RCC_OscConfig+0x64>
 8003d1a:	4bbd      	ldr	r3, [pc, #756]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d1c:	685a      	ldr	r2, [r3, #4]
 8003d1e:	2380      	movs	r3, #128	@ 0x80
 8003d20:	025b      	lsls	r3, r3, #9
 8003d22:	401a      	ands	r2, r3
 8003d24:	2380      	movs	r3, #128	@ 0x80
 8003d26:	025b      	lsls	r3, r3, #9
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d10d      	bne.n	8003d48 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d2c:	4bb8      	ldr	r3, [pc, #736]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	4013      	ands	r3, r2
 8003d36:	d100      	bne.n	8003d3a <HAL_RCC_OscConfig+0x56>
 8003d38:	e070      	b.n	8003e1c <HAL_RCC_OscConfig+0x138>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d000      	beq.n	8003d44 <HAL_RCC_OscConfig+0x60>
 8003d42:	e06b      	b.n	8003e1c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e2d8      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d107      	bne.n	8003d60 <HAL_RCC_OscConfig+0x7c>
 8003d50:	4baf      	ldr	r3, [pc, #700]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	4bae      	ldr	r3, [pc, #696]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d56:	2180      	movs	r1, #128	@ 0x80
 8003d58:	0249      	lsls	r1, r1, #9
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	601a      	str	r2, [r3, #0]
 8003d5e:	e02f      	b.n	8003dc0 <HAL_RCC_OscConfig+0xdc>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10c      	bne.n	8003d82 <HAL_RCC_OscConfig+0x9e>
 8003d68:	4ba9      	ldr	r3, [pc, #676]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	4ba8      	ldr	r3, [pc, #672]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d6e:	49a9      	ldr	r1, [pc, #676]	@ (8004014 <HAL_RCC_OscConfig+0x330>)
 8003d70:	400a      	ands	r2, r1
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	4ba6      	ldr	r3, [pc, #664]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	4ba5      	ldr	r3, [pc, #660]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d7a:	49a7      	ldr	r1, [pc, #668]	@ (8004018 <HAL_RCC_OscConfig+0x334>)
 8003d7c:	400a      	ands	r2, r1
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	e01e      	b.n	8003dc0 <HAL_RCC_OscConfig+0xdc>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b05      	cmp	r3, #5
 8003d88:	d10e      	bne.n	8003da8 <HAL_RCC_OscConfig+0xc4>
 8003d8a:	4ba1      	ldr	r3, [pc, #644]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	4ba0      	ldr	r3, [pc, #640]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d90:	2180      	movs	r1, #128	@ 0x80
 8003d92:	02c9      	lsls	r1, r1, #11
 8003d94:	430a      	orrs	r2, r1
 8003d96:	601a      	str	r2, [r3, #0]
 8003d98:	4b9d      	ldr	r3, [pc, #628]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	4b9c      	ldr	r3, [pc, #624]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003d9e:	2180      	movs	r1, #128	@ 0x80
 8003da0:	0249      	lsls	r1, r1, #9
 8003da2:	430a      	orrs	r2, r1
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCC_OscConfig+0xdc>
 8003da8:	4b99      	ldr	r3, [pc, #612]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	4b98      	ldr	r3, [pc, #608]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003dae:	4999      	ldr	r1, [pc, #612]	@ (8004014 <HAL_RCC_OscConfig+0x330>)
 8003db0:	400a      	ands	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	4b96      	ldr	r3, [pc, #600]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	4b95      	ldr	r3, [pc, #596]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003dba:	4997      	ldr	r1, [pc, #604]	@ (8004018 <HAL_RCC_OscConfig+0x334>)
 8003dbc:	400a      	ands	r2, r1
 8003dbe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d014      	beq.n	8003df2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc8:	f7ff fa7a 	bl	80032c0 <HAL_GetTick>
 8003dcc:	0003      	movs	r3, r0
 8003dce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dd2:	f7ff fa75 	bl	80032c0 <HAL_GetTick>
 8003dd6:	0002      	movs	r2, r0
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b64      	cmp	r3, #100	@ 0x64
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e28a      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de4:	4b8a      	ldr	r3, [pc, #552]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	2380      	movs	r3, #128	@ 0x80
 8003dea:	029b      	lsls	r3, r3, #10
 8003dec:	4013      	ands	r3, r2
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0xee>
 8003df0:	e015      	b.n	8003e1e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df2:	f7ff fa65 	bl	80032c0 <HAL_GetTick>
 8003df6:	0003      	movs	r3, r0
 8003df8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dfa:	e008      	b.n	8003e0e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dfc:	f7ff fa60 	bl	80032c0 <HAL_GetTick>
 8003e00:	0002      	movs	r2, r0
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	2b64      	cmp	r3, #100	@ 0x64
 8003e08:	d901      	bls.n	8003e0e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e275      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0e:	4b80      	ldr	r3, [pc, #512]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	2380      	movs	r3, #128	@ 0x80
 8003e14:	029b      	lsls	r3, r3, #10
 8003e16:	4013      	ands	r3, r2
 8003e18:	d1f0      	bne.n	8003dfc <HAL_RCC_OscConfig+0x118>
 8003e1a:	e000      	b.n	8003e1e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e1c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2202      	movs	r2, #2
 8003e24:	4013      	ands	r3, r2
 8003e26:	d100      	bne.n	8003e2a <HAL_RCC_OscConfig+0x146>
 8003e28:	e069      	b.n	8003efe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e2a:	4b79      	ldr	r3, [pc, #484]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	220c      	movs	r2, #12
 8003e30:	4013      	ands	r3, r2
 8003e32:	d00b      	beq.n	8003e4c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e34:	4b76      	ldr	r3, [pc, #472]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	220c      	movs	r2, #12
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	2b08      	cmp	r3, #8
 8003e3e:	d11c      	bne.n	8003e7a <HAL_RCC_OscConfig+0x196>
 8003e40:	4b73      	ldr	r3, [pc, #460]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	2380      	movs	r3, #128	@ 0x80
 8003e46:	025b      	lsls	r3, r3, #9
 8003e48:	4013      	ands	r3, r2
 8003e4a:	d116      	bne.n	8003e7a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4c:	4b70      	ldr	r3, [pc, #448]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2202      	movs	r2, #2
 8003e52:	4013      	ands	r3, r2
 8003e54:	d005      	beq.n	8003e62 <HAL_RCC_OscConfig+0x17e>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e24b      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e62:	4b6b      	ldr	r3, [pc, #428]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	22f8      	movs	r2, #248	@ 0xf8
 8003e68:	4393      	bics	r3, r2
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	00da      	lsls	r2, r3, #3
 8003e72:	4b67      	ldr	r3, [pc, #412]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e74:	430a      	orrs	r2, r1
 8003e76:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e78:	e041      	b.n	8003efe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d024      	beq.n	8003ecc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e82:	4b63      	ldr	r3, [pc, #396]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	4b62      	ldr	r3, [pc, #392]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003e88:	2101      	movs	r1, #1
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e8e:	f7ff fa17 	bl	80032c0 <HAL_GetTick>
 8003e92:	0003      	movs	r3, r0
 8003e94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e98:	f7ff fa12 	bl	80032c0 <HAL_GetTick>
 8003e9c:	0002      	movs	r2, r0
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e227      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eaa:	4b59      	ldr	r3, [pc, #356]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	d0f1      	beq.n	8003e98 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb4:	4b56      	ldr	r3, [pc, #344]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	22f8      	movs	r2, #248	@ 0xf8
 8003eba:	4393      	bics	r3, r2
 8003ebc:	0019      	movs	r1, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	00da      	lsls	r2, r3, #3
 8003ec4:	4b52      	ldr	r3, [pc, #328]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	e018      	b.n	8003efe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ecc:	4b50      	ldr	r3, [pc, #320]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	4b4f      	ldr	r3, [pc, #316]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003ed2:	2101      	movs	r1, #1
 8003ed4:	438a      	bics	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed8:	f7ff f9f2 	bl	80032c0 <HAL_GetTick>
 8003edc:	0003      	movs	r3, r0
 8003ede:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee0:	e008      	b.n	8003ef4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ee2:	f7ff f9ed 	bl	80032c0 <HAL_GetTick>
 8003ee6:	0002      	movs	r2, r0
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	1ad3      	subs	r3, r2, r3
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e202      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ef4:	4b46      	ldr	r3, [pc, #280]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	2202      	movs	r2, #2
 8003efa:	4013      	ands	r3, r2
 8003efc:	d1f1      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2208      	movs	r2, #8
 8003f04:	4013      	ands	r3, r2
 8003f06:	d036      	beq.n	8003f76 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	69db      	ldr	r3, [r3, #28]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d019      	beq.n	8003f44 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f10:	4b3f      	ldr	r3, [pc, #252]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f14:	4b3e      	ldr	r3, [pc, #248]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f16:	2101      	movs	r1, #1
 8003f18:	430a      	orrs	r2, r1
 8003f1a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f1c:	f7ff f9d0 	bl	80032c0 <HAL_GetTick>
 8003f20:	0003      	movs	r3, r0
 8003f22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f26:	f7ff f9cb 	bl	80032c0 <HAL_GetTick>
 8003f2a:	0002      	movs	r2, r0
 8003f2c:	69bb      	ldr	r3, [r7, #24]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e1e0      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f38:	4b35      	ldr	r3, [pc, #212]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	4013      	ands	r3, r2
 8003f40:	d0f1      	beq.n	8003f26 <HAL_RCC_OscConfig+0x242>
 8003f42:	e018      	b.n	8003f76 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f44:	4b32      	ldr	r3, [pc, #200]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f48:	4b31      	ldr	r3, [pc, #196]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f4a:	2101      	movs	r1, #1
 8003f4c:	438a      	bics	r2, r1
 8003f4e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f50:	f7ff f9b6 	bl	80032c0 <HAL_GetTick>
 8003f54:	0003      	movs	r3, r0
 8003f56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f5a:	f7ff f9b1 	bl	80032c0 <HAL_GetTick>
 8003f5e:	0002      	movs	r2, r0
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e1c6      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6c:	4b28      	ldr	r3, [pc, #160]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	2202      	movs	r2, #2
 8003f72:	4013      	ands	r3, r2
 8003f74:	d1f1      	bne.n	8003f5a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2204      	movs	r2, #4
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d100      	bne.n	8003f82 <HAL_RCC_OscConfig+0x29e>
 8003f80:	e0b4      	b.n	80040ec <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f82:	201f      	movs	r0, #31
 8003f84:	183b      	adds	r3, r7, r0
 8003f86:	2200      	movs	r2, #0
 8003f88:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f8a:	4b21      	ldr	r3, [pc, #132]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f8c:	69da      	ldr	r2, [r3, #28]
 8003f8e:	2380      	movs	r3, #128	@ 0x80
 8003f90:	055b      	lsls	r3, r3, #21
 8003f92:	4013      	ands	r3, r2
 8003f94:	d110      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f96:	4b1e      	ldr	r3, [pc, #120]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f98:	69da      	ldr	r2, [r3, #28]
 8003f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003f9c:	2180      	movs	r1, #128	@ 0x80
 8003f9e:	0549      	lsls	r1, r1, #21
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	61da      	str	r2, [r3, #28]
 8003fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8003fa6:	69da      	ldr	r2, [r3, #28]
 8003fa8:	2380      	movs	r3, #128	@ 0x80
 8003faa:	055b      	lsls	r3, r3, #21
 8003fac:	4013      	ands	r3, r2
 8003fae:	60fb      	str	r3, [r7, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fb2:	183b      	adds	r3, r7, r0
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fb8:	4b18      	ldr	r3, [pc, #96]	@ (800401c <HAL_RCC_OscConfig+0x338>)
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	2380      	movs	r3, #128	@ 0x80
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d11a      	bne.n	8003ffa <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fc4:	4b15      	ldr	r3, [pc, #84]	@ (800401c <HAL_RCC_OscConfig+0x338>)
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	4b14      	ldr	r3, [pc, #80]	@ (800401c <HAL_RCC_OscConfig+0x338>)
 8003fca:	2180      	movs	r1, #128	@ 0x80
 8003fcc:	0049      	lsls	r1, r1, #1
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fd2:	f7ff f975 	bl	80032c0 <HAL_GetTick>
 8003fd6:	0003      	movs	r3, r0
 8003fd8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fda:	e008      	b.n	8003fee <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fdc:	f7ff f970 	bl	80032c0 <HAL_GetTick>
 8003fe0:	0002      	movs	r2, r0
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b64      	cmp	r3, #100	@ 0x64
 8003fe8:	d901      	bls.n	8003fee <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e185      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fee:	4b0b      	ldr	r3, [pc, #44]	@ (800401c <HAL_RCC_OscConfig+0x338>)
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	2380      	movs	r3, #128	@ 0x80
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	d0f0      	beq.n	8003fdc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d10e      	bne.n	8004020 <HAL_RCC_OscConfig+0x33c>
 8004002:	4b03      	ldr	r3, [pc, #12]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8004004:	6a1a      	ldr	r2, [r3, #32]
 8004006:	4b02      	ldr	r3, [pc, #8]	@ (8004010 <HAL_RCC_OscConfig+0x32c>)
 8004008:	2101      	movs	r1, #1
 800400a:	430a      	orrs	r2, r1
 800400c:	621a      	str	r2, [r3, #32]
 800400e:	e035      	b.n	800407c <HAL_RCC_OscConfig+0x398>
 8004010:	40021000 	.word	0x40021000
 8004014:	fffeffff 	.word	0xfffeffff
 8004018:	fffbffff 	.word	0xfffbffff
 800401c:	40007000 	.word	0x40007000
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10c      	bne.n	8004042 <HAL_RCC_OscConfig+0x35e>
 8004028:	4bb6      	ldr	r3, [pc, #728]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800402a:	6a1a      	ldr	r2, [r3, #32]
 800402c:	4bb5      	ldr	r3, [pc, #724]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800402e:	2101      	movs	r1, #1
 8004030:	438a      	bics	r2, r1
 8004032:	621a      	str	r2, [r3, #32]
 8004034:	4bb3      	ldr	r3, [pc, #716]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004036:	6a1a      	ldr	r2, [r3, #32]
 8004038:	4bb2      	ldr	r3, [pc, #712]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800403a:	2104      	movs	r1, #4
 800403c:	438a      	bics	r2, r1
 800403e:	621a      	str	r2, [r3, #32]
 8004040:	e01c      	b.n	800407c <HAL_RCC_OscConfig+0x398>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b05      	cmp	r3, #5
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0x380>
 800404a:	4bae      	ldr	r3, [pc, #696]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800404c:	6a1a      	ldr	r2, [r3, #32]
 800404e:	4bad      	ldr	r3, [pc, #692]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004050:	2104      	movs	r1, #4
 8004052:	430a      	orrs	r2, r1
 8004054:	621a      	str	r2, [r3, #32]
 8004056:	4bab      	ldr	r3, [pc, #684]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004058:	6a1a      	ldr	r2, [r3, #32]
 800405a:	4baa      	ldr	r3, [pc, #680]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800405c:	2101      	movs	r1, #1
 800405e:	430a      	orrs	r2, r1
 8004060:	621a      	str	r2, [r3, #32]
 8004062:	e00b      	b.n	800407c <HAL_RCC_OscConfig+0x398>
 8004064:	4ba7      	ldr	r3, [pc, #668]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004066:	6a1a      	ldr	r2, [r3, #32]
 8004068:	4ba6      	ldr	r3, [pc, #664]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800406a:	2101      	movs	r1, #1
 800406c:	438a      	bics	r2, r1
 800406e:	621a      	str	r2, [r3, #32]
 8004070:	4ba4      	ldr	r3, [pc, #656]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004072:	6a1a      	ldr	r2, [r3, #32]
 8004074:	4ba3      	ldr	r3, [pc, #652]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004076:	2104      	movs	r1, #4
 8004078:	438a      	bics	r2, r1
 800407a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d014      	beq.n	80040ae <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004084:	f7ff f91c 	bl	80032c0 <HAL_GetTick>
 8004088:	0003      	movs	r3, r0
 800408a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408c:	e009      	b.n	80040a2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800408e:	f7ff f917 	bl	80032c0 <HAL_GetTick>
 8004092:	0002      	movs	r2, r0
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	4a9b      	ldr	r2, [pc, #620]	@ (8004308 <HAL_RCC_OscConfig+0x624>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e12b      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	4b98      	ldr	r3, [pc, #608]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	2202      	movs	r2, #2
 80040a8:	4013      	ands	r3, r2
 80040aa:	d0f0      	beq.n	800408e <HAL_RCC_OscConfig+0x3aa>
 80040ac:	e013      	b.n	80040d6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ae:	f7ff f907 	bl	80032c0 <HAL_GetTick>
 80040b2:	0003      	movs	r3, r0
 80040b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	e009      	b.n	80040cc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7ff f902 	bl	80032c0 <HAL_GetTick>
 80040bc:	0002      	movs	r2, r0
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	4a91      	ldr	r2, [pc, #580]	@ (8004308 <HAL_RCC_OscConfig+0x624>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d901      	bls.n	80040cc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	e116      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040cc:	4b8d      	ldr	r3, [pc, #564]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	2202      	movs	r2, #2
 80040d2:	4013      	ands	r3, r2
 80040d4:	d1f0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040d6:	231f      	movs	r3, #31
 80040d8:	18fb      	adds	r3, r7, r3
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e0:	4b88      	ldr	r3, [pc, #544]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80040e2:	69da      	ldr	r2, [r3, #28]
 80040e4:	4b87      	ldr	r3, [pc, #540]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80040e6:	4989      	ldr	r1, [pc, #548]	@ (800430c <HAL_RCC_OscConfig+0x628>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2210      	movs	r2, #16
 80040f2:	4013      	ands	r3, r2
 80040f4:	d063      	beq.n	80041be <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d12a      	bne.n	8004154 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80040fe:	4b81      	ldr	r3, [pc, #516]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004100:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004102:	4b80      	ldr	r3, [pc, #512]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004104:	2104      	movs	r1, #4
 8004106:	430a      	orrs	r2, r1
 8004108:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800410a:	4b7e      	ldr	r3, [pc, #504]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800410c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800410e:	4b7d      	ldr	r3, [pc, #500]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004110:	2101      	movs	r1, #1
 8004112:	430a      	orrs	r2, r1
 8004114:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004116:	f7ff f8d3 	bl	80032c0 <HAL_GetTick>
 800411a:	0003      	movs	r3, r0
 800411c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004120:	f7ff f8ce 	bl	80032c0 <HAL_GetTick>
 8004124:	0002      	movs	r2, r0
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e0e3      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004132:	4b74      	ldr	r3, [pc, #464]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	2202      	movs	r2, #2
 8004138:	4013      	ands	r3, r2
 800413a:	d0f1      	beq.n	8004120 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800413c:	4b71      	ldr	r3, [pc, #452]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800413e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004140:	22f8      	movs	r2, #248	@ 0xf8
 8004142:	4393      	bics	r3, r2
 8004144:	0019      	movs	r1, r3
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	00da      	lsls	r2, r3, #3
 800414c:	4b6d      	ldr	r3, [pc, #436]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800414e:	430a      	orrs	r2, r1
 8004150:	635a      	str	r2, [r3, #52]	@ 0x34
 8004152:	e034      	b.n	80041be <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	3305      	adds	r3, #5
 800415a:	d111      	bne.n	8004180 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800415c:	4b69      	ldr	r3, [pc, #420]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800415e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004160:	4b68      	ldr	r3, [pc, #416]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004162:	2104      	movs	r1, #4
 8004164:	438a      	bics	r2, r1
 8004166:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004168:	4b66      	ldr	r3, [pc, #408]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800416a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416c:	22f8      	movs	r2, #248	@ 0xf8
 800416e:	4393      	bics	r3, r2
 8004170:	0019      	movs	r1, r3
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	699b      	ldr	r3, [r3, #24]
 8004176:	00da      	lsls	r2, r3, #3
 8004178:	4b62      	ldr	r3, [pc, #392]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800417a:	430a      	orrs	r2, r1
 800417c:	635a      	str	r2, [r3, #52]	@ 0x34
 800417e:	e01e      	b.n	80041be <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004180:	4b60      	ldr	r3, [pc, #384]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004184:	4b5f      	ldr	r3, [pc, #380]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004186:	2104      	movs	r1, #4
 8004188:	430a      	orrs	r2, r1
 800418a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800418c:	4b5d      	ldr	r3, [pc, #372]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800418e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004190:	4b5c      	ldr	r3, [pc, #368]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004192:	2101      	movs	r1, #1
 8004194:	438a      	bics	r2, r1
 8004196:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004198:	f7ff f892 	bl	80032c0 <HAL_GetTick>
 800419c:	0003      	movs	r3, r0
 800419e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041a2:	f7ff f88d 	bl	80032c0 <HAL_GetTick>
 80041a6:	0002      	movs	r2, r0
 80041a8:	69bb      	ldr	r3, [r7, #24]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e0a2      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80041b4:	4b53      	ldr	r3, [pc, #332]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80041b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b8:	2202      	movs	r2, #2
 80041ba:	4013      	ands	r3, r2
 80041bc:	d1f1      	bne.n	80041a2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d100      	bne.n	80041c8 <HAL_RCC_OscConfig+0x4e4>
 80041c6:	e097      	b.n	80042f8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041c8:	4b4e      	ldr	r3, [pc, #312]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	220c      	movs	r2, #12
 80041ce:	4013      	ands	r3, r2
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d100      	bne.n	80041d6 <HAL_RCC_OscConfig+0x4f2>
 80041d4:	e06b      	b.n	80042ae <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d14c      	bne.n	8004278 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041de:	4b49      	ldr	r3, [pc, #292]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b48      	ldr	r3, [pc, #288]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80041e4:	494a      	ldr	r1, [pc, #296]	@ (8004310 <HAL_RCC_OscConfig+0x62c>)
 80041e6:	400a      	ands	r2, r1
 80041e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ea:	f7ff f869 	bl	80032c0 <HAL_GetTick>
 80041ee:	0003      	movs	r3, r0
 80041f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f2:	e008      	b.n	8004206 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041f4:	f7ff f864 	bl	80032c0 <HAL_GetTick>
 80041f8:	0002      	movs	r2, r0
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e079      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004206:	4b3f      	ldr	r3, [pc, #252]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	2380      	movs	r3, #128	@ 0x80
 800420c:	049b      	lsls	r3, r3, #18
 800420e:	4013      	ands	r3, r2
 8004210:	d1f0      	bne.n	80041f4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004212:	4b3c      	ldr	r3, [pc, #240]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	220f      	movs	r2, #15
 8004218:	4393      	bics	r3, r2
 800421a:	0019      	movs	r1, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004220:	4b38      	ldr	r3, [pc, #224]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004222:	430a      	orrs	r2, r1
 8004224:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004226:	4b37      	ldr	r3, [pc, #220]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	4a3a      	ldr	r2, [pc, #232]	@ (8004314 <HAL_RCC_OscConfig+0x630>)
 800422c:	4013      	ands	r3, r2
 800422e:	0019      	movs	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004238:	431a      	orrs	r2, r3
 800423a:	4b32      	ldr	r3, [pc, #200]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800423c:	430a      	orrs	r2, r1
 800423e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004240:	4b30      	ldr	r3, [pc, #192]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4b2f      	ldr	r3, [pc, #188]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 8004246:	2180      	movs	r1, #128	@ 0x80
 8004248:	0449      	lsls	r1, r1, #17
 800424a:	430a      	orrs	r2, r1
 800424c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424e:	f7ff f837 	bl	80032c0 <HAL_GetTick>
 8004252:	0003      	movs	r3, r0
 8004254:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004256:	e008      	b.n	800426a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004258:	f7ff f832 	bl	80032c0 <HAL_GetTick>
 800425c:	0002      	movs	r2, r0
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d901      	bls.n	800426a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e047      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800426a:	4b26      	ldr	r3, [pc, #152]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	2380      	movs	r3, #128	@ 0x80
 8004270:	049b      	lsls	r3, r3, #18
 8004272:	4013      	ands	r3, r2
 8004274:	d0f0      	beq.n	8004258 <HAL_RCC_OscConfig+0x574>
 8004276:	e03f      	b.n	80042f8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004278:	4b22      	ldr	r3, [pc, #136]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	4b21      	ldr	r3, [pc, #132]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 800427e:	4924      	ldr	r1, [pc, #144]	@ (8004310 <HAL_RCC_OscConfig+0x62c>)
 8004280:	400a      	ands	r2, r1
 8004282:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004284:	f7ff f81c 	bl	80032c0 <HAL_GetTick>
 8004288:	0003      	movs	r3, r0
 800428a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800428e:	f7ff f817 	bl	80032c0 <HAL_GetTick>
 8004292:	0002      	movs	r2, r0
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e02c      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a0:	4b18      	ldr	r3, [pc, #96]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	2380      	movs	r3, #128	@ 0x80
 80042a6:	049b      	lsls	r3, r3, #18
 80042a8:	4013      	ands	r3, r2
 80042aa:	d1f0      	bne.n	800428e <HAL_RCC_OscConfig+0x5aa>
 80042ac:	e024      	b.n	80042f8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d101      	bne.n	80042ba <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e01f      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80042ba:	4b12      	ldr	r3, [pc, #72]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80042c0:	4b10      	ldr	r3, [pc, #64]	@ (8004304 <HAL_RCC_OscConfig+0x620>)
 80042c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	2380      	movs	r3, #128	@ 0x80
 80042ca:	025b      	lsls	r3, r3, #9
 80042cc:	401a      	ands	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d10e      	bne.n	80042f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	220f      	movs	r2, #15
 80042da:	401a      	ands	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d107      	bne.n	80042f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	23f0      	movs	r3, #240	@ 0xf0
 80042e8:	039b      	lsls	r3, r3, #14
 80042ea:	401a      	ands	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d001      	beq.n	80042f8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e000      	b.n	80042fa <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	0018      	movs	r0, r3
 80042fc:	46bd      	mov	sp, r7
 80042fe:	b008      	add	sp, #32
 8004300:	bd80      	pop	{r7, pc}
 8004302:	46c0      	nop			@ (mov r8, r8)
 8004304:	40021000 	.word	0x40021000
 8004308:	00001388 	.word	0x00001388
 800430c:	efffffff 	.word	0xefffffff
 8004310:	feffffff 	.word	0xfeffffff
 8004314:	ffc2ffff 	.word	0xffc2ffff

08004318 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d101      	bne.n	800432c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e0b3      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800432c:	4b5b      	ldr	r3, [pc, #364]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2201      	movs	r2, #1
 8004332:	4013      	ands	r3, r2
 8004334:	683a      	ldr	r2, [r7, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d911      	bls.n	800435e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800433a:	4b58      	ldr	r3, [pc, #352]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2201      	movs	r2, #1
 8004340:	4393      	bics	r3, r2
 8004342:	0019      	movs	r1, r3
 8004344:	4b55      	ldr	r3, [pc, #340]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800434c:	4b53      	ldr	r3, [pc, #332]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2201      	movs	r2, #1
 8004352:	4013      	ands	r3, r2
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	429a      	cmp	r2, r3
 8004358:	d001      	beq.n	800435e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e09a      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2202      	movs	r2, #2
 8004364:	4013      	ands	r3, r2
 8004366:	d015      	beq.n	8004394 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2204      	movs	r2, #4
 800436e:	4013      	ands	r3, r2
 8004370:	d006      	beq.n	8004380 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004372:	4b4b      	ldr	r3, [pc, #300]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	4b4a      	ldr	r3, [pc, #296]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004378:	21e0      	movs	r1, #224	@ 0xe0
 800437a:	00c9      	lsls	r1, r1, #3
 800437c:	430a      	orrs	r2, r1
 800437e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004380:	4b47      	ldr	r3, [pc, #284]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	22f0      	movs	r2, #240	@ 0xf0
 8004386:	4393      	bics	r3, r2
 8004388:	0019      	movs	r1, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	4b44      	ldr	r3, [pc, #272]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004390:	430a      	orrs	r2, r1
 8004392:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2201      	movs	r2, #1
 800439a:	4013      	ands	r3, r2
 800439c:	d040      	beq.n	8004420 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a6:	4b3e      	ldr	r3, [pc, #248]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	2380      	movs	r3, #128	@ 0x80
 80043ac:	029b      	lsls	r3, r3, #10
 80043ae:	4013      	ands	r3, r2
 80043b0:	d114      	bne.n	80043dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e06e      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d107      	bne.n	80043ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043be:	4b38      	ldr	r3, [pc, #224]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	2380      	movs	r3, #128	@ 0x80
 80043c4:	049b      	lsls	r3, r3, #18
 80043c6:	4013      	ands	r3, r2
 80043c8:	d108      	bne.n	80043dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	e062      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ce:	4b34      	ldr	r3, [pc, #208]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2202      	movs	r2, #2
 80043d4:	4013      	ands	r3, r2
 80043d6:	d101      	bne.n	80043dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e05b      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043dc:	4b30      	ldr	r3, [pc, #192]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	2203      	movs	r2, #3
 80043e2:	4393      	bics	r3, r2
 80043e4:	0019      	movs	r1, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	4b2d      	ldr	r3, [pc, #180]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 80043ec:	430a      	orrs	r2, r1
 80043ee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043f0:	f7fe ff66 	bl	80032c0 <HAL_GetTick>
 80043f4:	0003      	movs	r3, r0
 80043f6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043f8:	e009      	b.n	800440e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043fa:	f7fe ff61 	bl	80032c0 <HAL_GetTick>
 80043fe:	0002      	movs	r2, r0
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	4a27      	ldr	r2, [pc, #156]	@ (80044a4 <HAL_RCC_ClockConfig+0x18c>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d901      	bls.n	800440e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e042      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800440e:	4b24      	ldr	r3, [pc, #144]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	220c      	movs	r2, #12
 8004414:	401a      	ands	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	429a      	cmp	r2, r3
 800441e:	d1ec      	bne.n	80043fa <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004420:	4b1e      	ldr	r3, [pc, #120]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2201      	movs	r2, #1
 8004426:	4013      	ands	r3, r2
 8004428:	683a      	ldr	r2, [r7, #0]
 800442a:	429a      	cmp	r2, r3
 800442c:	d211      	bcs.n	8004452 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800442e:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2201      	movs	r2, #1
 8004434:	4393      	bics	r3, r2
 8004436:	0019      	movs	r1, r3
 8004438:	4b18      	ldr	r3, [pc, #96]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004440:	4b16      	ldr	r3, [pc, #88]	@ (800449c <HAL_RCC_ClockConfig+0x184>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2201      	movs	r2, #1
 8004446:	4013      	ands	r3, r2
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	429a      	cmp	r2, r3
 800444c:	d001      	beq.n	8004452 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e020      	b.n	8004494 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2204      	movs	r2, #4
 8004458:	4013      	ands	r3, r2
 800445a:	d009      	beq.n	8004470 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800445c:	4b10      	ldr	r3, [pc, #64]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a11      	ldr	r2, [pc, #68]	@ (80044a8 <HAL_RCC_ClockConfig+0x190>)
 8004462:	4013      	ands	r3, r2
 8004464:	0019      	movs	r1, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 800446c:	430a      	orrs	r2, r1
 800446e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004470:	f000 f820 	bl	80044b4 <HAL_RCC_GetSysClockFreq>
 8004474:	0001      	movs	r1, r0
 8004476:	4b0a      	ldr	r3, [pc, #40]	@ (80044a0 <HAL_RCC_ClockConfig+0x188>)
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	091b      	lsrs	r3, r3, #4
 800447c:	220f      	movs	r2, #15
 800447e:	4013      	ands	r3, r2
 8004480:	4a0a      	ldr	r2, [pc, #40]	@ (80044ac <HAL_RCC_ClockConfig+0x194>)
 8004482:	5cd3      	ldrb	r3, [r2, r3]
 8004484:	000a      	movs	r2, r1
 8004486:	40da      	lsrs	r2, r3
 8004488:	4b09      	ldr	r3, [pc, #36]	@ (80044b0 <HAL_RCC_ClockConfig+0x198>)
 800448a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800448c:	2003      	movs	r0, #3
 800448e:	f7fe fed1 	bl	8003234 <HAL_InitTick>
  
  return HAL_OK;
 8004492:	2300      	movs	r3, #0
}
 8004494:	0018      	movs	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	b004      	add	sp, #16
 800449a:	bd80      	pop	{r7, pc}
 800449c:	40022000 	.word	0x40022000
 80044a0:	40021000 	.word	0x40021000
 80044a4:	00001388 	.word	0x00001388
 80044a8:	fffff8ff 	.word	0xfffff8ff
 80044ac:	080085bc 	.word	0x080085bc
 80044b0:	20000000 	.word	0x20000000

080044b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	60fb      	str	r3, [r7, #12]
 80044be:	2300      	movs	r3, #0
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	2300      	movs	r3, #0
 80044c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80044ca:	2300      	movs	r3, #0
 80044cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80044ce:	4b20      	ldr	r3, [pc, #128]	@ (8004550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	220c      	movs	r2, #12
 80044d8:	4013      	ands	r3, r2
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d002      	beq.n	80044e4 <HAL_RCC_GetSysClockFreq+0x30>
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d003      	beq.n	80044ea <HAL_RCC_GetSysClockFreq+0x36>
 80044e2:	e02c      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004554 <HAL_RCC_GetSysClockFreq+0xa0>)
 80044e6:	613b      	str	r3, [r7, #16]
      break;
 80044e8:	e02c      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	0c9b      	lsrs	r3, r3, #18
 80044ee:	220f      	movs	r2, #15
 80044f0:	4013      	ands	r3, r2
 80044f2:	4a19      	ldr	r2, [pc, #100]	@ (8004558 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044f4:	5cd3      	ldrb	r3, [r2, r3]
 80044f6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80044f8:	4b15      	ldr	r3, [pc, #84]	@ (8004550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	220f      	movs	r2, #15
 80044fe:	4013      	ands	r3, r2
 8004500:	4a16      	ldr	r2, [pc, #88]	@ (800455c <HAL_RCC_GetSysClockFreq+0xa8>)
 8004502:	5cd3      	ldrb	r3, [r2, r3]
 8004504:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	2380      	movs	r3, #128	@ 0x80
 800450a:	025b      	lsls	r3, r3, #9
 800450c:	4013      	ands	r3, r2
 800450e:	d009      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004510:	68b9      	ldr	r1, [r7, #8]
 8004512:	4810      	ldr	r0, [pc, #64]	@ (8004554 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004514:	f7fb fe14 	bl	8000140 <__udivsi3>
 8004518:	0003      	movs	r3, r0
 800451a:	001a      	movs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4353      	muls	r3, r2
 8004520:	617b      	str	r3, [r7, #20]
 8004522:	e009      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004524:	6879      	ldr	r1, [r7, #4]
 8004526:	000a      	movs	r2, r1
 8004528:	0152      	lsls	r2, r2, #5
 800452a:	1a52      	subs	r2, r2, r1
 800452c:	0193      	lsls	r3, r2, #6
 800452e:	1a9b      	subs	r3, r3, r2
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	185b      	adds	r3, r3, r1
 8004534:	021b      	lsls	r3, r3, #8
 8004536:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	613b      	str	r3, [r7, #16]
      break;
 800453c:	e002      	b.n	8004544 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800453e:	4b05      	ldr	r3, [pc, #20]	@ (8004554 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004540:	613b      	str	r3, [r7, #16]
      break;
 8004542:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004544:	693b      	ldr	r3, [r7, #16]
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b006      	add	sp, #24
 800454c:	bd80      	pop	{r7, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	40021000 	.word	0x40021000
 8004554:	007a1200 	.word	0x007a1200
 8004558:	080085d4 	.word	0x080085d4
 800455c:	080085e4 	.word	0x080085e4

08004560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004564:	4b02      	ldr	r3, [pc, #8]	@ (8004570 <HAL_RCC_GetHCLKFreq+0x10>)
 8004566:	681b      	ldr	r3, [r3, #0]
}
 8004568:	0018      	movs	r0, r3
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	46c0      	nop			@ (mov r8, r8)
 8004570:	20000000 	.word	0x20000000

08004574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004578:	f7ff fff2 	bl	8004560 <HAL_RCC_GetHCLKFreq>
 800457c:	0001      	movs	r1, r0
 800457e:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	0a1b      	lsrs	r3, r3, #8
 8004584:	2207      	movs	r2, #7
 8004586:	4013      	ands	r3, r2
 8004588:	4a04      	ldr	r2, [pc, #16]	@ (800459c <HAL_RCC_GetPCLK1Freq+0x28>)
 800458a:	5cd3      	ldrb	r3, [r2, r3]
 800458c:	40d9      	lsrs	r1, r3
 800458e:	000b      	movs	r3, r1
}    
 8004590:	0018      	movs	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	46c0      	nop			@ (mov r8, r8)
 8004598:	40021000 	.word	0x40021000
 800459c:	080085cc 	.word	0x080085cc

080045a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b086      	sub	sp, #24
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	2380      	movs	r3, #128	@ 0x80
 80045b6:	025b      	lsls	r3, r3, #9
 80045b8:	4013      	ands	r3, r2
 80045ba:	d100      	bne.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80045bc:	e08e      	b.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80045be:	2017      	movs	r0, #23
 80045c0:	183b      	adds	r3, r7, r0
 80045c2:	2200      	movs	r2, #0
 80045c4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045c6:	4b57      	ldr	r3, [pc, #348]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045c8:	69da      	ldr	r2, [r3, #28]
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	055b      	lsls	r3, r3, #21
 80045ce:	4013      	ands	r3, r2
 80045d0:	d110      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80045d2:	4b54      	ldr	r3, [pc, #336]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045d4:	69da      	ldr	r2, [r3, #28]
 80045d6:	4b53      	ldr	r3, [pc, #332]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045d8:	2180      	movs	r1, #128	@ 0x80
 80045da:	0549      	lsls	r1, r1, #21
 80045dc:	430a      	orrs	r2, r1
 80045de:	61da      	str	r2, [r3, #28]
 80045e0:	4b50      	ldr	r3, [pc, #320]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80045e2:	69da      	ldr	r2, [r3, #28]
 80045e4:	2380      	movs	r3, #128	@ 0x80
 80045e6:	055b      	lsls	r3, r3, #21
 80045e8:	4013      	ands	r3, r2
 80045ea:	60bb      	str	r3, [r7, #8]
 80045ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045ee:	183b      	adds	r3, r7, r0
 80045f0:	2201      	movs	r2, #1
 80045f2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f4:	4b4c      	ldr	r3, [pc, #304]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	2380      	movs	r3, #128	@ 0x80
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	4013      	ands	r3, r2
 80045fe:	d11a      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004600:	4b49      	ldr	r3, [pc, #292]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	4b48      	ldr	r3, [pc, #288]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8004606:	2180      	movs	r1, #128	@ 0x80
 8004608:	0049      	lsls	r1, r1, #1
 800460a:	430a      	orrs	r2, r1
 800460c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fe fe57 	bl	80032c0 <HAL_GetTick>
 8004612:	0003      	movs	r3, r0
 8004614:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004616:	e008      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004618:	f7fe fe52 	bl	80032c0 <HAL_GetTick>
 800461c:	0002      	movs	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b64      	cmp	r3, #100	@ 0x64
 8004624:	d901      	bls.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e077      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800462a:	4b3f      	ldr	r3, [pc, #252]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	2380      	movs	r3, #128	@ 0x80
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	4013      	ands	r3, r2
 8004634:	d0f0      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004636:	4b3b      	ldr	r3, [pc, #236]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004638:	6a1a      	ldr	r2, [r3, #32]
 800463a:	23c0      	movs	r3, #192	@ 0xc0
 800463c:	009b      	lsls	r3, r3, #2
 800463e:	4013      	ands	r3, r2
 8004640:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d034      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	23c0      	movs	r3, #192	@ 0xc0
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4013      	ands	r3, r2
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	429a      	cmp	r2, r3
 8004656:	d02c      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004658:	4b32      	ldr	r3, [pc, #200]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	4a33      	ldr	r2, [pc, #204]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800465e:	4013      	ands	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004662:	4b30      	ldr	r3, [pc, #192]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004664:	6a1a      	ldr	r2, [r3, #32]
 8004666:	4b2f      	ldr	r3, [pc, #188]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004668:	2180      	movs	r1, #128	@ 0x80
 800466a:	0249      	lsls	r1, r1, #9
 800466c:	430a      	orrs	r2, r1
 800466e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004672:	6a1a      	ldr	r2, [r3, #32]
 8004674:	4b2b      	ldr	r3, [pc, #172]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004676:	492e      	ldr	r1, [pc, #184]	@ (8004730 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004678:	400a      	ands	r2, r1
 800467a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800467c:	4b29      	ldr	r3, [pc, #164]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	4013      	ands	r3, r2
 8004688:	d013      	beq.n	80046b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468a:	f7fe fe19 	bl	80032c0 <HAL_GetTick>
 800468e:	0003      	movs	r3, r0
 8004690:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004692:	e009      	b.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004694:	f7fe fe14 	bl	80032c0 <HAL_GetTick>
 8004698:	0002      	movs	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	4a25      	ldr	r2, [pc, #148]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e038      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	2202      	movs	r2, #2
 80046ae:	4013      	ands	r3, r2
 80046b0:	d0f0      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046b2:	4b1c      	ldr	r3, [pc, #112]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	4a1d      	ldr	r2, [pc, #116]	@ (800472c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80046b8:	4013      	ands	r3, r2
 80046ba:	0019      	movs	r1, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	4b18      	ldr	r3, [pc, #96]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046c2:	430a      	orrs	r2, r1
 80046c4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80046c6:	2317      	movs	r3, #23
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d105      	bne.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046d0:	4b14      	ldr	r3, [pc, #80]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046d2:	69da      	ldr	r2, [r3, #28]
 80046d4:	4b13      	ldr	r3, [pc, #76]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046d6:	4918      	ldr	r1, [pc, #96]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 80046d8:	400a      	ands	r2, r1
 80046da:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2201      	movs	r2, #1
 80046e2:	4013      	ands	r3, r2
 80046e4:	d009      	beq.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80046e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ea:	2203      	movs	r2, #3
 80046ec:	4393      	bics	r3, r2
 80046ee:	0019      	movs	r1, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689a      	ldr	r2, [r3, #8]
 80046f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80046f6:	430a      	orrs	r2, r1
 80046f8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2220      	movs	r2, #32
 8004700:	4013      	ands	r3, r2
 8004702:	d009      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004704:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004708:	2210      	movs	r2, #16
 800470a:	4393      	bics	r3, r2
 800470c:	0019      	movs	r1, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	4b04      	ldr	r3, [pc, #16]	@ (8004724 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004714:	430a      	orrs	r2, r1
 8004716:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	0018      	movs	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	b006      	add	sp, #24
 8004720:	bd80      	pop	{r7, pc}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	40021000 	.word	0x40021000
 8004728:	40007000 	.word	0x40007000
 800472c:	fffffcff 	.word	0xfffffcff
 8004730:	fffeffff 	.word	0xfffeffff
 8004734:	00001388 	.word	0x00001388
 8004738:	efffffff 	.word	0xefffffff

0800473c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e0a8      	b.n	80048a0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004752:	2b00      	cmp	r3, #0
 8004754:	d109      	bne.n	800476a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	2382      	movs	r3, #130	@ 0x82
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	429a      	cmp	r2, r3
 8004760:	d009      	beq.n	8004776 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	61da      	str	r2, [r3, #28]
 8004768:	e005      	b.n	8004776 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	225d      	movs	r2, #93	@ 0x5d
 8004780:	5c9b      	ldrb	r3, [r3, r2]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d107      	bne.n	8004798 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	225c      	movs	r2, #92	@ 0x5c
 800478c:	2100      	movs	r1, #0
 800478e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	0018      	movs	r0, r3
 8004794:	f7fe fb64 	bl	8002e60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	225d      	movs	r2, #93	@ 0x5d
 800479c:	2102      	movs	r1, #2
 800479e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2140      	movs	r1, #64	@ 0x40
 80047ac:	438a      	bics	r2, r1
 80047ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	23e0      	movs	r3, #224	@ 0xe0
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d902      	bls.n	80047c2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80047bc:	2300      	movs	r3, #0
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	e002      	b.n	80047c8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80047c2:	2380      	movs	r3, #128	@ 0x80
 80047c4:	015b      	lsls	r3, r3, #5
 80047c6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	23f0      	movs	r3, #240	@ 0xf0
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d008      	beq.n	80047e6 <HAL_SPI_Init+0xaa>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68da      	ldr	r2, [r3, #12]
 80047d8:	23e0      	movs	r3, #224	@ 0xe0
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	429a      	cmp	r2, r3
 80047de:	d002      	beq.n	80047e6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685a      	ldr	r2, [r3, #4]
 80047ea:	2382      	movs	r3, #130	@ 0x82
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	401a      	ands	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6899      	ldr	r1, [r3, #8]
 80047f4:	2384      	movs	r3, #132	@ 0x84
 80047f6:	021b      	lsls	r3, r3, #8
 80047f8:	400b      	ands	r3, r1
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	2102      	movs	r1, #2
 8004802:	400b      	ands	r3, r1
 8004804:	431a      	orrs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	695b      	ldr	r3, [r3, #20]
 800480a:	2101      	movs	r1, #1
 800480c:	400b      	ands	r3, r1
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6999      	ldr	r1, [r3, #24]
 8004814:	2380      	movs	r3, #128	@ 0x80
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	400b      	ands	r3, r1
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	2138      	movs	r1, #56	@ 0x38
 8004822:	400b      	ands	r3, r1
 8004824:	431a      	orrs	r2, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	2180      	movs	r1, #128	@ 0x80
 800482c:	400b      	ands	r3, r1
 800482e:	431a      	orrs	r2, r3
 8004830:	0011      	movs	r1, r2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004836:	2380      	movs	r3, #128	@ 0x80
 8004838:	019b      	lsls	r3, r3, #6
 800483a:	401a      	ands	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	430a      	orrs	r2, r1
 8004842:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	699b      	ldr	r3, [r3, #24]
 8004848:	0c1b      	lsrs	r3, r3, #16
 800484a:	2204      	movs	r2, #4
 800484c:	401a      	ands	r2, r3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004852:	2110      	movs	r1, #16
 8004854:	400b      	ands	r3, r1
 8004856:	431a      	orrs	r2, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485c:	2108      	movs	r1, #8
 800485e:	400b      	ands	r3, r1
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68d9      	ldr	r1, [r3, #12]
 8004866:	23f0      	movs	r3, #240	@ 0xf0
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	400b      	ands	r3, r1
 800486c:	431a      	orrs	r2, r3
 800486e:	0011      	movs	r1, r2
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	2380      	movs	r3, #128	@ 0x80
 8004874:	015b      	lsls	r3, r3, #5
 8004876:	401a      	ands	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	430a      	orrs	r2, r1
 800487e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	69da      	ldr	r2, [r3, #28]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4907      	ldr	r1, [pc, #28]	@ (80048a8 <HAL_SPI_Init+0x16c>)
 800488c:	400a      	ands	r2, r1
 800488e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	225d      	movs	r2, #93	@ 0x5d
 800489a:	2101      	movs	r1, #1
 800489c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	0018      	movs	r0, r3
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b004      	add	sp, #16
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	fffff7ff 	.word	0xfffff7ff

080048ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e042      	b.n	8004944 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	223d      	movs	r2, #61	@ 0x3d
 80048c2:	5c9b      	ldrb	r3, [r3, r2]
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d107      	bne.n	80048da <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	223c      	movs	r2, #60	@ 0x3c
 80048ce:	2100      	movs	r1, #0
 80048d0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f7fe fb11 	bl	8002efc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	223d      	movs	r2, #61	@ 0x3d
 80048de:	2102      	movs	r1, #2
 80048e0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	3304      	adds	r3, #4
 80048ea:	0019      	movs	r1, r3
 80048ec:	0010      	movs	r0, r2
 80048ee:	f000 f94d 	bl	8004b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2246      	movs	r2, #70	@ 0x46
 80048f6:	2101      	movs	r1, #1
 80048f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	223e      	movs	r2, #62	@ 0x3e
 80048fe:	2101      	movs	r1, #1
 8004900:	5499      	strb	r1, [r3, r2]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	223f      	movs	r2, #63	@ 0x3f
 8004906:	2101      	movs	r1, #1
 8004908:	5499      	strb	r1, [r3, r2]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2240      	movs	r2, #64	@ 0x40
 800490e:	2101      	movs	r1, #1
 8004910:	5499      	strb	r1, [r3, r2]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2241      	movs	r2, #65	@ 0x41
 8004916:	2101      	movs	r1, #1
 8004918:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2242      	movs	r2, #66	@ 0x42
 800491e:	2101      	movs	r1, #1
 8004920:	5499      	strb	r1, [r3, r2]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2243      	movs	r2, #67	@ 0x43
 8004926:	2101      	movs	r1, #1
 8004928:	5499      	strb	r1, [r3, r2]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2244      	movs	r2, #68	@ 0x44
 800492e:	2101      	movs	r1, #1
 8004930:	5499      	strb	r1, [r3, r2]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2245      	movs	r2, #69	@ 0x45
 8004936:	2101      	movs	r1, #1
 8004938:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	223d      	movs	r2, #61	@ 0x3d
 800493e:	2101      	movs	r1, #1
 8004940:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004942:	2300      	movs	r3, #0
}
 8004944:	0018      	movs	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	b002      	add	sp, #8
 800494a:	bd80      	pop	{r7, pc}

0800494c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b084      	sub	sp, #16
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	223d      	movs	r2, #61	@ 0x3d
 8004958:	5c9b      	ldrb	r3, [r3, r2]
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d001      	beq.n	8004964 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e035      	b.n	80049d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	223d      	movs	r2, #61	@ 0x3d
 8004968:	2102      	movs	r1, #2
 800496a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2101      	movs	r1, #1
 8004978:	430a      	orrs	r2, r1
 800497a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a15      	ldr	r2, [pc, #84]	@ (80049d8 <HAL_TIM_Base_Start_IT+0x8c>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d009      	beq.n	800499a <HAL_TIM_Base_Start_IT+0x4e>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a14      	ldr	r2, [pc, #80]	@ (80049dc <HAL_TIM_Base_Start_IT+0x90>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d004      	beq.n	800499a <HAL_TIM_Base_Start_IT+0x4e>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a12      	ldr	r2, [pc, #72]	@ (80049e0 <HAL_TIM_Base_Start_IT+0x94>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d111      	bne.n	80049be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2207      	movs	r2, #7
 80049a2:	4013      	ands	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b06      	cmp	r3, #6
 80049aa:	d010      	beq.n	80049ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2101      	movs	r1, #1
 80049b8:	430a      	orrs	r2, r1
 80049ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049bc:	e007      	b.n	80049ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2101      	movs	r1, #1
 80049ca:	430a      	orrs	r2, r1
 80049cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049ce:	2300      	movs	r3, #0
}
 80049d0:	0018      	movs	r0, r3
 80049d2:	46bd      	mov	sp, r7
 80049d4:	b004      	add	sp, #16
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40012c00 	.word	0x40012c00
 80049dc:	40000400 	.word	0x40000400
 80049e0:	40014000 	.word	0x40014000

080049e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80049ee:	230f      	movs	r3, #15
 80049f0:	18fb      	adds	r3, r7, r3
 80049f2:	2200      	movs	r2, #0
 80049f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	223c      	movs	r2, #60	@ 0x3c
 80049fa:	5c9b      	ldrb	r3, [r3, r2]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_TIM_ConfigClockSource+0x20>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e0bc      	b.n	8004b7e <HAL_TIM_ConfigClockSource+0x19a>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	223c      	movs	r2, #60	@ 0x3c
 8004a08:	2101      	movs	r1, #1
 8004a0a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	223d      	movs	r2, #61	@ 0x3d
 8004a10:	2102      	movs	r1, #2
 8004a12:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2277      	movs	r2, #119	@ 0x77
 8004a20:	4393      	bics	r3, r2
 8004a22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4a58      	ldr	r2, [pc, #352]	@ (8004b88 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2280      	movs	r2, #128	@ 0x80
 8004a3a:	0192      	lsls	r2, r2, #6
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d040      	beq.n	8004ac2 <HAL_TIM_ConfigClockSource+0xde>
 8004a40:	2280      	movs	r2, #128	@ 0x80
 8004a42:	0192      	lsls	r2, r2, #6
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d900      	bls.n	8004a4a <HAL_TIM_ConfigClockSource+0x66>
 8004a48:	e088      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a4a:	2280      	movs	r2, #128	@ 0x80
 8004a4c:	0152      	lsls	r2, r2, #5
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d100      	bne.n	8004a54 <HAL_TIM_ConfigClockSource+0x70>
 8004a52:	e088      	b.n	8004b66 <HAL_TIM_ConfigClockSource+0x182>
 8004a54:	2280      	movs	r2, #128	@ 0x80
 8004a56:	0152      	lsls	r2, r2, #5
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d900      	bls.n	8004a5e <HAL_TIM_ConfigClockSource+0x7a>
 8004a5c:	e07e      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a5e:	2b70      	cmp	r3, #112	@ 0x70
 8004a60:	d018      	beq.n	8004a94 <HAL_TIM_ConfigClockSource+0xb0>
 8004a62:	d900      	bls.n	8004a66 <HAL_TIM_ConfigClockSource+0x82>
 8004a64:	e07a      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a66:	2b60      	cmp	r3, #96	@ 0x60
 8004a68:	d04f      	beq.n	8004b0a <HAL_TIM_ConfigClockSource+0x126>
 8004a6a:	d900      	bls.n	8004a6e <HAL_TIM_ConfigClockSource+0x8a>
 8004a6c:	e076      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a6e:	2b50      	cmp	r3, #80	@ 0x50
 8004a70:	d03b      	beq.n	8004aea <HAL_TIM_ConfigClockSource+0x106>
 8004a72:	d900      	bls.n	8004a76 <HAL_TIM_ConfigClockSource+0x92>
 8004a74:	e072      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a76:	2b40      	cmp	r3, #64	@ 0x40
 8004a78:	d057      	beq.n	8004b2a <HAL_TIM_ConfigClockSource+0x146>
 8004a7a:	d900      	bls.n	8004a7e <HAL_TIM_ConfigClockSource+0x9a>
 8004a7c:	e06e      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a7e:	2b30      	cmp	r3, #48	@ 0x30
 8004a80:	d063      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x166>
 8004a82:	d86b      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	d060      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x166>
 8004a88:	d868      	bhi.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d05d      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x166>
 8004a8e:	2b10      	cmp	r3, #16
 8004a90:	d05b      	beq.n	8004b4a <HAL_TIM_ConfigClockSource+0x166>
 8004a92:	e063      	b.n	8004b5c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aa4:	f000 f970 	bl	8004d88 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2277      	movs	r2, #119	@ 0x77
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68ba      	ldr	r2, [r7, #8]
 8004abe:	609a      	str	r2, [r3, #8]
      break;
 8004ac0:	e052      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ad2:	f000 f959 	bl	8004d88 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689a      	ldr	r2, [r3, #8]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2180      	movs	r1, #128	@ 0x80
 8004ae2:	01c9      	lsls	r1, r1, #7
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	609a      	str	r2, [r3, #8]
      break;
 8004ae8:	e03e      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004af6:	001a      	movs	r2, r3
 8004af8:	f000 f8cc 	bl	8004c94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2150      	movs	r1, #80	@ 0x50
 8004b02:	0018      	movs	r0, r3
 8004b04:	f000 f926 	bl	8004d54 <TIM_ITRx_SetConfig>
      break;
 8004b08:	e02e      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b16:	001a      	movs	r2, r3
 8004b18:	f000 f8ea 	bl	8004cf0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	2160      	movs	r1, #96	@ 0x60
 8004b22:	0018      	movs	r0, r3
 8004b24:	f000 f916 	bl	8004d54 <TIM_ITRx_SetConfig>
      break;
 8004b28:	e01e      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b36:	001a      	movs	r2, r3
 8004b38:	f000 f8ac 	bl	8004c94 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2140      	movs	r1, #64	@ 0x40
 8004b42:	0018      	movs	r0, r3
 8004b44:	f000 f906 	bl	8004d54 <TIM_ITRx_SetConfig>
      break;
 8004b48:	e00e      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	0019      	movs	r1, r3
 8004b54:	0010      	movs	r0, r2
 8004b56:	f000 f8fd 	bl	8004d54 <TIM_ITRx_SetConfig>
      break;
 8004b5a:	e005      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004b5c:	230f      	movs	r3, #15
 8004b5e:	18fb      	adds	r3, r7, r3
 8004b60:	2201      	movs	r2, #1
 8004b62:	701a      	strb	r2, [r3, #0]
      break;
 8004b64:	e000      	b.n	8004b68 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004b66:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	223d      	movs	r2, #61	@ 0x3d
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	223c      	movs	r2, #60	@ 0x3c
 8004b74:	2100      	movs	r1, #0
 8004b76:	5499      	strb	r1, [r3, r2]

  return status;
 8004b78:	230f      	movs	r3, #15
 8004b7a:	18fb      	adds	r3, r7, r3
 8004b7c:	781b      	ldrb	r3, [r3, #0]
}
 8004b7e:	0018      	movs	r0, r3
 8004b80:	46bd      	mov	sp, r7
 8004b82:	b004      	add	sp, #16
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	46c0      	nop			@ (mov r8, r8)
 8004b88:	ffff00ff 	.word	0xffff00ff

08004b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b084      	sub	sp, #16
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
 8004b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a36      	ldr	r2, [pc, #216]	@ (8004c78 <TIM_Base_SetConfig+0xec>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d003      	beq.n	8004bac <TIM_Base_SetConfig+0x20>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a35      	ldr	r2, [pc, #212]	@ (8004c7c <TIM_Base_SetConfig+0xf0>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d108      	bne.n	8004bbe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2270      	movs	r2, #112	@ 0x70
 8004bb0:	4393      	bics	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	68fa      	ldr	r2, [r7, #12]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a2d      	ldr	r2, [pc, #180]	@ (8004c78 <TIM_Base_SetConfig+0xec>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d013      	beq.n	8004bee <TIM_Base_SetConfig+0x62>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a2c      	ldr	r2, [pc, #176]	@ (8004c7c <TIM_Base_SetConfig+0xf0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d00f      	beq.n	8004bee <TIM_Base_SetConfig+0x62>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a2b      	ldr	r2, [pc, #172]	@ (8004c80 <TIM_Base_SetConfig+0xf4>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d00b      	beq.n	8004bee <TIM_Base_SetConfig+0x62>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a2a      	ldr	r2, [pc, #168]	@ (8004c84 <TIM_Base_SetConfig+0xf8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d007      	beq.n	8004bee <TIM_Base_SetConfig+0x62>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	4a29      	ldr	r2, [pc, #164]	@ (8004c88 <TIM_Base_SetConfig+0xfc>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d003      	beq.n	8004bee <TIM_Base_SetConfig+0x62>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	4a28      	ldr	r2, [pc, #160]	@ (8004c8c <TIM_Base_SetConfig+0x100>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d108      	bne.n	8004c00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	4a27      	ldr	r2, [pc, #156]	@ (8004c90 <TIM_Base_SetConfig+0x104>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2280      	movs	r2, #128	@ 0x80
 8004c04:	4393      	bics	r3, r2
 8004c06:	001a      	movs	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	689a      	ldr	r2, [r3, #8]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a13      	ldr	r2, [pc, #76]	@ (8004c78 <TIM_Base_SetConfig+0xec>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d00b      	beq.n	8004c46 <TIM_Base_SetConfig+0xba>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a14      	ldr	r2, [pc, #80]	@ (8004c84 <TIM_Base_SetConfig+0xf8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d007      	beq.n	8004c46 <TIM_Base_SetConfig+0xba>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a13      	ldr	r2, [pc, #76]	@ (8004c88 <TIM_Base_SetConfig+0xfc>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d003      	beq.n	8004c46 <TIM_Base_SetConfig+0xba>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a12      	ldr	r2, [pc, #72]	@ (8004c8c <TIM_Base_SetConfig+0x100>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d103      	bne.n	8004c4e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	691a      	ldr	r2, [r3, #16]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d106      	bne.n	8004c6e <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	2201      	movs	r2, #1
 8004c66:	4393      	bics	r3, r2
 8004c68:	001a      	movs	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	611a      	str	r2, [r3, #16]
  }
}
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b004      	add	sp, #16
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			@ (mov r8, r8)
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40002000 	.word	0x40002000
 8004c84:	40014000 	.word	0x40014000
 8004c88:	40014400 	.word	0x40014400
 8004c8c:	40014800 	.word	0x40014800
 8004c90:	fffffcff 	.word	0xfffffcff

08004c94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b086      	sub	sp, #24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	60b9      	str	r1, [r7, #8]
 8004c9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	2201      	movs	r2, #1
 8004cac:	4393      	bics	r3, r2
 8004cae:	001a      	movs	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	22f0      	movs	r2, #240	@ 0xf0
 8004cbe:	4393      	bics	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	220a      	movs	r2, #10
 8004cd0:	4393      	bics	r3, r2
 8004cd2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	621a      	str	r2, [r3, #32]
}
 8004ce8:	46c0      	nop			@ (mov r8, r8)
 8004cea:	46bd      	mov	sp, r7
 8004cec:	b006      	add	sp, #24
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6a1b      	ldr	r3, [r3, #32]
 8004d00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	2210      	movs	r2, #16
 8004d08:	4393      	bics	r3, r2
 8004d0a:	001a      	movs	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	4a0d      	ldr	r2, [pc, #52]	@ (8004d50 <TIM_TI2_ConfigInputStage+0x60>)
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	031b      	lsls	r3, r3, #12
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	22a0      	movs	r2, #160	@ 0xa0
 8004d2c:	4393      	bics	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	011b      	lsls	r3, r3, #4
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	697a      	ldr	r2, [r7, #20]
 8004d44:	621a      	str	r2, [r3, #32]
}
 8004d46:	46c0      	nop			@ (mov r8, r8)
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	b006      	add	sp, #24
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	ffff0fff 	.word	0xffff0fff

08004d54 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2270      	movs	r2, #112	@ 0x70
 8004d68:	4393      	bics	r3, r2
 8004d6a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d6c:	683a      	ldr	r2, [r7, #0]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	2207      	movs	r2, #7
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	609a      	str	r2, [r3, #8]
}
 8004d7e:	46c0      	nop			@ (mov r8, r8)
 8004d80:	46bd      	mov	sp, r7
 8004d82:	b004      	add	sp, #16
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	4a09      	ldr	r2, [pc, #36]	@ (8004dc4 <TIM_ETR_SetConfig+0x3c>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	021a      	lsls	r2, r3, #8
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	431a      	orrs	r2, r3
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	609a      	str	r2, [r3, #8]
}
 8004dbc:	46c0      	nop			@ (mov r8, r8)
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	b006      	add	sp, #24
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	ffff00ff 	.word	0xffff00ff

08004dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	223c      	movs	r2, #60	@ 0x3c
 8004dd6:	5c9b      	ldrb	r3, [r3, r2]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ddc:	2302      	movs	r3, #2
 8004dde:	e041      	b.n	8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	223c      	movs	r2, #60	@ 0x3c
 8004de4:	2101      	movs	r1, #1
 8004de6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	223d      	movs	r2, #61	@ 0x3d
 8004dec:	2102      	movs	r1, #2
 8004dee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2270      	movs	r2, #112	@ 0x70
 8004e04:	4393      	bics	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	68fa      	ldr	r2, [r7, #12]
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a13      	ldr	r2, [pc, #76]	@ (8004e6c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d009      	beq.n	8004e38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a11      	ldr	r2, [pc, #68]	@ (8004e70 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d004      	beq.n	8004e38 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a10      	ldr	r2, [pc, #64]	@ (8004e74 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d10c      	bne.n	8004e52 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	2280      	movs	r2, #128	@ 0x80
 8004e3c:	4393      	bics	r3, r2
 8004e3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	223d      	movs	r2, #61	@ 0x3d
 8004e56:	2101      	movs	r1, #1
 8004e58:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	223c      	movs	r2, #60	@ 0x3c
 8004e5e:	2100      	movs	r1, #0
 8004e60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	0018      	movs	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	b004      	add	sp, #16
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	40012c00 	.word	0x40012c00
 8004e70:	40000400 	.word	0x40000400
 8004e74:	40014000 	.word	0x40014000

08004e78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d101      	bne.n	8004e8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e044      	b.n	8004f14 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d107      	bne.n	8004ea2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2278      	movs	r2, #120	@ 0x78
 8004e96:	2100      	movs	r1, #0
 8004e98:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	f7fe f84b 	bl	8002f38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2224      	movs	r2, #36	@ 0x24
 8004ea6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2101      	movs	r1, #1
 8004eb4:	438a      	bics	r2, r1
 8004eb6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d003      	beq.n	8004ec8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	0018      	movs	r0, r3
 8004ec4:	f000 fa0c 	bl	80052e0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	0018      	movs	r0, r3
 8004ecc:	f000 f8c8 	bl	8005060 <UART_SetConfig>
 8004ed0:	0003      	movs	r3, r0
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d101      	bne.n	8004eda <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e01c      	b.n	8004f14 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	490d      	ldr	r1, [pc, #52]	@ (8004f1c <HAL_UART_Init+0xa4>)
 8004ee6:	400a      	ands	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	2108      	movs	r1, #8
 8004ef6:	438a      	bics	r2, r1
 8004ef8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2101      	movs	r1, #1
 8004f06:	430a      	orrs	r2, r1
 8004f08:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f000 fa9b 	bl	8005448 <UART_CheckIdleState>
 8004f12:	0003      	movs	r3, r0
}
 8004f14:	0018      	movs	r0, r3
 8004f16:	46bd      	mov	sp, r7
 8004f18:	b002      	add	sp, #8
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	fffff7ff 	.word	0xfffff7ff

08004f20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b08a      	sub	sp, #40	@ 0x28
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	603b      	str	r3, [r7, #0]
 8004f2c:	1dbb      	adds	r3, r7, #6
 8004f2e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f34:	2b20      	cmp	r3, #32
 8004f36:	d000      	beq.n	8004f3a <HAL_UART_Transmit+0x1a>
 8004f38:	e08c      	b.n	8005054 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d003      	beq.n	8004f48 <HAL_UART_Transmit+0x28>
 8004f40:	1dbb      	adds	r3, r7, #6
 8004f42:	881b      	ldrh	r3, [r3, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d101      	bne.n	8004f4c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e084      	b.n	8005056 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	2380      	movs	r3, #128	@ 0x80
 8004f52:	015b      	lsls	r3, r3, #5
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d109      	bne.n	8004f6c <HAL_UART_Transmit+0x4c>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d105      	bne.n	8004f6c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2201      	movs	r2, #1
 8004f64:	4013      	ands	r3, r2
 8004f66:	d001      	beq.n	8004f6c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e074      	b.n	8005056 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2284      	movs	r2, #132	@ 0x84
 8004f70:	2100      	movs	r1, #0
 8004f72:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2221      	movs	r2, #33	@ 0x21
 8004f78:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f7a:	f7fe f9a1 	bl	80032c0 <HAL_GetTick>
 8004f7e:	0003      	movs	r3, r0
 8004f80:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1dba      	adds	r2, r7, #6
 8004f86:	2150      	movs	r1, #80	@ 0x50
 8004f88:	8812      	ldrh	r2, [r2, #0]
 8004f8a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	1dba      	adds	r2, r7, #6
 8004f90:	2152      	movs	r1, #82	@ 0x52
 8004f92:	8812      	ldrh	r2, [r2, #0]
 8004f94:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	689a      	ldr	r2, [r3, #8]
 8004f9a:	2380      	movs	r3, #128	@ 0x80
 8004f9c:	015b      	lsls	r3, r3, #5
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d108      	bne.n	8004fb4 <HAL_UART_Transmit+0x94>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	691b      	ldr	r3, [r3, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d104      	bne.n	8004fb4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	61bb      	str	r3, [r7, #24]
 8004fb2:	e003      	b.n	8004fbc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fbc:	e02f      	b.n	800501e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	0013      	movs	r3, r2
 8004fc8:	2200      	movs	r2, #0
 8004fca:	2180      	movs	r1, #128	@ 0x80
 8004fcc:	f000 fae4 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 8004fd0:	1e03      	subs	r3, r0, #0
 8004fd2:	d004      	beq.n	8004fde <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e03b      	b.n	8005056 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8004fde:	69fb      	ldr	r3, [r7, #28]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d10b      	bne.n	8004ffc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fe4:	69bb      	ldr	r3, [r7, #24]
 8004fe6:	881a      	ldrh	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	05d2      	lsls	r2, r2, #23
 8004fee:	0dd2      	lsrs	r2, r2, #23
 8004ff0:	b292      	uxth	r2, r2
 8004ff2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	3302      	adds	r3, #2
 8004ff8:	61bb      	str	r3, [r7, #24]
 8004ffa:	e007      	b.n	800500c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	781a      	ldrb	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	3301      	adds	r3, #1
 800500a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2252      	movs	r2, #82	@ 0x52
 8005010:	5a9b      	ldrh	r3, [r3, r2]
 8005012:	b29b      	uxth	r3, r3
 8005014:	3b01      	subs	r3, #1
 8005016:	b299      	uxth	r1, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2252      	movs	r2, #82	@ 0x52
 800501c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2252      	movs	r2, #82	@ 0x52
 8005022:	5a9b      	ldrh	r3, [r3, r2]
 8005024:	b29b      	uxth	r3, r3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1c9      	bne.n	8004fbe <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800502a:	697a      	ldr	r2, [r7, #20]
 800502c:	68f8      	ldr	r0, [r7, #12]
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	9300      	str	r3, [sp, #0]
 8005032:	0013      	movs	r3, r2
 8005034:	2200      	movs	r2, #0
 8005036:	2140      	movs	r1, #64	@ 0x40
 8005038:	f000 faae 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 800503c:	1e03      	subs	r3, r0, #0
 800503e:	d004      	beq.n	800504a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e005      	b.n	8005056 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005050:	2300      	movs	r3, #0
 8005052:	e000      	b.n	8005056 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005054:	2302      	movs	r3, #2
  }
}
 8005056:	0018      	movs	r0, r3
 8005058:	46bd      	mov	sp, r7
 800505a:	b008      	add	sp, #32
 800505c:	bd80      	pop	{r7, pc}
	...

08005060 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b088      	sub	sp, #32
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005068:	231e      	movs	r3, #30
 800506a:	18fb      	adds	r3, r7, r3
 800506c:	2200      	movs	r2, #0
 800506e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	69db      	ldr	r3, [r3, #28]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a8d      	ldr	r2, [pc, #564]	@ (80052c4 <UART_SetConfig+0x264>)
 8005090:	4013      	ands	r3, r2
 8005092:	0019      	movs	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	430a      	orrs	r2, r1
 800509c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	4a88      	ldr	r2, [pc, #544]	@ (80052c8 <UART_SetConfig+0x268>)
 80050a6:	4013      	ands	r3, r2
 80050a8:	0019      	movs	r1, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68da      	ldr	r2, [r3, #12]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a1b      	ldr	r3, [r3, #32]
 80050c0:	697a      	ldr	r2, [r7, #20]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	4a7f      	ldr	r2, [pc, #508]	@ (80052cc <UART_SetConfig+0x26c>)
 80050ce:	4013      	ands	r3, r2
 80050d0:	0019      	movs	r1, r3
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	430a      	orrs	r2, r1
 80050da:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a7b      	ldr	r2, [pc, #492]	@ (80052d0 <UART_SetConfig+0x270>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d127      	bne.n	8005136 <UART_SetConfig+0xd6>
 80050e6:	4b7b      	ldr	r3, [pc, #492]	@ (80052d4 <UART_SetConfig+0x274>)
 80050e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ea:	2203      	movs	r2, #3
 80050ec:	4013      	ands	r3, r2
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d00d      	beq.n	800510e <UART_SetConfig+0xae>
 80050f2:	d81b      	bhi.n	800512c <UART_SetConfig+0xcc>
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d014      	beq.n	8005122 <UART_SetConfig+0xc2>
 80050f8:	d818      	bhi.n	800512c <UART_SetConfig+0xcc>
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d002      	beq.n	8005104 <UART_SetConfig+0xa4>
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d00a      	beq.n	8005118 <UART_SetConfig+0xb8>
 8005102:	e013      	b.n	800512c <UART_SetConfig+0xcc>
 8005104:	231f      	movs	r3, #31
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	2200      	movs	r2, #0
 800510a:	701a      	strb	r2, [r3, #0]
 800510c:	e021      	b.n	8005152 <UART_SetConfig+0xf2>
 800510e:	231f      	movs	r3, #31
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	2202      	movs	r2, #2
 8005114:	701a      	strb	r2, [r3, #0]
 8005116:	e01c      	b.n	8005152 <UART_SetConfig+0xf2>
 8005118:	231f      	movs	r3, #31
 800511a:	18fb      	adds	r3, r7, r3
 800511c:	2204      	movs	r2, #4
 800511e:	701a      	strb	r2, [r3, #0]
 8005120:	e017      	b.n	8005152 <UART_SetConfig+0xf2>
 8005122:	231f      	movs	r3, #31
 8005124:	18fb      	adds	r3, r7, r3
 8005126:	2208      	movs	r2, #8
 8005128:	701a      	strb	r2, [r3, #0]
 800512a:	e012      	b.n	8005152 <UART_SetConfig+0xf2>
 800512c:	231f      	movs	r3, #31
 800512e:	18fb      	adds	r3, r7, r3
 8005130:	2210      	movs	r2, #16
 8005132:	701a      	strb	r2, [r3, #0]
 8005134:	e00d      	b.n	8005152 <UART_SetConfig+0xf2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a67      	ldr	r2, [pc, #412]	@ (80052d8 <UART_SetConfig+0x278>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d104      	bne.n	800514a <UART_SetConfig+0xea>
 8005140:	231f      	movs	r3, #31
 8005142:	18fb      	adds	r3, r7, r3
 8005144:	2200      	movs	r2, #0
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	e003      	b.n	8005152 <UART_SetConfig+0xf2>
 800514a:	231f      	movs	r3, #31
 800514c:	18fb      	adds	r3, r7, r3
 800514e:	2210      	movs	r2, #16
 8005150:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69da      	ldr	r2, [r3, #28]
 8005156:	2380      	movs	r3, #128	@ 0x80
 8005158:	021b      	lsls	r3, r3, #8
 800515a:	429a      	cmp	r2, r3
 800515c:	d15c      	bne.n	8005218 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800515e:	231f      	movs	r3, #31
 8005160:	18fb      	adds	r3, r7, r3
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b08      	cmp	r3, #8
 8005166:	d015      	beq.n	8005194 <UART_SetConfig+0x134>
 8005168:	dc18      	bgt.n	800519c <UART_SetConfig+0x13c>
 800516a:	2b04      	cmp	r3, #4
 800516c:	d00d      	beq.n	800518a <UART_SetConfig+0x12a>
 800516e:	dc15      	bgt.n	800519c <UART_SetConfig+0x13c>
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <UART_SetConfig+0x11a>
 8005174:	2b02      	cmp	r3, #2
 8005176:	d005      	beq.n	8005184 <UART_SetConfig+0x124>
 8005178:	e010      	b.n	800519c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800517a:	f7ff f9fb 	bl	8004574 <HAL_RCC_GetPCLK1Freq>
 800517e:	0003      	movs	r3, r0
 8005180:	61bb      	str	r3, [r7, #24]
        break;
 8005182:	e012      	b.n	80051aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005184:	4b55      	ldr	r3, [pc, #340]	@ (80052dc <UART_SetConfig+0x27c>)
 8005186:	61bb      	str	r3, [r7, #24]
        break;
 8005188:	e00f      	b.n	80051aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518a:	f7ff f993 	bl	80044b4 <HAL_RCC_GetSysClockFreq>
 800518e:	0003      	movs	r3, r0
 8005190:	61bb      	str	r3, [r7, #24]
        break;
 8005192:	e00a      	b.n	80051aa <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005194:	2380      	movs	r3, #128	@ 0x80
 8005196:	021b      	lsls	r3, r3, #8
 8005198:	61bb      	str	r3, [r7, #24]
        break;
 800519a:	e006      	b.n	80051aa <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800519c:	2300      	movs	r3, #0
 800519e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80051a0:	231e      	movs	r3, #30
 80051a2:	18fb      	adds	r3, r7, r3
 80051a4:	2201      	movs	r2, #1
 80051a6:	701a      	strb	r2, [r3, #0]
        break;
 80051a8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d100      	bne.n	80051b2 <UART_SetConfig+0x152>
 80051b0:	e07a      	b.n	80052a8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	005a      	lsls	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	085b      	lsrs	r3, r3, #1
 80051bc:	18d2      	adds	r2, r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	0019      	movs	r1, r3
 80051c4:	0010      	movs	r0, r2
 80051c6:	f7fa ffbb 	bl	8000140 <__udivsi3>
 80051ca:	0003      	movs	r3, r0
 80051cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	2b0f      	cmp	r3, #15
 80051d2:	d91c      	bls.n	800520e <UART_SetConfig+0x1ae>
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	2380      	movs	r3, #128	@ 0x80
 80051d8:	025b      	lsls	r3, r3, #9
 80051da:	429a      	cmp	r2, r3
 80051dc:	d217      	bcs.n	800520e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	200e      	movs	r0, #14
 80051e4:	183b      	adds	r3, r7, r0
 80051e6:	210f      	movs	r1, #15
 80051e8:	438a      	bics	r2, r1
 80051ea:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	2207      	movs	r2, #7
 80051f4:	4013      	ands	r3, r2
 80051f6:	b299      	uxth	r1, r3
 80051f8:	183b      	adds	r3, r7, r0
 80051fa:	183a      	adds	r2, r7, r0
 80051fc:	8812      	ldrh	r2, [r2, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	183a      	adds	r2, r7, r0
 8005208:	8812      	ldrh	r2, [r2, #0]
 800520a:	60da      	str	r2, [r3, #12]
 800520c:	e04c      	b.n	80052a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800520e:	231e      	movs	r3, #30
 8005210:	18fb      	adds	r3, r7, r3
 8005212:	2201      	movs	r2, #1
 8005214:	701a      	strb	r2, [r3, #0]
 8005216:	e047      	b.n	80052a8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005218:	231f      	movs	r3, #31
 800521a:	18fb      	adds	r3, r7, r3
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b08      	cmp	r3, #8
 8005220:	d015      	beq.n	800524e <UART_SetConfig+0x1ee>
 8005222:	dc18      	bgt.n	8005256 <UART_SetConfig+0x1f6>
 8005224:	2b04      	cmp	r3, #4
 8005226:	d00d      	beq.n	8005244 <UART_SetConfig+0x1e4>
 8005228:	dc15      	bgt.n	8005256 <UART_SetConfig+0x1f6>
 800522a:	2b00      	cmp	r3, #0
 800522c:	d002      	beq.n	8005234 <UART_SetConfig+0x1d4>
 800522e:	2b02      	cmp	r3, #2
 8005230:	d005      	beq.n	800523e <UART_SetConfig+0x1de>
 8005232:	e010      	b.n	8005256 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005234:	f7ff f99e 	bl	8004574 <HAL_RCC_GetPCLK1Freq>
 8005238:	0003      	movs	r3, r0
 800523a:	61bb      	str	r3, [r7, #24]
        break;
 800523c:	e012      	b.n	8005264 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800523e:	4b27      	ldr	r3, [pc, #156]	@ (80052dc <UART_SetConfig+0x27c>)
 8005240:	61bb      	str	r3, [r7, #24]
        break;
 8005242:	e00f      	b.n	8005264 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005244:	f7ff f936 	bl	80044b4 <HAL_RCC_GetSysClockFreq>
 8005248:	0003      	movs	r3, r0
 800524a:	61bb      	str	r3, [r7, #24]
        break;
 800524c:	e00a      	b.n	8005264 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800524e:	2380      	movs	r3, #128	@ 0x80
 8005250:	021b      	lsls	r3, r3, #8
 8005252:	61bb      	str	r3, [r7, #24]
        break;
 8005254:	e006      	b.n	8005264 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005256:	2300      	movs	r3, #0
 8005258:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800525a:	231e      	movs	r3, #30
 800525c:	18fb      	adds	r3, r7, r3
 800525e:	2201      	movs	r2, #1
 8005260:	701a      	strb	r2, [r3, #0]
        break;
 8005262:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01e      	beq.n	80052a8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	085a      	lsrs	r2, r3, #1
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	18d2      	adds	r2, r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	0019      	movs	r1, r3
 800527a:	0010      	movs	r0, r2
 800527c:	f7fa ff60 	bl	8000140 <__udivsi3>
 8005280:	0003      	movs	r3, r0
 8005282:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	2b0f      	cmp	r3, #15
 8005288:	d90a      	bls.n	80052a0 <UART_SetConfig+0x240>
 800528a:	693a      	ldr	r2, [r7, #16]
 800528c:	2380      	movs	r3, #128	@ 0x80
 800528e:	025b      	lsls	r3, r3, #9
 8005290:	429a      	cmp	r2, r3
 8005292:	d205      	bcs.n	80052a0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	b29a      	uxth	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	60da      	str	r2, [r3, #12]
 800529e:	e003      	b.n	80052a8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80052a0:	231e      	movs	r3, #30
 80052a2:	18fb      	adds	r3, r7, r3
 80052a4:	2201      	movs	r2, #1
 80052a6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80052b4:	231e      	movs	r3, #30
 80052b6:	18fb      	adds	r3, r7, r3
 80052b8:	781b      	ldrb	r3, [r3, #0]
}
 80052ba:	0018      	movs	r0, r3
 80052bc:	46bd      	mov	sp, r7
 80052be:	b008      	add	sp, #32
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	46c0      	nop			@ (mov r8, r8)
 80052c4:	ffff69f3 	.word	0xffff69f3
 80052c8:	ffffcfff 	.word	0xffffcfff
 80052cc:	fffff4ff 	.word	0xfffff4ff
 80052d0:	40013800 	.word	0x40013800
 80052d4:	40021000 	.word	0x40021000
 80052d8:	40004400 	.word	0x40004400
 80052dc:	007a1200 	.word	0x007a1200

080052e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ec:	2208      	movs	r2, #8
 80052ee:	4013      	ands	r3, r2
 80052f0:	d00b      	beq.n	800530a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	4a4a      	ldr	r2, [pc, #296]	@ (8005424 <UART_AdvFeatureConfig+0x144>)
 80052fa:	4013      	ands	r3, r2
 80052fc:	0019      	movs	r1, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	430a      	orrs	r2, r1
 8005308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	2201      	movs	r2, #1
 8005310:	4013      	ands	r3, r2
 8005312:	d00b      	beq.n	800532c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4a43      	ldr	r2, [pc, #268]	@ (8005428 <UART_AdvFeatureConfig+0x148>)
 800531c:	4013      	ands	r3, r2
 800531e:	0019      	movs	r1, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	430a      	orrs	r2, r1
 800532a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005330:	2202      	movs	r2, #2
 8005332:	4013      	ands	r3, r2
 8005334:	d00b      	beq.n	800534e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	4a3b      	ldr	r2, [pc, #236]	@ (800542c <UART_AdvFeatureConfig+0x14c>)
 800533e:	4013      	ands	r3, r2
 8005340:	0019      	movs	r1, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005352:	2204      	movs	r2, #4
 8005354:	4013      	ands	r3, r2
 8005356:	d00b      	beq.n	8005370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	4a34      	ldr	r2, [pc, #208]	@ (8005430 <UART_AdvFeatureConfig+0x150>)
 8005360:	4013      	ands	r3, r2
 8005362:	0019      	movs	r1, r3
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	2210      	movs	r2, #16
 8005376:	4013      	ands	r3, r2
 8005378:	d00b      	beq.n	8005392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	4a2c      	ldr	r2, [pc, #176]	@ (8005434 <UART_AdvFeatureConfig+0x154>)
 8005382:	4013      	ands	r3, r2
 8005384:	0019      	movs	r1, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	430a      	orrs	r2, r1
 8005390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	2220      	movs	r2, #32
 8005398:	4013      	ands	r3, r2
 800539a:	d00b      	beq.n	80053b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	4a25      	ldr	r2, [pc, #148]	@ (8005438 <UART_AdvFeatureConfig+0x158>)
 80053a4:	4013      	ands	r3, r2
 80053a6:	0019      	movs	r1, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	2240      	movs	r2, #64	@ 0x40
 80053ba:	4013      	ands	r3, r2
 80053bc:	d01d      	beq.n	80053fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	4a1d      	ldr	r2, [pc, #116]	@ (800543c <UART_AdvFeatureConfig+0x15c>)
 80053c6:	4013      	ands	r3, r2
 80053c8:	0019      	movs	r1, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053da:	2380      	movs	r3, #128	@ 0x80
 80053dc:	035b      	lsls	r3, r3, #13
 80053de:	429a      	cmp	r2, r3
 80053e0:	d10b      	bne.n	80053fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	4a15      	ldr	r2, [pc, #84]	@ (8005440 <UART_AdvFeatureConfig+0x160>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	0019      	movs	r1, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fe:	2280      	movs	r2, #128	@ 0x80
 8005400:	4013      	ands	r3, r2
 8005402:	d00b      	beq.n	800541c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	4a0e      	ldr	r2, [pc, #56]	@ (8005444 <UART_AdvFeatureConfig+0x164>)
 800540c:	4013      	ands	r3, r2
 800540e:	0019      	movs	r1, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	605a      	str	r2, [r3, #4]
  }
}
 800541c:	46c0      	nop			@ (mov r8, r8)
 800541e:	46bd      	mov	sp, r7
 8005420:	b002      	add	sp, #8
 8005422:	bd80      	pop	{r7, pc}
 8005424:	ffff7fff 	.word	0xffff7fff
 8005428:	fffdffff 	.word	0xfffdffff
 800542c:	fffeffff 	.word	0xfffeffff
 8005430:	fffbffff 	.word	0xfffbffff
 8005434:	ffffefff 	.word	0xffffefff
 8005438:	ffffdfff 	.word	0xffffdfff
 800543c:	ffefffff 	.word	0xffefffff
 8005440:	ff9fffff 	.word	0xff9fffff
 8005444:	fff7ffff 	.word	0xfff7ffff

08005448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b092      	sub	sp, #72	@ 0x48
 800544c:	af02      	add	r7, sp, #8
 800544e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2284      	movs	r2, #132	@ 0x84
 8005454:	2100      	movs	r1, #0
 8005456:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005458:	f7fd ff32 	bl	80032c0 <HAL_GetTick>
 800545c:	0003      	movs	r3, r0
 800545e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2208      	movs	r2, #8
 8005468:	4013      	ands	r3, r2
 800546a:	2b08      	cmp	r3, #8
 800546c:	d12c      	bne.n	80054c8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800546e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005470:	2280      	movs	r2, #128	@ 0x80
 8005472:	0391      	lsls	r1, r2, #14
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	4a46      	ldr	r2, [pc, #280]	@ (8005590 <UART_CheckIdleState+0x148>)
 8005478:	9200      	str	r2, [sp, #0]
 800547a:	2200      	movs	r2, #0
 800547c:	f000 f88c 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 8005480:	1e03      	subs	r3, r0, #0
 8005482:	d021      	beq.n	80054c8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005484:	f3ef 8310 	mrs	r3, PRIMASK
 8005488:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800548a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800548c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800548e:	2301      	movs	r3, #1
 8005490:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	f383 8810 	msr	PRIMASK, r3
}
 8005498:	46c0      	nop			@ (mov r8, r8)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2180      	movs	r1, #128	@ 0x80
 80054a6:	438a      	bics	r2, r1
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b0:	f383 8810 	msr	PRIMASK, r3
}
 80054b4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2220      	movs	r2, #32
 80054ba:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2278      	movs	r2, #120	@ 0x78
 80054c0:	2100      	movs	r1, #0
 80054c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e05f      	b.n	8005588 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2204      	movs	r2, #4
 80054d0:	4013      	ands	r3, r2
 80054d2:	2b04      	cmp	r3, #4
 80054d4:	d146      	bne.n	8005564 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054d8:	2280      	movs	r2, #128	@ 0x80
 80054da:	03d1      	lsls	r1, r2, #15
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	4a2c      	ldr	r2, [pc, #176]	@ (8005590 <UART_CheckIdleState+0x148>)
 80054e0:	9200      	str	r2, [sp, #0]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f000 f858 	bl	8005598 <UART_WaitOnFlagUntilTimeout>
 80054e8:	1e03      	subs	r3, r0, #0
 80054ea:	d03b      	beq.n	8005564 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054ec:	f3ef 8310 	mrs	r3, PRIMASK
 80054f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80054f2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f6:	2301      	movs	r3, #1
 80054f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	f383 8810 	msr	PRIMASK, r3
}
 8005500:	46c0      	nop			@ (mov r8, r8)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	4921      	ldr	r1, [pc, #132]	@ (8005594 <UART_CheckIdleState+0x14c>)
 800550e:	400a      	ands	r2, r1
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005514:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f383 8810 	msr	PRIMASK, r3
}
 800551c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800551e:	f3ef 8310 	mrs	r3, PRIMASK
 8005522:	61bb      	str	r3, [r7, #24]
  return(result);
 8005524:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005526:	633b      	str	r3, [r7, #48]	@ 0x30
 8005528:	2301      	movs	r3, #1
 800552a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f383 8810 	msr	PRIMASK, r3
}
 8005532:	46c0      	nop			@ (mov r8, r8)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689a      	ldr	r2, [r3, #8]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	2101      	movs	r1, #1
 8005540:	438a      	bics	r2, r1
 8005542:	609a      	str	r2, [r3, #8]
 8005544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005546:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005548:	6a3b      	ldr	r3, [r7, #32]
 800554a:	f383 8810 	msr	PRIMASK, r3
}
 800554e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2280      	movs	r2, #128	@ 0x80
 8005554:	2120      	movs	r1, #32
 8005556:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2278      	movs	r2, #120	@ 0x78
 800555c:	2100      	movs	r1, #0
 800555e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e011      	b.n	8005588 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2220      	movs	r2, #32
 8005568:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2280      	movs	r2, #128	@ 0x80
 800556e:	2120      	movs	r1, #32
 8005570:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2278      	movs	r2, #120	@ 0x78
 8005582:	2100      	movs	r1, #0
 8005584:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	0018      	movs	r0, r3
 800558a:	46bd      	mov	sp, r7
 800558c:	b010      	add	sp, #64	@ 0x40
 800558e:	bd80      	pop	{r7, pc}
 8005590:	01ffffff 	.word	0x01ffffff
 8005594:	fffffedf 	.word	0xfffffedf

08005598 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	1dfb      	adds	r3, r7, #7
 80055a6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a8:	e051      	b.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	3301      	adds	r3, #1
 80055ae:	d04e      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055b0:	f7fd fe86 	bl	80032c0 <HAL_GetTick>
 80055b4:	0002      	movs	r2, r0
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	69ba      	ldr	r2, [r7, #24]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d302      	bcc.n	80055c6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80055c0:	69bb      	ldr	r3, [r7, #24]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d101      	bne.n	80055ca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e051      	b.n	800566e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	2204      	movs	r2, #4
 80055d2:	4013      	ands	r3, r2
 80055d4:	d03b      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	2b80      	cmp	r3, #128	@ 0x80
 80055da:	d038      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2b40      	cmp	r3, #64	@ 0x40
 80055e0:	d035      	beq.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	69db      	ldr	r3, [r3, #28]
 80055e8:	2208      	movs	r2, #8
 80055ea:	4013      	ands	r3, r2
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	d111      	bne.n	8005614 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	2208      	movs	r2, #8
 80055f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	0018      	movs	r0, r3
 80055fc:	f000 f83c 	bl	8005678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2284      	movs	r2, #132	@ 0x84
 8005604:	2108      	movs	r1, #8
 8005606:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2278      	movs	r2, #120	@ 0x78
 800560c:	2100      	movs	r1, #0
 800560e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e02c      	b.n	800566e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	69da      	ldr	r2, [r3, #28]
 800561a:	2380      	movs	r3, #128	@ 0x80
 800561c:	011b      	lsls	r3, r3, #4
 800561e:	401a      	ands	r2, r3
 8005620:	2380      	movs	r3, #128	@ 0x80
 8005622:	011b      	lsls	r3, r3, #4
 8005624:	429a      	cmp	r2, r3
 8005626:	d112      	bne.n	800564e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	2280      	movs	r2, #128	@ 0x80
 800562e:	0112      	lsls	r2, r2, #4
 8005630:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	0018      	movs	r0, r3
 8005636:	f000 f81f 	bl	8005678 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2284      	movs	r2, #132	@ 0x84
 800563e:	2120      	movs	r1, #32
 8005640:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2278      	movs	r2, #120	@ 0x78
 8005646:	2100      	movs	r1, #0
 8005648:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e00f      	b.n	800566e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	4013      	ands	r3, r2
 8005658:	68ba      	ldr	r2, [r7, #8]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	425a      	negs	r2, r3
 800565e:	4153      	adcs	r3, r2
 8005660:	b2db      	uxtb	r3, r3
 8005662:	001a      	movs	r2, r3
 8005664:	1dfb      	adds	r3, r7, #7
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	429a      	cmp	r2, r3
 800566a:	d09e      	beq.n	80055aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800566c:	2300      	movs	r3, #0
}
 800566e:	0018      	movs	r0, r3
 8005670:	46bd      	mov	sp, r7
 8005672:	b004      	add	sp, #16
 8005674:	bd80      	pop	{r7, pc}
	...

08005678 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08e      	sub	sp, #56	@ 0x38
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005680:	f3ef 8310 	mrs	r3, PRIMASK
 8005684:	617b      	str	r3, [r7, #20]
  return(result);
 8005686:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005688:	637b      	str	r3, [r7, #52]	@ 0x34
 800568a:	2301      	movs	r3, #1
 800568c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f383 8810 	msr	PRIMASK, r3
}
 8005694:	46c0      	nop			@ (mov r8, r8)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4926      	ldr	r1, [pc, #152]	@ (800573c <UART_EndRxTransfer+0xc4>)
 80056a2:	400a      	ands	r2, r1
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	f383 8810 	msr	PRIMASK, r3
}
 80056b0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b2:	f3ef 8310 	mrs	r3, PRIMASK
 80056b6:	623b      	str	r3, [r7, #32]
  return(result);
 80056b8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ba:	633b      	str	r3, [r7, #48]	@ 0x30
 80056bc:	2301      	movs	r3, #1
 80056be:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c2:	f383 8810 	msr	PRIMASK, r3
}
 80056c6:	46c0      	nop			@ (mov r8, r8)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689a      	ldr	r2, [r3, #8]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2101      	movs	r1, #1
 80056d4:	438a      	bics	r2, r1
 80056d6:	609a      	str	r2, [r3, #8]
 80056d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056da:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056de:	f383 8810 	msr	PRIMASK, r3
}
 80056e2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d118      	bne.n	800571e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056ec:	f3ef 8310 	mrs	r3, PRIMASK
 80056f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80056f2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056f6:	2301      	movs	r3, #1
 80056f8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f383 8810 	msr	PRIMASK, r3
}
 8005700:	46c0      	nop			@ (mov r8, r8)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2110      	movs	r1, #16
 800570e:	438a      	bics	r2, r1
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005714:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f383 8810 	msr	PRIMASK, r3
}
 800571c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2280      	movs	r2, #128	@ 0x80
 8005722:	2120      	movs	r1, #32
 8005724:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005732:	46c0      	nop			@ (mov r8, r8)
 8005734:	46bd      	mov	sp, r7
 8005736:	b00e      	add	sp, #56	@ 0x38
 8005738:	bd80      	pop	{r7, pc}
 800573a:	46c0      	nop			@ (mov r8, r8)
 800573c:	fffffedf 	.word	0xfffffedf

08005740 <__cvt>:
 8005740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005742:	001f      	movs	r7, r3
 8005744:	2300      	movs	r3, #0
 8005746:	0016      	movs	r6, r2
 8005748:	b08b      	sub	sp, #44	@ 0x2c
 800574a:	429f      	cmp	r7, r3
 800574c:	da04      	bge.n	8005758 <__cvt+0x18>
 800574e:	2180      	movs	r1, #128	@ 0x80
 8005750:	0609      	lsls	r1, r1, #24
 8005752:	187b      	adds	r3, r7, r1
 8005754:	001f      	movs	r7, r3
 8005756:	232d      	movs	r3, #45	@ 0x2d
 8005758:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800575a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800575c:	7013      	strb	r3, [r2, #0]
 800575e:	2320      	movs	r3, #32
 8005760:	2203      	movs	r2, #3
 8005762:	439d      	bics	r5, r3
 8005764:	2d46      	cmp	r5, #70	@ 0x46
 8005766:	d007      	beq.n	8005778 <__cvt+0x38>
 8005768:	002b      	movs	r3, r5
 800576a:	3b45      	subs	r3, #69	@ 0x45
 800576c:	4259      	negs	r1, r3
 800576e:	414b      	adcs	r3, r1
 8005770:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005772:	3a01      	subs	r2, #1
 8005774:	18cb      	adds	r3, r1, r3
 8005776:	9310      	str	r3, [sp, #64]	@ 0x40
 8005778:	ab09      	add	r3, sp, #36	@ 0x24
 800577a:	9304      	str	r3, [sp, #16]
 800577c:	ab08      	add	r3, sp, #32
 800577e:	9303      	str	r3, [sp, #12]
 8005780:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005782:	9200      	str	r2, [sp, #0]
 8005784:	9302      	str	r3, [sp, #8]
 8005786:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005788:	0032      	movs	r2, r6
 800578a:	9301      	str	r3, [sp, #4]
 800578c:	003b      	movs	r3, r7
 800578e:	f000 fe93 	bl	80064b8 <_dtoa_r>
 8005792:	0004      	movs	r4, r0
 8005794:	2d47      	cmp	r5, #71	@ 0x47
 8005796:	d11b      	bne.n	80057d0 <__cvt+0x90>
 8005798:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800579a:	07db      	lsls	r3, r3, #31
 800579c:	d511      	bpl.n	80057c2 <__cvt+0x82>
 800579e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057a0:	18c3      	adds	r3, r0, r3
 80057a2:	9307      	str	r3, [sp, #28]
 80057a4:	2200      	movs	r2, #0
 80057a6:	2300      	movs	r3, #0
 80057a8:	0030      	movs	r0, r6
 80057aa:	0039      	movs	r1, r7
 80057ac:	f7fa fe4e 	bl	800044c <__aeabi_dcmpeq>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	d001      	beq.n	80057b8 <__cvt+0x78>
 80057b4:	9b07      	ldr	r3, [sp, #28]
 80057b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80057b8:	2230      	movs	r2, #48	@ 0x30
 80057ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057bc:	9907      	ldr	r1, [sp, #28]
 80057be:	428b      	cmp	r3, r1
 80057c0:	d320      	bcc.n	8005804 <__cvt+0xc4>
 80057c2:	0020      	movs	r0, r4
 80057c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057c6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80057c8:	1b1b      	subs	r3, r3, r4
 80057ca:	6013      	str	r3, [r2, #0]
 80057cc:	b00b      	add	sp, #44	@ 0x2c
 80057ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80057d2:	18c3      	adds	r3, r0, r3
 80057d4:	9307      	str	r3, [sp, #28]
 80057d6:	2d46      	cmp	r5, #70	@ 0x46
 80057d8:	d1e4      	bne.n	80057a4 <__cvt+0x64>
 80057da:	7803      	ldrb	r3, [r0, #0]
 80057dc:	2b30      	cmp	r3, #48	@ 0x30
 80057de:	d10c      	bne.n	80057fa <__cvt+0xba>
 80057e0:	2200      	movs	r2, #0
 80057e2:	2300      	movs	r3, #0
 80057e4:	0030      	movs	r0, r6
 80057e6:	0039      	movs	r1, r7
 80057e8:	f7fa fe30 	bl	800044c <__aeabi_dcmpeq>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d104      	bne.n	80057fa <__cvt+0xba>
 80057f0:	2301      	movs	r3, #1
 80057f2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80057f4:	1a9b      	subs	r3, r3, r2
 80057f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80057fc:	9a07      	ldr	r2, [sp, #28]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	18d3      	adds	r3, r2, r3
 8005802:	e7ce      	b.n	80057a2 <__cvt+0x62>
 8005804:	1c59      	adds	r1, r3, #1
 8005806:	9109      	str	r1, [sp, #36]	@ 0x24
 8005808:	701a      	strb	r2, [r3, #0]
 800580a:	e7d6      	b.n	80057ba <__cvt+0x7a>

0800580c <__exponent>:
 800580c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800580e:	232b      	movs	r3, #43	@ 0x2b
 8005810:	0005      	movs	r5, r0
 8005812:	000c      	movs	r4, r1
 8005814:	b085      	sub	sp, #20
 8005816:	7002      	strb	r2, [r0, #0]
 8005818:	2900      	cmp	r1, #0
 800581a:	da01      	bge.n	8005820 <__exponent+0x14>
 800581c:	424c      	negs	r4, r1
 800581e:	3302      	adds	r3, #2
 8005820:	706b      	strb	r3, [r5, #1]
 8005822:	2c09      	cmp	r4, #9
 8005824:	dd2c      	ble.n	8005880 <__exponent+0x74>
 8005826:	ab02      	add	r3, sp, #8
 8005828:	1dde      	adds	r6, r3, #7
 800582a:	0020      	movs	r0, r4
 800582c:	210a      	movs	r1, #10
 800582e:	f7fa fdf7 	bl	8000420 <__aeabi_idivmod>
 8005832:	0037      	movs	r7, r6
 8005834:	3130      	adds	r1, #48	@ 0x30
 8005836:	3e01      	subs	r6, #1
 8005838:	0020      	movs	r0, r4
 800583a:	7031      	strb	r1, [r6, #0]
 800583c:	210a      	movs	r1, #10
 800583e:	9401      	str	r4, [sp, #4]
 8005840:	f7fa fd08 	bl	8000254 <__divsi3>
 8005844:	9b01      	ldr	r3, [sp, #4]
 8005846:	0004      	movs	r4, r0
 8005848:	2b63      	cmp	r3, #99	@ 0x63
 800584a:	dcee      	bgt.n	800582a <__exponent+0x1e>
 800584c:	1eba      	subs	r2, r7, #2
 800584e:	1ca8      	adds	r0, r5, #2
 8005850:	0001      	movs	r1, r0
 8005852:	0013      	movs	r3, r2
 8005854:	3430      	adds	r4, #48	@ 0x30
 8005856:	7014      	strb	r4, [r2, #0]
 8005858:	ac02      	add	r4, sp, #8
 800585a:	3407      	adds	r4, #7
 800585c:	429c      	cmp	r4, r3
 800585e:	d80a      	bhi.n	8005876 <__exponent+0x6a>
 8005860:	2300      	movs	r3, #0
 8005862:	42a2      	cmp	r2, r4
 8005864:	d803      	bhi.n	800586e <__exponent+0x62>
 8005866:	3309      	adds	r3, #9
 8005868:	aa02      	add	r2, sp, #8
 800586a:	189b      	adds	r3, r3, r2
 800586c:	1bdb      	subs	r3, r3, r7
 800586e:	18c0      	adds	r0, r0, r3
 8005870:	1b40      	subs	r0, r0, r5
 8005872:	b005      	add	sp, #20
 8005874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005876:	781c      	ldrb	r4, [r3, #0]
 8005878:	3301      	adds	r3, #1
 800587a:	700c      	strb	r4, [r1, #0]
 800587c:	3101      	adds	r1, #1
 800587e:	e7eb      	b.n	8005858 <__exponent+0x4c>
 8005880:	2330      	movs	r3, #48	@ 0x30
 8005882:	18e4      	adds	r4, r4, r3
 8005884:	70ab      	strb	r3, [r5, #2]
 8005886:	1d28      	adds	r0, r5, #4
 8005888:	70ec      	strb	r4, [r5, #3]
 800588a:	e7f1      	b.n	8005870 <__exponent+0x64>

0800588c <_printf_float>:
 800588c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800588e:	b097      	sub	sp, #92	@ 0x5c
 8005890:	000d      	movs	r5, r1
 8005892:	920a      	str	r2, [sp, #40]	@ 0x28
 8005894:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8005896:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005898:	9009      	str	r0, [sp, #36]	@ 0x24
 800589a:	f000 fceb 	bl	8006274 <_localeconv_r>
 800589e:	6803      	ldr	r3, [r0, #0]
 80058a0:	0018      	movs	r0, r3
 80058a2:	930d      	str	r3, [sp, #52]	@ 0x34
 80058a4:	f7fa fc30 	bl	8000108 <strlen>
 80058a8:	2300      	movs	r3, #0
 80058aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80058ac:	9314      	str	r3, [sp, #80]	@ 0x50
 80058ae:	7e2b      	ldrb	r3, [r5, #24]
 80058b0:	2207      	movs	r2, #7
 80058b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	930e      	str	r3, [sp, #56]	@ 0x38
 80058b8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80058ba:	6823      	ldr	r3, [r4, #0]
 80058bc:	05c9      	lsls	r1, r1, #23
 80058be:	d545      	bpl.n	800594c <_printf_float+0xc0>
 80058c0:	189b      	adds	r3, r3, r2
 80058c2:	4393      	bics	r3, r2
 80058c4:	001a      	movs	r2, r3
 80058c6:	3208      	adds	r2, #8
 80058c8:	6022      	str	r2, [r4, #0]
 80058ca:	2201      	movs	r2, #1
 80058cc:	681e      	ldr	r6, [r3, #0]
 80058ce:	685f      	ldr	r7, [r3, #4]
 80058d0:	007b      	lsls	r3, r7, #1
 80058d2:	085b      	lsrs	r3, r3, #1
 80058d4:	9311      	str	r3, [sp, #68]	@ 0x44
 80058d6:	9610      	str	r6, [sp, #64]	@ 0x40
 80058d8:	64ae      	str	r6, [r5, #72]	@ 0x48
 80058da:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80058dc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80058de:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80058e0:	4ba7      	ldr	r3, [pc, #668]	@ (8005b80 <_printf_float+0x2f4>)
 80058e2:	4252      	negs	r2, r2
 80058e4:	f7fc fbec 	bl	80020c0 <__aeabi_dcmpun>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	d131      	bne.n	8005950 <_printf_float+0xc4>
 80058ec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80058ee:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80058f0:	2201      	movs	r2, #1
 80058f2:	4ba3      	ldr	r3, [pc, #652]	@ (8005b80 <_printf_float+0x2f4>)
 80058f4:	4252      	negs	r2, r2
 80058f6:	f7fa fdb9 	bl	800046c <__aeabi_dcmple>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	d128      	bne.n	8005950 <_printf_float+0xc4>
 80058fe:	2200      	movs	r2, #0
 8005900:	2300      	movs	r3, #0
 8005902:	0030      	movs	r0, r6
 8005904:	0039      	movs	r1, r7
 8005906:	f7fa fda7 	bl	8000458 <__aeabi_dcmplt>
 800590a:	2800      	cmp	r0, #0
 800590c:	d003      	beq.n	8005916 <_printf_float+0x8a>
 800590e:	002b      	movs	r3, r5
 8005910:	222d      	movs	r2, #45	@ 0x2d
 8005912:	3343      	adds	r3, #67	@ 0x43
 8005914:	701a      	strb	r2, [r3, #0]
 8005916:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005918:	4f9a      	ldr	r7, [pc, #616]	@ (8005b84 <_printf_float+0x2f8>)
 800591a:	2b47      	cmp	r3, #71	@ 0x47
 800591c:	d900      	bls.n	8005920 <_printf_float+0x94>
 800591e:	4f9a      	ldr	r7, [pc, #616]	@ (8005b88 <_printf_float+0x2fc>)
 8005920:	2303      	movs	r3, #3
 8005922:	2400      	movs	r4, #0
 8005924:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005926:	612b      	str	r3, [r5, #16]
 8005928:	3301      	adds	r3, #1
 800592a:	439a      	bics	r2, r3
 800592c:	602a      	str	r2, [r5, #0]
 800592e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005930:	0029      	movs	r1, r5
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005936:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005938:	aa15      	add	r2, sp, #84	@ 0x54
 800593a:	f000 f9e5 	bl	8005d08 <_printf_common>
 800593e:	3001      	adds	r0, #1
 8005940:	d000      	beq.n	8005944 <_printf_float+0xb8>
 8005942:	e09f      	b.n	8005a84 <_printf_float+0x1f8>
 8005944:	2001      	movs	r0, #1
 8005946:	4240      	negs	r0, r0
 8005948:	b017      	add	sp, #92	@ 0x5c
 800594a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800594c:	3307      	adds	r3, #7
 800594e:	e7b8      	b.n	80058c2 <_printf_float+0x36>
 8005950:	0032      	movs	r2, r6
 8005952:	003b      	movs	r3, r7
 8005954:	0030      	movs	r0, r6
 8005956:	0039      	movs	r1, r7
 8005958:	f7fc fbb2 	bl	80020c0 <__aeabi_dcmpun>
 800595c:	2800      	cmp	r0, #0
 800595e:	d00b      	beq.n	8005978 <_printf_float+0xec>
 8005960:	2f00      	cmp	r7, #0
 8005962:	da03      	bge.n	800596c <_printf_float+0xe0>
 8005964:	002b      	movs	r3, r5
 8005966:	222d      	movs	r2, #45	@ 0x2d
 8005968:	3343      	adds	r3, #67	@ 0x43
 800596a:	701a      	strb	r2, [r3, #0]
 800596c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800596e:	4f87      	ldr	r7, [pc, #540]	@ (8005b8c <_printf_float+0x300>)
 8005970:	2b47      	cmp	r3, #71	@ 0x47
 8005972:	d9d5      	bls.n	8005920 <_printf_float+0x94>
 8005974:	4f86      	ldr	r7, [pc, #536]	@ (8005b90 <_printf_float+0x304>)
 8005976:	e7d3      	b.n	8005920 <_printf_float+0x94>
 8005978:	2220      	movs	r2, #32
 800597a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800597c:	686b      	ldr	r3, [r5, #4]
 800597e:	4394      	bics	r4, r2
 8005980:	1c5a      	adds	r2, r3, #1
 8005982:	d146      	bne.n	8005a12 <_printf_float+0x186>
 8005984:	3307      	adds	r3, #7
 8005986:	606b      	str	r3, [r5, #4]
 8005988:	2380      	movs	r3, #128	@ 0x80
 800598a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	4313      	orrs	r3, r2
 8005990:	2200      	movs	r2, #0
 8005992:	602b      	str	r3, [r5, #0]
 8005994:	9206      	str	r2, [sp, #24]
 8005996:	aa14      	add	r2, sp, #80	@ 0x50
 8005998:	9205      	str	r2, [sp, #20]
 800599a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800599c:	a90a      	add	r1, sp, #40	@ 0x28
 800599e:	9204      	str	r2, [sp, #16]
 80059a0:	aa13      	add	r2, sp, #76	@ 0x4c
 80059a2:	9203      	str	r2, [sp, #12]
 80059a4:	2223      	movs	r2, #35	@ 0x23
 80059a6:	1852      	adds	r2, r2, r1
 80059a8:	9202      	str	r2, [sp, #8]
 80059aa:	9301      	str	r3, [sp, #4]
 80059ac:	686b      	ldr	r3, [r5, #4]
 80059ae:	0032      	movs	r2, r6
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059b4:	003b      	movs	r3, r7
 80059b6:	f7ff fec3 	bl	8005740 <__cvt>
 80059ba:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80059bc:	0007      	movs	r7, r0
 80059be:	2c47      	cmp	r4, #71	@ 0x47
 80059c0:	d12d      	bne.n	8005a1e <_printf_float+0x192>
 80059c2:	1cd3      	adds	r3, r2, #3
 80059c4:	db02      	blt.n	80059cc <_printf_float+0x140>
 80059c6:	686b      	ldr	r3, [r5, #4]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	dd48      	ble.n	8005a5e <_printf_float+0x1d2>
 80059cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80059ce:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80059d0:	3b02      	subs	r3, #2
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80059d6:	0028      	movs	r0, r5
 80059d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80059da:	3901      	subs	r1, #1
 80059dc:	3050      	adds	r0, #80	@ 0x50
 80059de:	9113      	str	r1, [sp, #76]	@ 0x4c
 80059e0:	f7ff ff14 	bl	800580c <__exponent>
 80059e4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80059e6:	0004      	movs	r4, r0
 80059e8:	1813      	adds	r3, r2, r0
 80059ea:	612b      	str	r3, [r5, #16]
 80059ec:	2a01      	cmp	r2, #1
 80059ee:	dc02      	bgt.n	80059f6 <_printf_float+0x16a>
 80059f0:	682a      	ldr	r2, [r5, #0]
 80059f2:	07d2      	lsls	r2, r2, #31
 80059f4:	d501      	bpl.n	80059fa <_printf_float+0x16e>
 80059f6:	3301      	adds	r3, #1
 80059f8:	612b      	str	r3, [r5, #16]
 80059fa:	2323      	movs	r3, #35	@ 0x23
 80059fc:	aa0a      	add	r2, sp, #40	@ 0x28
 80059fe:	189b      	adds	r3, r3, r2
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d100      	bne.n	8005a08 <_printf_float+0x17c>
 8005a06:	e792      	b.n	800592e <_printf_float+0xa2>
 8005a08:	002b      	movs	r3, r5
 8005a0a:	222d      	movs	r2, #45	@ 0x2d
 8005a0c:	3343      	adds	r3, #67	@ 0x43
 8005a0e:	701a      	strb	r2, [r3, #0]
 8005a10:	e78d      	b.n	800592e <_printf_float+0xa2>
 8005a12:	2c47      	cmp	r4, #71	@ 0x47
 8005a14:	d1b8      	bne.n	8005988 <_printf_float+0xfc>
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d1b6      	bne.n	8005988 <_printf_float+0xfc>
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	e7b3      	b.n	8005986 <_printf_float+0xfa>
 8005a1e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a20:	0011      	movs	r1, r2
 8005a22:	2b65      	cmp	r3, #101	@ 0x65
 8005a24:	d9d7      	bls.n	80059d6 <_printf_float+0x14a>
 8005a26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a28:	2b66      	cmp	r3, #102	@ 0x66
 8005a2a:	d11a      	bne.n	8005a62 <_printf_float+0x1d6>
 8005a2c:	686b      	ldr	r3, [r5, #4]
 8005a2e:	2a00      	cmp	r2, #0
 8005a30:	dd09      	ble.n	8005a46 <_printf_float+0x1ba>
 8005a32:	612a      	str	r2, [r5, #16]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d102      	bne.n	8005a3e <_printf_float+0x1b2>
 8005a38:	6829      	ldr	r1, [r5, #0]
 8005a3a:	07c9      	lsls	r1, r1, #31
 8005a3c:	d50b      	bpl.n	8005a56 <_printf_float+0x1ca>
 8005a3e:	3301      	adds	r3, #1
 8005a40:	189b      	adds	r3, r3, r2
 8005a42:	612b      	str	r3, [r5, #16]
 8005a44:	e007      	b.n	8005a56 <_printf_float+0x1ca>
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d103      	bne.n	8005a52 <_printf_float+0x1c6>
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	6829      	ldr	r1, [r5, #0]
 8005a4e:	4211      	tst	r1, r2
 8005a50:	d000      	beq.n	8005a54 <_printf_float+0x1c8>
 8005a52:	1c9a      	adds	r2, r3, #2
 8005a54:	612a      	str	r2, [r5, #16]
 8005a56:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a58:	2400      	movs	r4, #0
 8005a5a:	65ab      	str	r3, [r5, #88]	@ 0x58
 8005a5c:	e7cd      	b.n	80059fa <_printf_float+0x16e>
 8005a5e:	2367      	movs	r3, #103	@ 0x67
 8005a60:	930c      	str	r3, [sp, #48]	@ 0x30
 8005a62:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005a64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005a66:	4299      	cmp	r1, r3
 8005a68:	db06      	blt.n	8005a78 <_printf_float+0x1ec>
 8005a6a:	682b      	ldr	r3, [r5, #0]
 8005a6c:	6129      	str	r1, [r5, #16]
 8005a6e:	07db      	lsls	r3, r3, #31
 8005a70:	d5f1      	bpl.n	8005a56 <_printf_float+0x1ca>
 8005a72:	3101      	adds	r1, #1
 8005a74:	6129      	str	r1, [r5, #16]
 8005a76:	e7ee      	b.n	8005a56 <_printf_float+0x1ca>
 8005a78:	2201      	movs	r2, #1
 8005a7a:	2900      	cmp	r1, #0
 8005a7c:	dce0      	bgt.n	8005a40 <_printf_float+0x1b4>
 8005a7e:	1892      	adds	r2, r2, r2
 8005a80:	1a52      	subs	r2, r2, r1
 8005a82:	e7dd      	b.n	8005a40 <_printf_float+0x1b4>
 8005a84:	682a      	ldr	r2, [r5, #0]
 8005a86:	0553      	lsls	r3, r2, #21
 8005a88:	d408      	bmi.n	8005a9c <_printf_float+0x210>
 8005a8a:	692b      	ldr	r3, [r5, #16]
 8005a8c:	003a      	movs	r2, r7
 8005a8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a92:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005a94:	47a0      	blx	r4
 8005a96:	3001      	adds	r0, #1
 8005a98:	d129      	bne.n	8005aee <_printf_float+0x262>
 8005a9a:	e753      	b.n	8005944 <_printf_float+0xb8>
 8005a9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a9e:	2b65      	cmp	r3, #101	@ 0x65
 8005aa0:	d800      	bhi.n	8005aa4 <_printf_float+0x218>
 8005aa2:	e0da      	b.n	8005c5a <_printf_float+0x3ce>
 8005aa4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005aa6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f7fa fcce 	bl	800044c <__aeabi_dcmpeq>
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d033      	beq.n	8005b1c <_printf_float+0x290>
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	4a37      	ldr	r2, [pc, #220]	@ (8005b94 <_printf_float+0x308>)
 8005ab8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005aba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005abc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005abe:	47a0      	blx	r4
 8005ac0:	3001      	adds	r0, #1
 8005ac2:	d100      	bne.n	8005ac6 <_printf_float+0x23a>
 8005ac4:	e73e      	b.n	8005944 <_printf_float+0xb8>
 8005ac6:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005ac8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005aca:	42b3      	cmp	r3, r6
 8005acc:	db02      	blt.n	8005ad4 <_printf_float+0x248>
 8005ace:	682b      	ldr	r3, [r5, #0]
 8005ad0:	07db      	lsls	r3, r3, #31
 8005ad2:	d50c      	bpl.n	8005aee <_printf_float+0x262>
 8005ad4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005ad6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ad8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ada:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005adc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ade:	47a0      	blx	r4
 8005ae0:	2400      	movs	r4, #0
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	d100      	bne.n	8005ae8 <_printf_float+0x25c>
 8005ae6:	e72d      	b.n	8005944 <_printf_float+0xb8>
 8005ae8:	1e73      	subs	r3, r6, #1
 8005aea:	42a3      	cmp	r3, r4
 8005aec:	dc0a      	bgt.n	8005b04 <_printf_float+0x278>
 8005aee:	682b      	ldr	r3, [r5, #0]
 8005af0:	079b      	lsls	r3, r3, #30
 8005af2:	d500      	bpl.n	8005af6 <_printf_float+0x26a>
 8005af4:	e105      	b.n	8005d02 <_printf_float+0x476>
 8005af6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005af8:	68e8      	ldr	r0, [r5, #12]
 8005afa:	4298      	cmp	r0, r3
 8005afc:	db00      	blt.n	8005b00 <_printf_float+0x274>
 8005afe:	e723      	b.n	8005948 <_printf_float+0xbc>
 8005b00:	0018      	movs	r0, r3
 8005b02:	e721      	b.n	8005948 <_printf_float+0xbc>
 8005b04:	002a      	movs	r2, r5
 8005b06:	2301      	movs	r3, #1
 8005b08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b0c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005b0e:	321a      	adds	r2, #26
 8005b10:	47b8      	blx	r7
 8005b12:	3001      	adds	r0, #1
 8005b14:	d100      	bne.n	8005b18 <_printf_float+0x28c>
 8005b16:	e715      	b.n	8005944 <_printf_float+0xb8>
 8005b18:	3401      	adds	r4, #1
 8005b1a:	e7e5      	b.n	8005ae8 <_printf_float+0x25c>
 8005b1c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	dc3a      	bgt.n	8005b98 <_printf_float+0x30c>
 8005b22:	2301      	movs	r3, #1
 8005b24:	4a1b      	ldr	r2, [pc, #108]	@ (8005b94 <_printf_float+0x308>)
 8005b26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b28:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b2a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b2c:	47a0      	blx	r4
 8005b2e:	3001      	adds	r0, #1
 8005b30:	d100      	bne.n	8005b34 <_printf_float+0x2a8>
 8005b32:	e707      	b.n	8005944 <_printf_float+0xb8>
 8005b34:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005b36:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b38:	4333      	orrs	r3, r6
 8005b3a:	d102      	bne.n	8005b42 <_printf_float+0x2b6>
 8005b3c:	682b      	ldr	r3, [r5, #0]
 8005b3e:	07db      	lsls	r3, r3, #31
 8005b40:	d5d5      	bpl.n	8005aee <_printf_float+0x262>
 8005b42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b44:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005b46:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b48:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b4a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b4c:	47a0      	blx	r4
 8005b4e:	2300      	movs	r3, #0
 8005b50:	3001      	adds	r0, #1
 8005b52:	d100      	bne.n	8005b56 <_printf_float+0x2ca>
 8005b54:	e6f6      	b.n	8005944 <_printf_float+0xb8>
 8005b56:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b58:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b5a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005b5c:	425b      	negs	r3, r3
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	dc01      	bgt.n	8005b66 <_printf_float+0x2da>
 8005b62:	0033      	movs	r3, r6
 8005b64:	e792      	b.n	8005a8c <_printf_float+0x200>
 8005b66:	002a      	movs	r2, r5
 8005b68:	2301      	movs	r3, #1
 8005b6a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005b6c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b6e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005b70:	321a      	adds	r2, #26
 8005b72:	47a0      	blx	r4
 8005b74:	3001      	adds	r0, #1
 8005b76:	d100      	bne.n	8005b7a <_printf_float+0x2ee>
 8005b78:	e6e4      	b.n	8005944 <_printf_float+0xb8>
 8005b7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	e7ea      	b.n	8005b56 <_printf_float+0x2ca>
 8005b80:	7fefffff 	.word	0x7fefffff
 8005b84:	080085f4 	.word	0x080085f4
 8005b88:	080085f8 	.word	0x080085f8
 8005b8c:	080085fc 	.word	0x080085fc
 8005b90:	08008600 	.word	0x08008600
 8005b94:	08008604 	.word	0x08008604
 8005b98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b9a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005b9c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005b9e:	429e      	cmp	r6, r3
 8005ba0:	dd00      	ble.n	8005ba4 <_printf_float+0x318>
 8005ba2:	001e      	movs	r6, r3
 8005ba4:	2e00      	cmp	r6, #0
 8005ba6:	dc31      	bgt.n	8005c0c <_printf_float+0x380>
 8005ba8:	43f3      	mvns	r3, r6
 8005baa:	2400      	movs	r4, #0
 8005bac:	17db      	asrs	r3, r3, #31
 8005bae:	4033      	ands	r3, r6
 8005bb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bb2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005bb6:	1af3      	subs	r3, r6, r3
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	dc30      	bgt.n	8005c1e <_printf_float+0x392>
 8005bbc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005bbe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	dc38      	bgt.n	8005c36 <_printf_float+0x3aa>
 8005bc4:	682b      	ldr	r3, [r5, #0]
 8005bc6:	07db      	lsls	r3, r3, #31
 8005bc8:	d435      	bmi.n	8005c36 <_printf_float+0x3aa>
 8005bca:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005bcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005bd0:	1b9b      	subs	r3, r3, r6
 8005bd2:	1b14      	subs	r4, r2, r4
 8005bd4:	429c      	cmp	r4, r3
 8005bd6:	dd00      	ble.n	8005bda <_printf_float+0x34e>
 8005bd8:	001c      	movs	r4, r3
 8005bda:	2c00      	cmp	r4, #0
 8005bdc:	dc34      	bgt.n	8005c48 <_printf_float+0x3bc>
 8005bde:	43e3      	mvns	r3, r4
 8005be0:	2600      	movs	r6, #0
 8005be2:	17db      	asrs	r3, r3, #31
 8005be4:	401c      	ands	r4, r3
 8005be6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005be8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	1b1b      	subs	r3, r3, r4
 8005bee:	42b3      	cmp	r3, r6
 8005bf0:	dc00      	bgt.n	8005bf4 <_printf_float+0x368>
 8005bf2:	e77c      	b.n	8005aee <_printf_float+0x262>
 8005bf4:	002a      	movs	r2, r5
 8005bf6:	2301      	movs	r3, #1
 8005bf8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005bfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bfc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005bfe:	321a      	adds	r2, #26
 8005c00:	47b8      	blx	r7
 8005c02:	3001      	adds	r0, #1
 8005c04:	d100      	bne.n	8005c08 <_printf_float+0x37c>
 8005c06:	e69d      	b.n	8005944 <_printf_float+0xb8>
 8005c08:	3601      	adds	r6, #1
 8005c0a:	e7ec      	b.n	8005be6 <_printf_float+0x35a>
 8005c0c:	0033      	movs	r3, r6
 8005c0e:	003a      	movs	r2, r7
 8005c10:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c14:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005c16:	47a0      	blx	r4
 8005c18:	3001      	adds	r0, #1
 8005c1a:	d1c5      	bne.n	8005ba8 <_printf_float+0x31c>
 8005c1c:	e692      	b.n	8005944 <_printf_float+0xb8>
 8005c1e:	002a      	movs	r2, r5
 8005c20:	2301      	movs	r3, #1
 8005c22:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c24:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c26:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c28:	321a      	adds	r2, #26
 8005c2a:	47b0      	blx	r6
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d100      	bne.n	8005c32 <_printf_float+0x3a6>
 8005c30:	e688      	b.n	8005944 <_printf_float+0xb8>
 8005c32:	3401      	adds	r4, #1
 8005c34:	e7bd      	b.n	8005bb2 <_printf_float+0x326>
 8005c36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c38:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005c3a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c3c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c3e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005c40:	47a0      	blx	r4
 8005c42:	3001      	adds	r0, #1
 8005c44:	d1c1      	bne.n	8005bca <_printf_float+0x33e>
 8005c46:	e67d      	b.n	8005944 <_printf_float+0xb8>
 8005c48:	19ba      	adds	r2, r7, r6
 8005c4a:	0023      	movs	r3, r4
 8005c4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c50:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c52:	47b0      	blx	r6
 8005c54:	3001      	adds	r0, #1
 8005c56:	d1c2      	bne.n	8005bde <_printf_float+0x352>
 8005c58:	e674      	b.n	8005944 <_printf_float+0xb8>
 8005c5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	dc02      	bgt.n	8005c68 <_printf_float+0x3dc>
 8005c62:	2301      	movs	r3, #1
 8005c64:	421a      	tst	r2, r3
 8005c66:	d039      	beq.n	8005cdc <_printf_float+0x450>
 8005c68:	2301      	movs	r3, #1
 8005c6a:	003a      	movs	r2, r7
 8005c6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c70:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c72:	47b0      	blx	r6
 8005c74:	3001      	adds	r0, #1
 8005c76:	d100      	bne.n	8005c7a <_printf_float+0x3ee>
 8005c78:	e664      	b.n	8005944 <_printf_float+0xb8>
 8005c7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c7c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005c7e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005c80:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c82:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005c84:	47b0      	blx	r6
 8005c86:	3001      	adds	r0, #1
 8005c88:	d100      	bne.n	8005c8c <_printf_float+0x400>
 8005c8a:	e65b      	b.n	8005944 <_printf_float+0xb8>
 8005c8c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005c8e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005c90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c92:	2200      	movs	r2, #0
 8005c94:	3b01      	subs	r3, #1
 8005c96:	930c      	str	r3, [sp, #48]	@ 0x30
 8005c98:	2300      	movs	r3, #0
 8005c9a:	f7fa fbd7 	bl	800044c <__aeabi_dcmpeq>
 8005c9e:	2800      	cmp	r0, #0
 8005ca0:	d11a      	bne.n	8005cd8 <_printf_float+0x44c>
 8005ca2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ca4:	1c7a      	adds	r2, r7, #1
 8005ca6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ca8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005caa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005cac:	47b0      	blx	r6
 8005cae:	3001      	adds	r0, #1
 8005cb0:	d10e      	bne.n	8005cd0 <_printf_float+0x444>
 8005cb2:	e647      	b.n	8005944 <_printf_float+0xb8>
 8005cb4:	002a      	movs	r2, r5
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005cba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cbc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005cbe:	321a      	adds	r2, #26
 8005cc0:	47b8      	blx	r7
 8005cc2:	3001      	adds	r0, #1
 8005cc4:	d100      	bne.n	8005cc8 <_printf_float+0x43c>
 8005cc6:	e63d      	b.n	8005944 <_printf_float+0xb8>
 8005cc8:	3601      	adds	r6, #1
 8005cca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ccc:	429e      	cmp	r6, r3
 8005cce:	dbf1      	blt.n	8005cb4 <_printf_float+0x428>
 8005cd0:	002a      	movs	r2, r5
 8005cd2:	0023      	movs	r3, r4
 8005cd4:	3250      	adds	r2, #80	@ 0x50
 8005cd6:	e6da      	b.n	8005a8e <_printf_float+0x202>
 8005cd8:	2600      	movs	r6, #0
 8005cda:	e7f6      	b.n	8005cca <_printf_float+0x43e>
 8005cdc:	003a      	movs	r2, r7
 8005cde:	e7e2      	b.n	8005ca6 <_printf_float+0x41a>
 8005ce0:	002a      	movs	r2, r5
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005ce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005ce8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005cea:	3219      	adds	r2, #25
 8005cec:	47b0      	blx	r6
 8005cee:	3001      	adds	r0, #1
 8005cf0:	d100      	bne.n	8005cf4 <_printf_float+0x468>
 8005cf2:	e627      	b.n	8005944 <_printf_float+0xb8>
 8005cf4:	3401      	adds	r4, #1
 8005cf6:	68eb      	ldr	r3, [r5, #12]
 8005cf8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005cfa:	1a9b      	subs	r3, r3, r2
 8005cfc:	42a3      	cmp	r3, r4
 8005cfe:	dcef      	bgt.n	8005ce0 <_printf_float+0x454>
 8005d00:	e6f9      	b.n	8005af6 <_printf_float+0x26a>
 8005d02:	2400      	movs	r4, #0
 8005d04:	e7f7      	b.n	8005cf6 <_printf_float+0x46a>
 8005d06:	46c0      	nop			@ (mov r8, r8)

08005d08 <_printf_common>:
 8005d08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d0a:	0016      	movs	r6, r2
 8005d0c:	9301      	str	r3, [sp, #4]
 8005d0e:	688a      	ldr	r2, [r1, #8]
 8005d10:	690b      	ldr	r3, [r1, #16]
 8005d12:	000c      	movs	r4, r1
 8005d14:	9000      	str	r0, [sp, #0]
 8005d16:	4293      	cmp	r3, r2
 8005d18:	da00      	bge.n	8005d1c <_printf_common+0x14>
 8005d1a:	0013      	movs	r3, r2
 8005d1c:	0022      	movs	r2, r4
 8005d1e:	6033      	str	r3, [r6, #0]
 8005d20:	3243      	adds	r2, #67	@ 0x43
 8005d22:	7812      	ldrb	r2, [r2, #0]
 8005d24:	2a00      	cmp	r2, #0
 8005d26:	d001      	beq.n	8005d2c <_printf_common+0x24>
 8005d28:	3301      	adds	r3, #1
 8005d2a:	6033      	str	r3, [r6, #0]
 8005d2c:	6823      	ldr	r3, [r4, #0]
 8005d2e:	069b      	lsls	r3, r3, #26
 8005d30:	d502      	bpl.n	8005d38 <_printf_common+0x30>
 8005d32:	6833      	ldr	r3, [r6, #0]
 8005d34:	3302      	adds	r3, #2
 8005d36:	6033      	str	r3, [r6, #0]
 8005d38:	6822      	ldr	r2, [r4, #0]
 8005d3a:	2306      	movs	r3, #6
 8005d3c:	0015      	movs	r5, r2
 8005d3e:	401d      	ands	r5, r3
 8005d40:	421a      	tst	r2, r3
 8005d42:	d027      	beq.n	8005d94 <_printf_common+0x8c>
 8005d44:	0023      	movs	r3, r4
 8005d46:	3343      	adds	r3, #67	@ 0x43
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	1e5a      	subs	r2, r3, #1
 8005d4c:	4193      	sbcs	r3, r2
 8005d4e:	6822      	ldr	r2, [r4, #0]
 8005d50:	0692      	lsls	r2, r2, #26
 8005d52:	d430      	bmi.n	8005db6 <_printf_common+0xae>
 8005d54:	0022      	movs	r2, r4
 8005d56:	9901      	ldr	r1, [sp, #4]
 8005d58:	9800      	ldr	r0, [sp, #0]
 8005d5a:	9d08      	ldr	r5, [sp, #32]
 8005d5c:	3243      	adds	r2, #67	@ 0x43
 8005d5e:	47a8      	blx	r5
 8005d60:	3001      	adds	r0, #1
 8005d62:	d025      	beq.n	8005db0 <_printf_common+0xa8>
 8005d64:	2206      	movs	r2, #6
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	2500      	movs	r5, #0
 8005d6a:	4013      	ands	r3, r2
 8005d6c:	2b04      	cmp	r3, #4
 8005d6e:	d105      	bne.n	8005d7c <_printf_common+0x74>
 8005d70:	6833      	ldr	r3, [r6, #0]
 8005d72:	68e5      	ldr	r5, [r4, #12]
 8005d74:	1aed      	subs	r5, r5, r3
 8005d76:	43eb      	mvns	r3, r5
 8005d78:	17db      	asrs	r3, r3, #31
 8005d7a:	401d      	ands	r5, r3
 8005d7c:	68a3      	ldr	r3, [r4, #8]
 8005d7e:	6922      	ldr	r2, [r4, #16]
 8005d80:	4293      	cmp	r3, r2
 8005d82:	dd01      	ble.n	8005d88 <_printf_common+0x80>
 8005d84:	1a9b      	subs	r3, r3, r2
 8005d86:	18ed      	adds	r5, r5, r3
 8005d88:	2600      	movs	r6, #0
 8005d8a:	42b5      	cmp	r5, r6
 8005d8c:	d120      	bne.n	8005dd0 <_printf_common+0xc8>
 8005d8e:	2000      	movs	r0, #0
 8005d90:	e010      	b.n	8005db4 <_printf_common+0xac>
 8005d92:	3501      	adds	r5, #1
 8005d94:	68e3      	ldr	r3, [r4, #12]
 8005d96:	6832      	ldr	r2, [r6, #0]
 8005d98:	1a9b      	subs	r3, r3, r2
 8005d9a:	42ab      	cmp	r3, r5
 8005d9c:	ddd2      	ble.n	8005d44 <_printf_common+0x3c>
 8005d9e:	0022      	movs	r2, r4
 8005da0:	2301      	movs	r3, #1
 8005da2:	9901      	ldr	r1, [sp, #4]
 8005da4:	9800      	ldr	r0, [sp, #0]
 8005da6:	9f08      	ldr	r7, [sp, #32]
 8005da8:	3219      	adds	r2, #25
 8005daa:	47b8      	blx	r7
 8005dac:	3001      	adds	r0, #1
 8005dae:	d1f0      	bne.n	8005d92 <_printf_common+0x8a>
 8005db0:	2001      	movs	r0, #1
 8005db2:	4240      	negs	r0, r0
 8005db4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005db6:	2030      	movs	r0, #48	@ 0x30
 8005db8:	18e1      	adds	r1, r4, r3
 8005dba:	3143      	adds	r1, #67	@ 0x43
 8005dbc:	7008      	strb	r0, [r1, #0]
 8005dbe:	0021      	movs	r1, r4
 8005dc0:	1c5a      	adds	r2, r3, #1
 8005dc2:	3145      	adds	r1, #69	@ 0x45
 8005dc4:	7809      	ldrb	r1, [r1, #0]
 8005dc6:	18a2      	adds	r2, r4, r2
 8005dc8:	3243      	adds	r2, #67	@ 0x43
 8005dca:	3302      	adds	r3, #2
 8005dcc:	7011      	strb	r1, [r2, #0]
 8005dce:	e7c1      	b.n	8005d54 <_printf_common+0x4c>
 8005dd0:	0022      	movs	r2, r4
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	9901      	ldr	r1, [sp, #4]
 8005dd6:	9800      	ldr	r0, [sp, #0]
 8005dd8:	9f08      	ldr	r7, [sp, #32]
 8005dda:	321a      	adds	r2, #26
 8005ddc:	47b8      	blx	r7
 8005dde:	3001      	adds	r0, #1
 8005de0:	d0e6      	beq.n	8005db0 <_printf_common+0xa8>
 8005de2:	3601      	adds	r6, #1
 8005de4:	e7d1      	b.n	8005d8a <_printf_common+0x82>
	...

08005de8 <_printf_i>:
 8005de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dea:	b08b      	sub	sp, #44	@ 0x2c
 8005dec:	9206      	str	r2, [sp, #24]
 8005dee:	000a      	movs	r2, r1
 8005df0:	3243      	adds	r2, #67	@ 0x43
 8005df2:	9307      	str	r3, [sp, #28]
 8005df4:	9005      	str	r0, [sp, #20]
 8005df6:	9203      	str	r2, [sp, #12]
 8005df8:	7e0a      	ldrb	r2, [r1, #24]
 8005dfa:	000c      	movs	r4, r1
 8005dfc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005dfe:	2a78      	cmp	r2, #120	@ 0x78
 8005e00:	d809      	bhi.n	8005e16 <_printf_i+0x2e>
 8005e02:	2a62      	cmp	r2, #98	@ 0x62
 8005e04:	d80b      	bhi.n	8005e1e <_printf_i+0x36>
 8005e06:	2a00      	cmp	r2, #0
 8005e08:	d100      	bne.n	8005e0c <_printf_i+0x24>
 8005e0a:	e0bc      	b.n	8005f86 <_printf_i+0x19e>
 8005e0c:	497b      	ldr	r1, [pc, #492]	@ (8005ffc <_printf_i+0x214>)
 8005e0e:	9104      	str	r1, [sp, #16]
 8005e10:	2a58      	cmp	r2, #88	@ 0x58
 8005e12:	d100      	bne.n	8005e16 <_printf_i+0x2e>
 8005e14:	e090      	b.n	8005f38 <_printf_i+0x150>
 8005e16:	0025      	movs	r5, r4
 8005e18:	3542      	adds	r5, #66	@ 0x42
 8005e1a:	702a      	strb	r2, [r5, #0]
 8005e1c:	e022      	b.n	8005e64 <_printf_i+0x7c>
 8005e1e:	0010      	movs	r0, r2
 8005e20:	3863      	subs	r0, #99	@ 0x63
 8005e22:	2815      	cmp	r0, #21
 8005e24:	d8f7      	bhi.n	8005e16 <_printf_i+0x2e>
 8005e26:	f7fa f981 	bl	800012c <__gnu_thumb1_case_shi>
 8005e2a:	0016      	.short	0x0016
 8005e2c:	fff6001f 	.word	0xfff6001f
 8005e30:	fff6fff6 	.word	0xfff6fff6
 8005e34:	001ffff6 	.word	0x001ffff6
 8005e38:	fff6fff6 	.word	0xfff6fff6
 8005e3c:	fff6fff6 	.word	0xfff6fff6
 8005e40:	003600a1 	.word	0x003600a1
 8005e44:	fff60080 	.word	0xfff60080
 8005e48:	00b2fff6 	.word	0x00b2fff6
 8005e4c:	0036fff6 	.word	0x0036fff6
 8005e50:	fff6fff6 	.word	0xfff6fff6
 8005e54:	0084      	.short	0x0084
 8005e56:	0025      	movs	r5, r4
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	3542      	adds	r5, #66	@ 0x42
 8005e5c:	1d11      	adds	r1, r2, #4
 8005e5e:	6019      	str	r1, [r3, #0]
 8005e60:	6813      	ldr	r3, [r2, #0]
 8005e62:	702b      	strb	r3, [r5, #0]
 8005e64:	2301      	movs	r3, #1
 8005e66:	e0a0      	b.n	8005faa <_printf_i+0x1c2>
 8005e68:	6818      	ldr	r0, [r3, #0]
 8005e6a:	6809      	ldr	r1, [r1, #0]
 8005e6c:	1d02      	adds	r2, r0, #4
 8005e6e:	060d      	lsls	r5, r1, #24
 8005e70:	d50b      	bpl.n	8005e8a <_printf_i+0xa2>
 8005e72:	6806      	ldr	r6, [r0, #0]
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	da03      	bge.n	8005e82 <_printf_i+0x9a>
 8005e7a:	232d      	movs	r3, #45	@ 0x2d
 8005e7c:	9a03      	ldr	r2, [sp, #12]
 8005e7e:	4276      	negs	r6, r6
 8005e80:	7013      	strb	r3, [r2, #0]
 8005e82:	4b5e      	ldr	r3, [pc, #376]	@ (8005ffc <_printf_i+0x214>)
 8005e84:	270a      	movs	r7, #10
 8005e86:	9304      	str	r3, [sp, #16]
 8005e88:	e018      	b.n	8005ebc <_printf_i+0xd4>
 8005e8a:	6806      	ldr	r6, [r0, #0]
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	0649      	lsls	r1, r1, #25
 8005e90:	d5f1      	bpl.n	8005e76 <_printf_i+0x8e>
 8005e92:	b236      	sxth	r6, r6
 8005e94:	e7ef      	b.n	8005e76 <_printf_i+0x8e>
 8005e96:	6808      	ldr	r0, [r1, #0]
 8005e98:	6819      	ldr	r1, [r3, #0]
 8005e9a:	c940      	ldmia	r1!, {r6}
 8005e9c:	0605      	lsls	r5, r0, #24
 8005e9e:	d402      	bmi.n	8005ea6 <_printf_i+0xbe>
 8005ea0:	0640      	lsls	r0, r0, #25
 8005ea2:	d500      	bpl.n	8005ea6 <_printf_i+0xbe>
 8005ea4:	b2b6      	uxth	r6, r6
 8005ea6:	6019      	str	r1, [r3, #0]
 8005ea8:	4b54      	ldr	r3, [pc, #336]	@ (8005ffc <_printf_i+0x214>)
 8005eaa:	270a      	movs	r7, #10
 8005eac:	9304      	str	r3, [sp, #16]
 8005eae:	2a6f      	cmp	r2, #111	@ 0x6f
 8005eb0:	d100      	bne.n	8005eb4 <_printf_i+0xcc>
 8005eb2:	3f02      	subs	r7, #2
 8005eb4:	0023      	movs	r3, r4
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	3343      	adds	r3, #67	@ 0x43
 8005eba:	701a      	strb	r2, [r3, #0]
 8005ebc:	6863      	ldr	r3, [r4, #4]
 8005ebe:	60a3      	str	r3, [r4, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	db03      	blt.n	8005ecc <_printf_i+0xe4>
 8005ec4:	2104      	movs	r1, #4
 8005ec6:	6822      	ldr	r2, [r4, #0]
 8005ec8:	438a      	bics	r2, r1
 8005eca:	6022      	str	r2, [r4, #0]
 8005ecc:	2e00      	cmp	r6, #0
 8005ece:	d102      	bne.n	8005ed6 <_printf_i+0xee>
 8005ed0:	9d03      	ldr	r5, [sp, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00c      	beq.n	8005ef0 <_printf_i+0x108>
 8005ed6:	9d03      	ldr	r5, [sp, #12]
 8005ed8:	0030      	movs	r0, r6
 8005eda:	0039      	movs	r1, r7
 8005edc:	f7fa f9b6 	bl	800024c <__aeabi_uidivmod>
 8005ee0:	9b04      	ldr	r3, [sp, #16]
 8005ee2:	3d01      	subs	r5, #1
 8005ee4:	5c5b      	ldrb	r3, [r3, r1]
 8005ee6:	702b      	strb	r3, [r5, #0]
 8005ee8:	0033      	movs	r3, r6
 8005eea:	0006      	movs	r6, r0
 8005eec:	429f      	cmp	r7, r3
 8005eee:	d9f3      	bls.n	8005ed8 <_printf_i+0xf0>
 8005ef0:	2f08      	cmp	r7, #8
 8005ef2:	d109      	bne.n	8005f08 <_printf_i+0x120>
 8005ef4:	6823      	ldr	r3, [r4, #0]
 8005ef6:	07db      	lsls	r3, r3, #31
 8005ef8:	d506      	bpl.n	8005f08 <_printf_i+0x120>
 8005efa:	6862      	ldr	r2, [r4, #4]
 8005efc:	6923      	ldr	r3, [r4, #16]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	dc02      	bgt.n	8005f08 <_printf_i+0x120>
 8005f02:	2330      	movs	r3, #48	@ 0x30
 8005f04:	3d01      	subs	r5, #1
 8005f06:	702b      	strb	r3, [r5, #0]
 8005f08:	9b03      	ldr	r3, [sp, #12]
 8005f0a:	1b5b      	subs	r3, r3, r5
 8005f0c:	6123      	str	r3, [r4, #16]
 8005f0e:	9b07      	ldr	r3, [sp, #28]
 8005f10:	0021      	movs	r1, r4
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	9805      	ldr	r0, [sp, #20]
 8005f16:	9b06      	ldr	r3, [sp, #24]
 8005f18:	aa09      	add	r2, sp, #36	@ 0x24
 8005f1a:	f7ff fef5 	bl	8005d08 <_printf_common>
 8005f1e:	3001      	adds	r0, #1
 8005f20:	d148      	bne.n	8005fb4 <_printf_i+0x1cc>
 8005f22:	2001      	movs	r0, #1
 8005f24:	4240      	negs	r0, r0
 8005f26:	b00b      	add	sp, #44	@ 0x2c
 8005f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	6809      	ldr	r1, [r1, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	6022      	str	r2, [r4, #0]
 8005f32:	2278      	movs	r2, #120	@ 0x78
 8005f34:	4932      	ldr	r1, [pc, #200]	@ (8006000 <_printf_i+0x218>)
 8005f36:	9104      	str	r1, [sp, #16]
 8005f38:	0021      	movs	r1, r4
 8005f3a:	3145      	adds	r1, #69	@ 0x45
 8005f3c:	700a      	strb	r2, [r1, #0]
 8005f3e:	6819      	ldr	r1, [r3, #0]
 8005f40:	6822      	ldr	r2, [r4, #0]
 8005f42:	c940      	ldmia	r1!, {r6}
 8005f44:	0610      	lsls	r0, r2, #24
 8005f46:	d402      	bmi.n	8005f4e <_printf_i+0x166>
 8005f48:	0650      	lsls	r0, r2, #25
 8005f4a:	d500      	bpl.n	8005f4e <_printf_i+0x166>
 8005f4c:	b2b6      	uxth	r6, r6
 8005f4e:	6019      	str	r1, [r3, #0]
 8005f50:	07d3      	lsls	r3, r2, #31
 8005f52:	d502      	bpl.n	8005f5a <_printf_i+0x172>
 8005f54:	2320      	movs	r3, #32
 8005f56:	4313      	orrs	r3, r2
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	2e00      	cmp	r6, #0
 8005f5c:	d001      	beq.n	8005f62 <_printf_i+0x17a>
 8005f5e:	2710      	movs	r7, #16
 8005f60:	e7a8      	b.n	8005eb4 <_printf_i+0xcc>
 8005f62:	2220      	movs	r2, #32
 8005f64:	6823      	ldr	r3, [r4, #0]
 8005f66:	4393      	bics	r3, r2
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	e7f8      	b.n	8005f5e <_printf_i+0x176>
 8005f6c:	681a      	ldr	r2, [r3, #0]
 8005f6e:	680d      	ldr	r5, [r1, #0]
 8005f70:	1d10      	adds	r0, r2, #4
 8005f72:	6949      	ldr	r1, [r1, #20]
 8005f74:	6018      	str	r0, [r3, #0]
 8005f76:	6813      	ldr	r3, [r2, #0]
 8005f78:	062e      	lsls	r6, r5, #24
 8005f7a:	d501      	bpl.n	8005f80 <_printf_i+0x198>
 8005f7c:	6019      	str	r1, [r3, #0]
 8005f7e:	e002      	b.n	8005f86 <_printf_i+0x19e>
 8005f80:	066d      	lsls	r5, r5, #25
 8005f82:	d5fb      	bpl.n	8005f7c <_printf_i+0x194>
 8005f84:	8019      	strh	r1, [r3, #0]
 8005f86:	2300      	movs	r3, #0
 8005f88:	9d03      	ldr	r5, [sp, #12]
 8005f8a:	6123      	str	r3, [r4, #16]
 8005f8c:	e7bf      	b.n	8005f0e <_printf_i+0x126>
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	1d11      	adds	r1, r2, #4
 8005f92:	6019      	str	r1, [r3, #0]
 8005f94:	6815      	ldr	r5, [r2, #0]
 8005f96:	2100      	movs	r1, #0
 8005f98:	0028      	movs	r0, r5
 8005f9a:	6862      	ldr	r2, [r4, #4]
 8005f9c:	f000 f9e9 	bl	8006372 <memchr>
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	d001      	beq.n	8005fa8 <_printf_i+0x1c0>
 8005fa4:	1b40      	subs	r0, r0, r5
 8005fa6:	6060      	str	r0, [r4, #4]
 8005fa8:	6863      	ldr	r3, [r4, #4]
 8005faa:	6123      	str	r3, [r4, #16]
 8005fac:	2300      	movs	r3, #0
 8005fae:	9a03      	ldr	r2, [sp, #12]
 8005fb0:	7013      	strb	r3, [r2, #0]
 8005fb2:	e7ac      	b.n	8005f0e <_printf_i+0x126>
 8005fb4:	002a      	movs	r2, r5
 8005fb6:	6923      	ldr	r3, [r4, #16]
 8005fb8:	9906      	ldr	r1, [sp, #24]
 8005fba:	9805      	ldr	r0, [sp, #20]
 8005fbc:	9d07      	ldr	r5, [sp, #28]
 8005fbe:	47a8      	blx	r5
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	d0ae      	beq.n	8005f22 <_printf_i+0x13a>
 8005fc4:	6823      	ldr	r3, [r4, #0]
 8005fc6:	079b      	lsls	r3, r3, #30
 8005fc8:	d415      	bmi.n	8005ff6 <_printf_i+0x20e>
 8005fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fcc:	68e0      	ldr	r0, [r4, #12]
 8005fce:	4298      	cmp	r0, r3
 8005fd0:	daa9      	bge.n	8005f26 <_printf_i+0x13e>
 8005fd2:	0018      	movs	r0, r3
 8005fd4:	e7a7      	b.n	8005f26 <_printf_i+0x13e>
 8005fd6:	0022      	movs	r2, r4
 8005fd8:	2301      	movs	r3, #1
 8005fda:	9906      	ldr	r1, [sp, #24]
 8005fdc:	9805      	ldr	r0, [sp, #20]
 8005fde:	9e07      	ldr	r6, [sp, #28]
 8005fe0:	3219      	adds	r2, #25
 8005fe2:	47b0      	blx	r6
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	d09c      	beq.n	8005f22 <_printf_i+0x13a>
 8005fe8:	3501      	adds	r5, #1
 8005fea:	68e3      	ldr	r3, [r4, #12]
 8005fec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fee:	1a9b      	subs	r3, r3, r2
 8005ff0:	42ab      	cmp	r3, r5
 8005ff2:	dcf0      	bgt.n	8005fd6 <_printf_i+0x1ee>
 8005ff4:	e7e9      	b.n	8005fca <_printf_i+0x1e2>
 8005ff6:	2500      	movs	r5, #0
 8005ff8:	e7f7      	b.n	8005fea <_printf_i+0x202>
 8005ffa:	46c0      	nop			@ (mov r8, r8)
 8005ffc:	08008606 	.word	0x08008606
 8006000:	08008617 	.word	0x08008617

08006004 <std>:
 8006004:	2300      	movs	r3, #0
 8006006:	b510      	push	{r4, lr}
 8006008:	0004      	movs	r4, r0
 800600a:	6003      	str	r3, [r0, #0]
 800600c:	6043      	str	r3, [r0, #4]
 800600e:	6083      	str	r3, [r0, #8]
 8006010:	8181      	strh	r1, [r0, #12]
 8006012:	6643      	str	r3, [r0, #100]	@ 0x64
 8006014:	81c2      	strh	r2, [r0, #14]
 8006016:	6103      	str	r3, [r0, #16]
 8006018:	6143      	str	r3, [r0, #20]
 800601a:	6183      	str	r3, [r0, #24]
 800601c:	0019      	movs	r1, r3
 800601e:	2208      	movs	r2, #8
 8006020:	305c      	adds	r0, #92	@ 0x5c
 8006022:	f000 f91f 	bl	8006264 <memset>
 8006026:	4b0b      	ldr	r3, [pc, #44]	@ (8006054 <std+0x50>)
 8006028:	6224      	str	r4, [r4, #32]
 800602a:	6263      	str	r3, [r4, #36]	@ 0x24
 800602c:	4b0a      	ldr	r3, [pc, #40]	@ (8006058 <std+0x54>)
 800602e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006030:	4b0a      	ldr	r3, [pc, #40]	@ (800605c <std+0x58>)
 8006032:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006034:	4b0a      	ldr	r3, [pc, #40]	@ (8006060 <std+0x5c>)
 8006036:	6323      	str	r3, [r4, #48]	@ 0x30
 8006038:	4b0a      	ldr	r3, [pc, #40]	@ (8006064 <std+0x60>)
 800603a:	429c      	cmp	r4, r3
 800603c:	d005      	beq.n	800604a <std+0x46>
 800603e:	4b0a      	ldr	r3, [pc, #40]	@ (8006068 <std+0x64>)
 8006040:	429c      	cmp	r4, r3
 8006042:	d002      	beq.n	800604a <std+0x46>
 8006044:	4b09      	ldr	r3, [pc, #36]	@ (800606c <std+0x68>)
 8006046:	429c      	cmp	r4, r3
 8006048:	d103      	bne.n	8006052 <std+0x4e>
 800604a:	0020      	movs	r0, r4
 800604c:	3058      	adds	r0, #88	@ 0x58
 800604e:	f000 f98d 	bl	800636c <__retarget_lock_init_recursive>
 8006052:	bd10      	pop	{r4, pc}
 8006054:	080061cd 	.word	0x080061cd
 8006058:	080061f5 	.word	0x080061f5
 800605c:	0800622d 	.word	0x0800622d
 8006060:	08006259 	.word	0x08006259
 8006064:	200004a8 	.word	0x200004a8
 8006068:	20000510 	.word	0x20000510
 800606c:	20000578 	.word	0x20000578

08006070 <stdio_exit_handler>:
 8006070:	b510      	push	{r4, lr}
 8006072:	4a03      	ldr	r2, [pc, #12]	@ (8006080 <stdio_exit_handler+0x10>)
 8006074:	4903      	ldr	r1, [pc, #12]	@ (8006084 <stdio_exit_handler+0x14>)
 8006076:	4804      	ldr	r0, [pc, #16]	@ (8006088 <stdio_exit_handler+0x18>)
 8006078:	f000 f86c 	bl	8006154 <_fwalk_sglue>
 800607c:	bd10      	pop	{r4, pc}
 800607e:	46c0      	nop			@ (mov r8, r8)
 8006080:	2000000c 	.word	0x2000000c
 8006084:	08007dbd 	.word	0x08007dbd
 8006088:	2000001c 	.word	0x2000001c

0800608c <cleanup_stdio>:
 800608c:	6841      	ldr	r1, [r0, #4]
 800608e:	4b0b      	ldr	r3, [pc, #44]	@ (80060bc <cleanup_stdio+0x30>)
 8006090:	b510      	push	{r4, lr}
 8006092:	0004      	movs	r4, r0
 8006094:	4299      	cmp	r1, r3
 8006096:	d001      	beq.n	800609c <cleanup_stdio+0x10>
 8006098:	f001 fe90 	bl	8007dbc <_fflush_r>
 800609c:	68a1      	ldr	r1, [r4, #8]
 800609e:	4b08      	ldr	r3, [pc, #32]	@ (80060c0 <cleanup_stdio+0x34>)
 80060a0:	4299      	cmp	r1, r3
 80060a2:	d002      	beq.n	80060aa <cleanup_stdio+0x1e>
 80060a4:	0020      	movs	r0, r4
 80060a6:	f001 fe89 	bl	8007dbc <_fflush_r>
 80060aa:	68e1      	ldr	r1, [r4, #12]
 80060ac:	4b05      	ldr	r3, [pc, #20]	@ (80060c4 <cleanup_stdio+0x38>)
 80060ae:	4299      	cmp	r1, r3
 80060b0:	d002      	beq.n	80060b8 <cleanup_stdio+0x2c>
 80060b2:	0020      	movs	r0, r4
 80060b4:	f001 fe82 	bl	8007dbc <_fflush_r>
 80060b8:	bd10      	pop	{r4, pc}
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	200004a8 	.word	0x200004a8
 80060c0:	20000510 	.word	0x20000510
 80060c4:	20000578 	.word	0x20000578

080060c8 <global_stdio_init.part.0>:
 80060c8:	b510      	push	{r4, lr}
 80060ca:	4b09      	ldr	r3, [pc, #36]	@ (80060f0 <global_stdio_init.part.0+0x28>)
 80060cc:	4a09      	ldr	r2, [pc, #36]	@ (80060f4 <global_stdio_init.part.0+0x2c>)
 80060ce:	2104      	movs	r1, #4
 80060d0:	601a      	str	r2, [r3, #0]
 80060d2:	4809      	ldr	r0, [pc, #36]	@ (80060f8 <global_stdio_init.part.0+0x30>)
 80060d4:	2200      	movs	r2, #0
 80060d6:	f7ff ff95 	bl	8006004 <std>
 80060da:	2201      	movs	r2, #1
 80060dc:	2109      	movs	r1, #9
 80060de:	4807      	ldr	r0, [pc, #28]	@ (80060fc <global_stdio_init.part.0+0x34>)
 80060e0:	f7ff ff90 	bl	8006004 <std>
 80060e4:	2202      	movs	r2, #2
 80060e6:	2112      	movs	r1, #18
 80060e8:	4805      	ldr	r0, [pc, #20]	@ (8006100 <global_stdio_init.part.0+0x38>)
 80060ea:	f7ff ff8b 	bl	8006004 <std>
 80060ee:	bd10      	pop	{r4, pc}
 80060f0:	200005e0 	.word	0x200005e0
 80060f4:	08006071 	.word	0x08006071
 80060f8:	200004a8 	.word	0x200004a8
 80060fc:	20000510 	.word	0x20000510
 8006100:	20000578 	.word	0x20000578

08006104 <__sfp_lock_acquire>:
 8006104:	b510      	push	{r4, lr}
 8006106:	4802      	ldr	r0, [pc, #8]	@ (8006110 <__sfp_lock_acquire+0xc>)
 8006108:	f000 f931 	bl	800636e <__retarget_lock_acquire_recursive>
 800610c:	bd10      	pop	{r4, pc}
 800610e:	46c0      	nop			@ (mov r8, r8)
 8006110:	200005e9 	.word	0x200005e9

08006114 <__sfp_lock_release>:
 8006114:	b510      	push	{r4, lr}
 8006116:	4802      	ldr	r0, [pc, #8]	@ (8006120 <__sfp_lock_release+0xc>)
 8006118:	f000 f92a 	bl	8006370 <__retarget_lock_release_recursive>
 800611c:	bd10      	pop	{r4, pc}
 800611e:	46c0      	nop			@ (mov r8, r8)
 8006120:	200005e9 	.word	0x200005e9

08006124 <__sinit>:
 8006124:	b510      	push	{r4, lr}
 8006126:	0004      	movs	r4, r0
 8006128:	f7ff ffec 	bl	8006104 <__sfp_lock_acquire>
 800612c:	6a23      	ldr	r3, [r4, #32]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d002      	beq.n	8006138 <__sinit+0x14>
 8006132:	f7ff ffef 	bl	8006114 <__sfp_lock_release>
 8006136:	bd10      	pop	{r4, pc}
 8006138:	4b04      	ldr	r3, [pc, #16]	@ (800614c <__sinit+0x28>)
 800613a:	6223      	str	r3, [r4, #32]
 800613c:	4b04      	ldr	r3, [pc, #16]	@ (8006150 <__sinit+0x2c>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1f6      	bne.n	8006132 <__sinit+0xe>
 8006144:	f7ff ffc0 	bl	80060c8 <global_stdio_init.part.0>
 8006148:	e7f3      	b.n	8006132 <__sinit+0xe>
 800614a:	46c0      	nop			@ (mov r8, r8)
 800614c:	0800608d 	.word	0x0800608d
 8006150:	200005e0 	.word	0x200005e0

08006154 <_fwalk_sglue>:
 8006154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006156:	0014      	movs	r4, r2
 8006158:	2600      	movs	r6, #0
 800615a:	9000      	str	r0, [sp, #0]
 800615c:	9101      	str	r1, [sp, #4]
 800615e:	68a5      	ldr	r5, [r4, #8]
 8006160:	6867      	ldr	r7, [r4, #4]
 8006162:	3f01      	subs	r7, #1
 8006164:	d504      	bpl.n	8006170 <_fwalk_sglue+0x1c>
 8006166:	6824      	ldr	r4, [r4, #0]
 8006168:	2c00      	cmp	r4, #0
 800616a:	d1f8      	bne.n	800615e <_fwalk_sglue+0xa>
 800616c:	0030      	movs	r0, r6
 800616e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006170:	89ab      	ldrh	r3, [r5, #12]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d908      	bls.n	8006188 <_fwalk_sglue+0x34>
 8006176:	220e      	movs	r2, #14
 8006178:	5eab      	ldrsh	r3, [r5, r2]
 800617a:	3301      	adds	r3, #1
 800617c:	d004      	beq.n	8006188 <_fwalk_sglue+0x34>
 800617e:	0029      	movs	r1, r5
 8006180:	9800      	ldr	r0, [sp, #0]
 8006182:	9b01      	ldr	r3, [sp, #4]
 8006184:	4798      	blx	r3
 8006186:	4306      	orrs	r6, r0
 8006188:	3568      	adds	r5, #104	@ 0x68
 800618a:	e7ea      	b.n	8006162 <_fwalk_sglue+0xe>

0800618c <siprintf>:
 800618c:	b40e      	push	{r1, r2, r3}
 800618e:	b500      	push	{lr}
 8006190:	490b      	ldr	r1, [pc, #44]	@ (80061c0 <siprintf+0x34>)
 8006192:	b09c      	sub	sp, #112	@ 0x70
 8006194:	ab1d      	add	r3, sp, #116	@ 0x74
 8006196:	9002      	str	r0, [sp, #8]
 8006198:	9006      	str	r0, [sp, #24]
 800619a:	9107      	str	r1, [sp, #28]
 800619c:	9104      	str	r1, [sp, #16]
 800619e:	4809      	ldr	r0, [pc, #36]	@ (80061c4 <siprintf+0x38>)
 80061a0:	4909      	ldr	r1, [pc, #36]	@ (80061c8 <siprintf+0x3c>)
 80061a2:	cb04      	ldmia	r3!, {r2}
 80061a4:	9105      	str	r1, [sp, #20]
 80061a6:	6800      	ldr	r0, [r0, #0]
 80061a8:	a902      	add	r1, sp, #8
 80061aa:	9301      	str	r3, [sp, #4]
 80061ac:	f001 fc82 	bl	8007ab4 <_svfiprintf_r>
 80061b0:	2200      	movs	r2, #0
 80061b2:	9b02      	ldr	r3, [sp, #8]
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	b01c      	add	sp, #112	@ 0x70
 80061b8:	bc08      	pop	{r3}
 80061ba:	b003      	add	sp, #12
 80061bc:	4718      	bx	r3
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	7fffffff 	.word	0x7fffffff
 80061c4:	20000018 	.word	0x20000018
 80061c8:	ffff0208 	.word	0xffff0208

080061cc <__sread>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	000c      	movs	r4, r1
 80061d0:	250e      	movs	r5, #14
 80061d2:	5f49      	ldrsh	r1, [r1, r5]
 80061d4:	f000 f878 	bl	80062c8 <_read_r>
 80061d8:	2800      	cmp	r0, #0
 80061da:	db03      	blt.n	80061e4 <__sread+0x18>
 80061dc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80061de:	181b      	adds	r3, r3, r0
 80061e0:	6563      	str	r3, [r4, #84]	@ 0x54
 80061e2:	bd70      	pop	{r4, r5, r6, pc}
 80061e4:	89a3      	ldrh	r3, [r4, #12]
 80061e6:	4a02      	ldr	r2, [pc, #8]	@ (80061f0 <__sread+0x24>)
 80061e8:	4013      	ands	r3, r2
 80061ea:	81a3      	strh	r3, [r4, #12]
 80061ec:	e7f9      	b.n	80061e2 <__sread+0x16>
 80061ee:	46c0      	nop			@ (mov r8, r8)
 80061f0:	ffffefff 	.word	0xffffefff

080061f4 <__swrite>:
 80061f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061f6:	001f      	movs	r7, r3
 80061f8:	898b      	ldrh	r3, [r1, #12]
 80061fa:	0005      	movs	r5, r0
 80061fc:	000c      	movs	r4, r1
 80061fe:	0016      	movs	r6, r2
 8006200:	05db      	lsls	r3, r3, #23
 8006202:	d505      	bpl.n	8006210 <__swrite+0x1c>
 8006204:	230e      	movs	r3, #14
 8006206:	5ec9      	ldrsh	r1, [r1, r3]
 8006208:	2200      	movs	r2, #0
 800620a:	2302      	movs	r3, #2
 800620c:	f000 f848 	bl	80062a0 <_lseek_r>
 8006210:	89a3      	ldrh	r3, [r4, #12]
 8006212:	4a05      	ldr	r2, [pc, #20]	@ (8006228 <__swrite+0x34>)
 8006214:	0028      	movs	r0, r5
 8006216:	4013      	ands	r3, r2
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	0032      	movs	r2, r6
 800621c:	230e      	movs	r3, #14
 800621e:	5ee1      	ldrsh	r1, [r4, r3]
 8006220:	003b      	movs	r3, r7
 8006222:	f000 f865 	bl	80062f0 <_write_r>
 8006226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006228:	ffffefff 	.word	0xffffefff

0800622c <__sseek>:
 800622c:	b570      	push	{r4, r5, r6, lr}
 800622e:	000c      	movs	r4, r1
 8006230:	250e      	movs	r5, #14
 8006232:	5f49      	ldrsh	r1, [r1, r5]
 8006234:	f000 f834 	bl	80062a0 <_lseek_r>
 8006238:	89a3      	ldrh	r3, [r4, #12]
 800623a:	1c42      	adds	r2, r0, #1
 800623c:	d103      	bne.n	8006246 <__sseek+0x1a>
 800623e:	4a05      	ldr	r2, [pc, #20]	@ (8006254 <__sseek+0x28>)
 8006240:	4013      	ands	r3, r2
 8006242:	81a3      	strh	r3, [r4, #12]
 8006244:	bd70      	pop	{r4, r5, r6, pc}
 8006246:	2280      	movs	r2, #128	@ 0x80
 8006248:	0152      	lsls	r2, r2, #5
 800624a:	4313      	orrs	r3, r2
 800624c:	81a3      	strh	r3, [r4, #12]
 800624e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006250:	e7f8      	b.n	8006244 <__sseek+0x18>
 8006252:	46c0      	nop			@ (mov r8, r8)
 8006254:	ffffefff 	.word	0xffffefff

08006258 <__sclose>:
 8006258:	b510      	push	{r4, lr}
 800625a:	230e      	movs	r3, #14
 800625c:	5ec9      	ldrsh	r1, [r1, r3]
 800625e:	f000 f80d 	bl	800627c <_close_r>
 8006262:	bd10      	pop	{r4, pc}

08006264 <memset>:
 8006264:	0003      	movs	r3, r0
 8006266:	1882      	adds	r2, r0, r2
 8006268:	4293      	cmp	r3, r2
 800626a:	d100      	bne.n	800626e <memset+0xa>
 800626c:	4770      	bx	lr
 800626e:	7019      	strb	r1, [r3, #0]
 8006270:	3301      	adds	r3, #1
 8006272:	e7f9      	b.n	8006268 <memset+0x4>

08006274 <_localeconv_r>:
 8006274:	4800      	ldr	r0, [pc, #0]	@ (8006278 <_localeconv_r+0x4>)
 8006276:	4770      	bx	lr
 8006278:	20000158 	.word	0x20000158

0800627c <_close_r>:
 800627c:	2300      	movs	r3, #0
 800627e:	b570      	push	{r4, r5, r6, lr}
 8006280:	4d06      	ldr	r5, [pc, #24]	@ (800629c <_close_r+0x20>)
 8006282:	0004      	movs	r4, r0
 8006284:	0008      	movs	r0, r1
 8006286:	602b      	str	r3, [r5, #0]
 8006288:	f7fc ff2d 	bl	80030e6 <_close>
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d103      	bne.n	8006298 <_close_r+0x1c>
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d000      	beq.n	8006298 <_close_r+0x1c>
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	bd70      	pop	{r4, r5, r6, pc}
 800629a:	46c0      	nop			@ (mov r8, r8)
 800629c:	200005e4 	.word	0x200005e4

080062a0 <_lseek_r>:
 80062a0:	b570      	push	{r4, r5, r6, lr}
 80062a2:	0004      	movs	r4, r0
 80062a4:	0008      	movs	r0, r1
 80062a6:	0011      	movs	r1, r2
 80062a8:	001a      	movs	r2, r3
 80062aa:	2300      	movs	r3, #0
 80062ac:	4d05      	ldr	r5, [pc, #20]	@ (80062c4 <_lseek_r+0x24>)
 80062ae:	602b      	str	r3, [r5, #0]
 80062b0:	f7fc ff3a 	bl	8003128 <_lseek>
 80062b4:	1c43      	adds	r3, r0, #1
 80062b6:	d103      	bne.n	80062c0 <_lseek_r+0x20>
 80062b8:	682b      	ldr	r3, [r5, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d000      	beq.n	80062c0 <_lseek_r+0x20>
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	bd70      	pop	{r4, r5, r6, pc}
 80062c2:	46c0      	nop			@ (mov r8, r8)
 80062c4:	200005e4 	.word	0x200005e4

080062c8 <_read_r>:
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	0004      	movs	r4, r0
 80062cc:	0008      	movs	r0, r1
 80062ce:	0011      	movs	r1, r2
 80062d0:	001a      	movs	r2, r3
 80062d2:	2300      	movs	r3, #0
 80062d4:	4d05      	ldr	r5, [pc, #20]	@ (80062ec <_read_r+0x24>)
 80062d6:	602b      	str	r3, [r5, #0]
 80062d8:	f7fc fecc 	bl	8003074 <_read>
 80062dc:	1c43      	adds	r3, r0, #1
 80062de:	d103      	bne.n	80062e8 <_read_r+0x20>
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d000      	beq.n	80062e8 <_read_r+0x20>
 80062e6:	6023      	str	r3, [r4, #0]
 80062e8:	bd70      	pop	{r4, r5, r6, pc}
 80062ea:	46c0      	nop			@ (mov r8, r8)
 80062ec:	200005e4 	.word	0x200005e4

080062f0 <_write_r>:
 80062f0:	b570      	push	{r4, r5, r6, lr}
 80062f2:	0004      	movs	r4, r0
 80062f4:	0008      	movs	r0, r1
 80062f6:	0011      	movs	r1, r2
 80062f8:	001a      	movs	r2, r3
 80062fa:	2300      	movs	r3, #0
 80062fc:	4d05      	ldr	r5, [pc, #20]	@ (8006314 <_write_r+0x24>)
 80062fe:	602b      	str	r3, [r5, #0]
 8006300:	f7fc fed5 	bl	80030ae <_write>
 8006304:	1c43      	adds	r3, r0, #1
 8006306:	d103      	bne.n	8006310 <_write_r+0x20>
 8006308:	682b      	ldr	r3, [r5, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d000      	beq.n	8006310 <_write_r+0x20>
 800630e:	6023      	str	r3, [r4, #0]
 8006310:	bd70      	pop	{r4, r5, r6, pc}
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	200005e4 	.word	0x200005e4

08006318 <__errno>:
 8006318:	4b01      	ldr	r3, [pc, #4]	@ (8006320 <__errno+0x8>)
 800631a:	6818      	ldr	r0, [r3, #0]
 800631c:	4770      	bx	lr
 800631e:	46c0      	nop			@ (mov r8, r8)
 8006320:	20000018 	.word	0x20000018

08006324 <__libc_init_array>:
 8006324:	b570      	push	{r4, r5, r6, lr}
 8006326:	2600      	movs	r6, #0
 8006328:	4c0c      	ldr	r4, [pc, #48]	@ (800635c <__libc_init_array+0x38>)
 800632a:	4d0d      	ldr	r5, [pc, #52]	@ (8006360 <__libc_init_array+0x3c>)
 800632c:	1b64      	subs	r4, r4, r5
 800632e:	10a4      	asrs	r4, r4, #2
 8006330:	42a6      	cmp	r6, r4
 8006332:	d109      	bne.n	8006348 <__libc_init_array+0x24>
 8006334:	2600      	movs	r6, #0
 8006336:	f002 f907 	bl	8008548 <_init>
 800633a:	4c0a      	ldr	r4, [pc, #40]	@ (8006364 <__libc_init_array+0x40>)
 800633c:	4d0a      	ldr	r5, [pc, #40]	@ (8006368 <__libc_init_array+0x44>)
 800633e:	1b64      	subs	r4, r4, r5
 8006340:	10a4      	asrs	r4, r4, #2
 8006342:	42a6      	cmp	r6, r4
 8006344:	d105      	bne.n	8006352 <__libc_init_array+0x2e>
 8006346:	bd70      	pop	{r4, r5, r6, pc}
 8006348:	00b3      	lsls	r3, r6, #2
 800634a:	58eb      	ldr	r3, [r5, r3]
 800634c:	4798      	blx	r3
 800634e:	3601      	adds	r6, #1
 8006350:	e7ee      	b.n	8006330 <__libc_init_array+0xc>
 8006352:	00b3      	lsls	r3, r6, #2
 8006354:	58eb      	ldr	r3, [r5, r3]
 8006356:	4798      	blx	r3
 8006358:	3601      	adds	r6, #1
 800635a:	e7f2      	b.n	8006342 <__libc_init_array+0x1e>
 800635c:	08008968 	.word	0x08008968
 8006360:	08008968 	.word	0x08008968
 8006364:	0800896c 	.word	0x0800896c
 8006368:	08008968 	.word	0x08008968

0800636c <__retarget_lock_init_recursive>:
 800636c:	4770      	bx	lr

0800636e <__retarget_lock_acquire_recursive>:
 800636e:	4770      	bx	lr

08006370 <__retarget_lock_release_recursive>:
 8006370:	4770      	bx	lr

08006372 <memchr>:
 8006372:	b2c9      	uxtb	r1, r1
 8006374:	1882      	adds	r2, r0, r2
 8006376:	4290      	cmp	r0, r2
 8006378:	d101      	bne.n	800637e <memchr+0xc>
 800637a:	2000      	movs	r0, #0
 800637c:	4770      	bx	lr
 800637e:	7803      	ldrb	r3, [r0, #0]
 8006380:	428b      	cmp	r3, r1
 8006382:	d0fb      	beq.n	800637c <memchr+0xa>
 8006384:	3001      	adds	r0, #1
 8006386:	e7f6      	b.n	8006376 <memchr+0x4>

08006388 <memcpy>:
 8006388:	2300      	movs	r3, #0
 800638a:	b510      	push	{r4, lr}
 800638c:	429a      	cmp	r2, r3
 800638e:	d100      	bne.n	8006392 <memcpy+0xa>
 8006390:	bd10      	pop	{r4, pc}
 8006392:	5ccc      	ldrb	r4, [r1, r3]
 8006394:	54c4      	strb	r4, [r0, r3]
 8006396:	3301      	adds	r3, #1
 8006398:	e7f8      	b.n	800638c <memcpy+0x4>

0800639a <quorem>:
 800639a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800639c:	6902      	ldr	r2, [r0, #16]
 800639e:	690f      	ldr	r7, [r1, #16]
 80063a0:	b087      	sub	sp, #28
 80063a2:	0006      	movs	r6, r0
 80063a4:	000b      	movs	r3, r1
 80063a6:	2000      	movs	r0, #0
 80063a8:	9102      	str	r1, [sp, #8]
 80063aa:	42ba      	cmp	r2, r7
 80063ac:	db6d      	blt.n	800648a <quorem+0xf0>
 80063ae:	3f01      	subs	r7, #1
 80063b0:	00bc      	lsls	r4, r7, #2
 80063b2:	3314      	adds	r3, #20
 80063b4:	9305      	str	r3, [sp, #20]
 80063b6:	191b      	adds	r3, r3, r4
 80063b8:	9303      	str	r3, [sp, #12]
 80063ba:	0033      	movs	r3, r6
 80063bc:	3314      	adds	r3, #20
 80063be:	191c      	adds	r4, r3, r4
 80063c0:	9301      	str	r3, [sp, #4]
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	9304      	str	r3, [sp, #16]
 80063c6:	9b03      	ldr	r3, [sp, #12]
 80063c8:	9804      	ldr	r0, [sp, #16]
 80063ca:	681d      	ldr	r5, [r3, #0]
 80063cc:	3501      	adds	r5, #1
 80063ce:	0029      	movs	r1, r5
 80063d0:	f7f9 feb6 	bl	8000140 <__udivsi3>
 80063d4:	9b04      	ldr	r3, [sp, #16]
 80063d6:	9000      	str	r0, [sp, #0]
 80063d8:	42ab      	cmp	r3, r5
 80063da:	d32b      	bcc.n	8006434 <quorem+0x9a>
 80063dc:	9b05      	ldr	r3, [sp, #20]
 80063de:	9d01      	ldr	r5, [sp, #4]
 80063e0:	469c      	mov	ip, r3
 80063e2:	2300      	movs	r3, #0
 80063e4:	9305      	str	r3, [sp, #20]
 80063e6:	9304      	str	r3, [sp, #16]
 80063e8:	4662      	mov	r2, ip
 80063ea:	ca08      	ldmia	r2!, {r3}
 80063ec:	6828      	ldr	r0, [r5, #0]
 80063ee:	4694      	mov	ip, r2
 80063f0:	9a00      	ldr	r2, [sp, #0]
 80063f2:	b299      	uxth	r1, r3
 80063f4:	4351      	muls	r1, r2
 80063f6:	9a05      	ldr	r2, [sp, #20]
 80063f8:	0c1b      	lsrs	r3, r3, #16
 80063fa:	1889      	adds	r1, r1, r2
 80063fc:	9a00      	ldr	r2, [sp, #0]
 80063fe:	4353      	muls	r3, r2
 8006400:	0c0a      	lsrs	r2, r1, #16
 8006402:	189b      	adds	r3, r3, r2
 8006404:	0c1a      	lsrs	r2, r3, #16
 8006406:	b289      	uxth	r1, r1
 8006408:	9205      	str	r2, [sp, #20]
 800640a:	b282      	uxth	r2, r0
 800640c:	1a52      	subs	r2, r2, r1
 800640e:	9904      	ldr	r1, [sp, #16]
 8006410:	0c00      	lsrs	r0, r0, #16
 8006412:	1852      	adds	r2, r2, r1
 8006414:	b29b      	uxth	r3, r3
 8006416:	1411      	asrs	r1, r2, #16
 8006418:	1ac3      	subs	r3, r0, r3
 800641a:	185b      	adds	r3, r3, r1
 800641c:	1419      	asrs	r1, r3, #16
 800641e:	b292      	uxth	r2, r2
 8006420:	041b      	lsls	r3, r3, #16
 8006422:	431a      	orrs	r2, r3
 8006424:	9b03      	ldr	r3, [sp, #12]
 8006426:	9104      	str	r1, [sp, #16]
 8006428:	c504      	stmia	r5!, {r2}
 800642a:	4563      	cmp	r3, ip
 800642c:	d2dc      	bcs.n	80063e8 <quorem+0x4e>
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d030      	beq.n	8006496 <quorem+0xfc>
 8006434:	0030      	movs	r0, r6
 8006436:	9902      	ldr	r1, [sp, #8]
 8006438:	f001 f9c6 	bl	80077c8 <__mcmp>
 800643c:	2800      	cmp	r0, #0
 800643e:	db23      	blt.n	8006488 <quorem+0xee>
 8006440:	0034      	movs	r4, r6
 8006442:	2500      	movs	r5, #0
 8006444:	9902      	ldr	r1, [sp, #8]
 8006446:	3414      	adds	r4, #20
 8006448:	3114      	adds	r1, #20
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	c901      	ldmia	r1!, {r0}
 800644e:	9302      	str	r3, [sp, #8]
 8006450:	466b      	mov	r3, sp
 8006452:	891b      	ldrh	r3, [r3, #8]
 8006454:	b282      	uxth	r2, r0
 8006456:	1a9a      	subs	r2, r3, r2
 8006458:	9b02      	ldr	r3, [sp, #8]
 800645a:	1952      	adds	r2, r2, r5
 800645c:	0c00      	lsrs	r0, r0, #16
 800645e:	0c1b      	lsrs	r3, r3, #16
 8006460:	1a1b      	subs	r3, r3, r0
 8006462:	1410      	asrs	r0, r2, #16
 8006464:	181b      	adds	r3, r3, r0
 8006466:	141d      	asrs	r5, r3, #16
 8006468:	b292      	uxth	r2, r2
 800646a:	041b      	lsls	r3, r3, #16
 800646c:	431a      	orrs	r2, r3
 800646e:	9b03      	ldr	r3, [sp, #12]
 8006470:	c404      	stmia	r4!, {r2}
 8006472:	428b      	cmp	r3, r1
 8006474:	d2e9      	bcs.n	800644a <quorem+0xb0>
 8006476:	9a01      	ldr	r2, [sp, #4]
 8006478:	00bb      	lsls	r3, r7, #2
 800647a:	18d3      	adds	r3, r2, r3
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	2a00      	cmp	r2, #0
 8006480:	d013      	beq.n	80064aa <quorem+0x110>
 8006482:	9b00      	ldr	r3, [sp, #0]
 8006484:	3301      	adds	r3, #1
 8006486:	9300      	str	r3, [sp, #0]
 8006488:	9800      	ldr	r0, [sp, #0]
 800648a:	b007      	add	sp, #28
 800648c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800648e:	6823      	ldr	r3, [r4, #0]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d104      	bne.n	800649e <quorem+0x104>
 8006494:	3f01      	subs	r7, #1
 8006496:	9b01      	ldr	r3, [sp, #4]
 8006498:	3c04      	subs	r4, #4
 800649a:	42a3      	cmp	r3, r4
 800649c:	d3f7      	bcc.n	800648e <quorem+0xf4>
 800649e:	6137      	str	r7, [r6, #16]
 80064a0:	e7c8      	b.n	8006434 <quorem+0x9a>
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	d104      	bne.n	80064b2 <quorem+0x118>
 80064a8:	3f01      	subs	r7, #1
 80064aa:	9a01      	ldr	r2, [sp, #4]
 80064ac:	3b04      	subs	r3, #4
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d3f7      	bcc.n	80064a2 <quorem+0x108>
 80064b2:	6137      	str	r7, [r6, #16]
 80064b4:	e7e5      	b.n	8006482 <quorem+0xe8>
	...

080064b8 <_dtoa_r>:
 80064b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064ba:	0014      	movs	r4, r2
 80064bc:	001d      	movs	r5, r3
 80064be:	69c6      	ldr	r6, [r0, #28]
 80064c0:	b09d      	sub	sp, #116	@ 0x74
 80064c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80064c4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80064c6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80064c8:	9003      	str	r0, [sp, #12]
 80064ca:	2e00      	cmp	r6, #0
 80064cc:	d10f      	bne.n	80064ee <_dtoa_r+0x36>
 80064ce:	2010      	movs	r0, #16
 80064d0:	f000 fe30 	bl	8007134 <malloc>
 80064d4:	9b03      	ldr	r3, [sp, #12]
 80064d6:	1e02      	subs	r2, r0, #0
 80064d8:	61d8      	str	r0, [r3, #28]
 80064da:	d104      	bne.n	80064e6 <_dtoa_r+0x2e>
 80064dc:	21ef      	movs	r1, #239	@ 0xef
 80064de:	4bc7      	ldr	r3, [pc, #796]	@ (80067fc <_dtoa_r+0x344>)
 80064e0:	48c7      	ldr	r0, [pc, #796]	@ (8006800 <_dtoa_r+0x348>)
 80064e2:	f001 fcbb 	bl	8007e5c <__assert_func>
 80064e6:	6046      	str	r6, [r0, #4]
 80064e8:	6086      	str	r6, [r0, #8]
 80064ea:	6006      	str	r6, [r0, #0]
 80064ec:	60c6      	str	r6, [r0, #12]
 80064ee:	9b03      	ldr	r3, [sp, #12]
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	6819      	ldr	r1, [r3, #0]
 80064f4:	2900      	cmp	r1, #0
 80064f6:	d00b      	beq.n	8006510 <_dtoa_r+0x58>
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	2301      	movs	r3, #1
 80064fc:	4093      	lsls	r3, r2
 80064fe:	604a      	str	r2, [r1, #4]
 8006500:	608b      	str	r3, [r1, #8]
 8006502:	9803      	ldr	r0, [sp, #12]
 8006504:	f000 ff16 	bl	8007334 <_Bfree>
 8006508:	2200      	movs	r2, #0
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	69db      	ldr	r3, [r3, #28]
 800650e:	601a      	str	r2, [r3, #0]
 8006510:	2d00      	cmp	r5, #0
 8006512:	da1e      	bge.n	8006552 <_dtoa_r+0x9a>
 8006514:	2301      	movs	r3, #1
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	006b      	lsls	r3, r5, #1
 800651a:	085b      	lsrs	r3, r3, #1
 800651c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800651e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006520:	4bb8      	ldr	r3, [pc, #736]	@ (8006804 <_dtoa_r+0x34c>)
 8006522:	4ab8      	ldr	r2, [pc, #736]	@ (8006804 <_dtoa_r+0x34c>)
 8006524:	403b      	ands	r3, r7
 8006526:	4293      	cmp	r3, r2
 8006528:	d116      	bne.n	8006558 <_dtoa_r+0xa0>
 800652a:	4bb7      	ldr	r3, [pc, #732]	@ (8006808 <_dtoa_r+0x350>)
 800652c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	033b      	lsls	r3, r7, #12
 8006532:	0b1b      	lsrs	r3, r3, #12
 8006534:	4323      	orrs	r3, r4
 8006536:	d101      	bne.n	800653c <_dtoa_r+0x84>
 8006538:	f000 fd83 	bl	8007042 <_dtoa_r+0xb8a>
 800653c:	4bb3      	ldr	r3, [pc, #716]	@ (800680c <_dtoa_r+0x354>)
 800653e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006540:	9308      	str	r3, [sp, #32]
 8006542:	2a00      	cmp	r2, #0
 8006544:	d002      	beq.n	800654c <_dtoa_r+0x94>
 8006546:	4bb2      	ldr	r3, [pc, #712]	@ (8006810 <_dtoa_r+0x358>)
 8006548:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	9808      	ldr	r0, [sp, #32]
 800654e:	b01d      	add	sp, #116	@ 0x74
 8006550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006552:	2300      	movs	r3, #0
 8006554:	603b      	str	r3, [r7, #0]
 8006556:	e7e2      	b.n	800651e <_dtoa_r+0x66>
 8006558:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800655a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800655c:	9212      	str	r2, [sp, #72]	@ 0x48
 800655e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006560:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006562:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006564:	2200      	movs	r2, #0
 8006566:	2300      	movs	r3, #0
 8006568:	f7f9 ff70 	bl	800044c <__aeabi_dcmpeq>
 800656c:	1e06      	subs	r6, r0, #0
 800656e:	d00b      	beq.n	8006588 <_dtoa_r+0xd0>
 8006570:	2301      	movs	r3, #1
 8006572:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006574:	6013      	str	r3, [r2, #0]
 8006576:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006578:	2b00      	cmp	r3, #0
 800657a:	d002      	beq.n	8006582 <_dtoa_r+0xca>
 800657c:	4ba5      	ldr	r3, [pc, #660]	@ (8006814 <_dtoa_r+0x35c>)
 800657e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	4ba5      	ldr	r3, [pc, #660]	@ (8006818 <_dtoa_r+0x360>)
 8006584:	9308      	str	r3, [sp, #32]
 8006586:	e7e1      	b.n	800654c <_dtoa_r+0x94>
 8006588:	ab1a      	add	r3, sp, #104	@ 0x68
 800658a:	9301      	str	r3, [sp, #4]
 800658c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	9803      	ldr	r0, [sp, #12]
 8006592:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006594:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006596:	f001 f9cd 	bl	8007934 <__d2b>
 800659a:	007a      	lsls	r2, r7, #1
 800659c:	9005      	str	r0, [sp, #20]
 800659e:	0d52      	lsrs	r2, r2, #21
 80065a0:	d100      	bne.n	80065a4 <_dtoa_r+0xec>
 80065a2:	e07b      	b.n	800669c <_dtoa_r+0x1e4>
 80065a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80065a6:	9618      	str	r6, [sp, #96]	@ 0x60
 80065a8:	0319      	lsls	r1, r3, #12
 80065aa:	4b9c      	ldr	r3, [pc, #624]	@ (800681c <_dtoa_r+0x364>)
 80065ac:	0b09      	lsrs	r1, r1, #12
 80065ae:	430b      	orrs	r3, r1
 80065b0:	499b      	ldr	r1, [pc, #620]	@ (8006820 <_dtoa_r+0x368>)
 80065b2:	1857      	adds	r7, r2, r1
 80065b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80065b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80065b8:	0019      	movs	r1, r3
 80065ba:	2200      	movs	r2, #0
 80065bc:	4b99      	ldr	r3, [pc, #612]	@ (8006824 <_dtoa_r+0x36c>)
 80065be:	f7fb f9e3 	bl	8001988 <__aeabi_dsub>
 80065c2:	4a99      	ldr	r2, [pc, #612]	@ (8006828 <_dtoa_r+0x370>)
 80065c4:	4b99      	ldr	r3, [pc, #612]	@ (800682c <_dtoa_r+0x374>)
 80065c6:	f7fa ff17 	bl	80013f8 <__aeabi_dmul>
 80065ca:	4a99      	ldr	r2, [pc, #612]	@ (8006830 <_dtoa_r+0x378>)
 80065cc:	4b99      	ldr	r3, [pc, #612]	@ (8006834 <_dtoa_r+0x37c>)
 80065ce:	f7f9 ff6b 	bl	80004a8 <__aeabi_dadd>
 80065d2:	0004      	movs	r4, r0
 80065d4:	0038      	movs	r0, r7
 80065d6:	000d      	movs	r5, r1
 80065d8:	f7fb fdd0 	bl	800217c <__aeabi_i2d>
 80065dc:	4a96      	ldr	r2, [pc, #600]	@ (8006838 <_dtoa_r+0x380>)
 80065de:	4b97      	ldr	r3, [pc, #604]	@ (800683c <_dtoa_r+0x384>)
 80065e0:	f7fa ff0a 	bl	80013f8 <__aeabi_dmul>
 80065e4:	0002      	movs	r2, r0
 80065e6:	000b      	movs	r3, r1
 80065e8:	0020      	movs	r0, r4
 80065ea:	0029      	movs	r1, r5
 80065ec:	f7f9 ff5c 	bl	80004a8 <__aeabi_dadd>
 80065f0:	0004      	movs	r4, r0
 80065f2:	000d      	movs	r5, r1
 80065f4:	f7fb fd86 	bl	8002104 <__aeabi_d2iz>
 80065f8:	2200      	movs	r2, #0
 80065fa:	9004      	str	r0, [sp, #16]
 80065fc:	2300      	movs	r3, #0
 80065fe:	0020      	movs	r0, r4
 8006600:	0029      	movs	r1, r5
 8006602:	f7f9 ff29 	bl	8000458 <__aeabi_dcmplt>
 8006606:	2800      	cmp	r0, #0
 8006608:	d00b      	beq.n	8006622 <_dtoa_r+0x16a>
 800660a:	9804      	ldr	r0, [sp, #16]
 800660c:	f7fb fdb6 	bl	800217c <__aeabi_i2d>
 8006610:	002b      	movs	r3, r5
 8006612:	0022      	movs	r2, r4
 8006614:	f7f9 ff1a 	bl	800044c <__aeabi_dcmpeq>
 8006618:	4243      	negs	r3, r0
 800661a:	4158      	adcs	r0, r3
 800661c:	9b04      	ldr	r3, [sp, #16]
 800661e:	1a1b      	subs	r3, r3, r0
 8006620:	9304      	str	r3, [sp, #16]
 8006622:	2301      	movs	r3, #1
 8006624:	9315      	str	r3, [sp, #84]	@ 0x54
 8006626:	9b04      	ldr	r3, [sp, #16]
 8006628:	2b16      	cmp	r3, #22
 800662a:	d810      	bhi.n	800664e <_dtoa_r+0x196>
 800662c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800662e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006630:	9a04      	ldr	r2, [sp, #16]
 8006632:	4b83      	ldr	r3, [pc, #524]	@ (8006840 <_dtoa_r+0x388>)
 8006634:	00d2      	lsls	r2, r2, #3
 8006636:	189b      	adds	r3, r3, r2
 8006638:	681a      	ldr	r2, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f7f9 ff0c 	bl	8000458 <__aeabi_dcmplt>
 8006640:	2800      	cmp	r0, #0
 8006642:	d047      	beq.n	80066d4 <_dtoa_r+0x21c>
 8006644:	9b04      	ldr	r3, [sp, #16]
 8006646:	3b01      	subs	r3, #1
 8006648:	9304      	str	r3, [sp, #16]
 800664a:	2300      	movs	r3, #0
 800664c:	9315      	str	r3, [sp, #84]	@ 0x54
 800664e:	2200      	movs	r2, #0
 8006650:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8006652:	9206      	str	r2, [sp, #24]
 8006654:	1bdb      	subs	r3, r3, r7
 8006656:	1e5a      	subs	r2, r3, #1
 8006658:	d53e      	bpl.n	80066d8 <_dtoa_r+0x220>
 800665a:	2201      	movs	r2, #1
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	9306      	str	r3, [sp, #24]
 8006660:	2300      	movs	r3, #0
 8006662:	930d      	str	r3, [sp, #52]	@ 0x34
 8006664:	9b04      	ldr	r3, [sp, #16]
 8006666:	2b00      	cmp	r3, #0
 8006668:	db38      	blt.n	80066dc <_dtoa_r+0x224>
 800666a:	9a04      	ldr	r2, [sp, #16]
 800666c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800666e:	4694      	mov	ip, r2
 8006670:	4463      	add	r3, ip
 8006672:	930d      	str	r3, [sp, #52]	@ 0x34
 8006674:	2300      	movs	r3, #0
 8006676:	9214      	str	r2, [sp, #80]	@ 0x50
 8006678:	930f      	str	r3, [sp, #60]	@ 0x3c
 800667a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800667c:	2401      	movs	r4, #1
 800667e:	2b09      	cmp	r3, #9
 8006680:	d867      	bhi.n	8006752 <_dtoa_r+0x29a>
 8006682:	2b05      	cmp	r3, #5
 8006684:	dd02      	ble.n	800668c <_dtoa_r+0x1d4>
 8006686:	2400      	movs	r4, #0
 8006688:	3b04      	subs	r3, #4
 800668a:	9322      	str	r3, [sp, #136]	@ 0x88
 800668c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800668e:	1e98      	subs	r0, r3, #2
 8006690:	2803      	cmp	r0, #3
 8006692:	d867      	bhi.n	8006764 <_dtoa_r+0x2ac>
 8006694:	f7f9 fd40 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006698:	5b383a2b 	.word	0x5b383a2b
 800669c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800669e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80066a0:	18f6      	adds	r6, r6, r3
 80066a2:	4b68      	ldr	r3, [pc, #416]	@ (8006844 <_dtoa_r+0x38c>)
 80066a4:	18f2      	adds	r2, r6, r3
 80066a6:	2a20      	cmp	r2, #32
 80066a8:	dd0f      	ble.n	80066ca <_dtoa_r+0x212>
 80066aa:	2340      	movs	r3, #64	@ 0x40
 80066ac:	1a9b      	subs	r3, r3, r2
 80066ae:	409f      	lsls	r7, r3
 80066b0:	4b65      	ldr	r3, [pc, #404]	@ (8006848 <_dtoa_r+0x390>)
 80066b2:	0038      	movs	r0, r7
 80066b4:	18f3      	adds	r3, r6, r3
 80066b6:	40dc      	lsrs	r4, r3
 80066b8:	4320      	orrs	r0, r4
 80066ba:	f7fb fd8d 	bl	80021d8 <__aeabi_ui2d>
 80066be:	2201      	movs	r2, #1
 80066c0:	4b62      	ldr	r3, [pc, #392]	@ (800684c <_dtoa_r+0x394>)
 80066c2:	1e77      	subs	r7, r6, #1
 80066c4:	18cb      	adds	r3, r1, r3
 80066c6:	9218      	str	r2, [sp, #96]	@ 0x60
 80066c8:	e776      	b.n	80065b8 <_dtoa_r+0x100>
 80066ca:	2320      	movs	r3, #32
 80066cc:	0020      	movs	r0, r4
 80066ce:	1a9b      	subs	r3, r3, r2
 80066d0:	4098      	lsls	r0, r3
 80066d2:	e7f2      	b.n	80066ba <_dtoa_r+0x202>
 80066d4:	9015      	str	r0, [sp, #84]	@ 0x54
 80066d6:	e7ba      	b.n	800664e <_dtoa_r+0x196>
 80066d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80066da:	e7c3      	b.n	8006664 <_dtoa_r+0x1ac>
 80066dc:	9b06      	ldr	r3, [sp, #24]
 80066de:	9a04      	ldr	r2, [sp, #16]
 80066e0:	1a9b      	subs	r3, r3, r2
 80066e2:	9306      	str	r3, [sp, #24]
 80066e4:	4253      	negs	r3, r2
 80066e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80066e8:	2300      	movs	r3, #0
 80066ea:	9314      	str	r3, [sp, #80]	@ 0x50
 80066ec:	e7c5      	b.n	800667a <_dtoa_r+0x1c2>
 80066ee:	2300      	movs	r3, #0
 80066f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80066f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80066f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80066f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	dc13      	bgt.n	8006724 <_dtoa_r+0x26c>
 80066fc:	2301      	movs	r3, #1
 80066fe:	001a      	movs	r2, r3
 8006700:	930e      	str	r3, [sp, #56]	@ 0x38
 8006702:	9309      	str	r3, [sp, #36]	@ 0x24
 8006704:	9223      	str	r2, [sp, #140]	@ 0x8c
 8006706:	e00d      	b.n	8006724 <_dtoa_r+0x26c>
 8006708:	2301      	movs	r3, #1
 800670a:	e7f1      	b.n	80066f0 <_dtoa_r+0x238>
 800670c:	2300      	movs	r3, #0
 800670e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006710:	9310      	str	r3, [sp, #64]	@ 0x40
 8006712:	4694      	mov	ip, r2
 8006714:	9b04      	ldr	r3, [sp, #16]
 8006716:	4463      	add	r3, ip
 8006718:	930e      	str	r3, [sp, #56]	@ 0x38
 800671a:	3301      	adds	r3, #1
 800671c:	9309      	str	r3, [sp, #36]	@ 0x24
 800671e:	2b00      	cmp	r3, #0
 8006720:	dc00      	bgt.n	8006724 <_dtoa_r+0x26c>
 8006722:	2301      	movs	r3, #1
 8006724:	9a03      	ldr	r2, [sp, #12]
 8006726:	2100      	movs	r1, #0
 8006728:	69d0      	ldr	r0, [r2, #28]
 800672a:	2204      	movs	r2, #4
 800672c:	0015      	movs	r5, r2
 800672e:	3514      	adds	r5, #20
 8006730:	429d      	cmp	r5, r3
 8006732:	d91b      	bls.n	800676c <_dtoa_r+0x2b4>
 8006734:	6041      	str	r1, [r0, #4]
 8006736:	9803      	ldr	r0, [sp, #12]
 8006738:	f000 fdb8 	bl	80072ac <_Balloc>
 800673c:	9008      	str	r0, [sp, #32]
 800673e:	2800      	cmp	r0, #0
 8006740:	d117      	bne.n	8006772 <_dtoa_r+0x2ba>
 8006742:	21b0      	movs	r1, #176	@ 0xb0
 8006744:	4b42      	ldr	r3, [pc, #264]	@ (8006850 <_dtoa_r+0x398>)
 8006746:	482e      	ldr	r0, [pc, #184]	@ (8006800 <_dtoa_r+0x348>)
 8006748:	9a08      	ldr	r2, [sp, #32]
 800674a:	31ff      	adds	r1, #255	@ 0xff
 800674c:	e6c9      	b.n	80064e2 <_dtoa_r+0x2a>
 800674e:	2301      	movs	r3, #1
 8006750:	e7dd      	b.n	800670e <_dtoa_r+0x256>
 8006752:	2300      	movs	r3, #0
 8006754:	9410      	str	r4, [sp, #64]	@ 0x40
 8006756:	9322      	str	r3, [sp, #136]	@ 0x88
 8006758:	3b01      	subs	r3, #1
 800675a:	930e      	str	r3, [sp, #56]	@ 0x38
 800675c:	9309      	str	r3, [sp, #36]	@ 0x24
 800675e:	2200      	movs	r2, #0
 8006760:	3313      	adds	r3, #19
 8006762:	e7cf      	b.n	8006704 <_dtoa_r+0x24c>
 8006764:	2301      	movs	r3, #1
 8006766:	9310      	str	r3, [sp, #64]	@ 0x40
 8006768:	3b02      	subs	r3, #2
 800676a:	e7f6      	b.n	800675a <_dtoa_r+0x2a2>
 800676c:	3101      	adds	r1, #1
 800676e:	0052      	lsls	r2, r2, #1
 8006770:	e7dc      	b.n	800672c <_dtoa_r+0x274>
 8006772:	9b03      	ldr	r3, [sp, #12]
 8006774:	9a08      	ldr	r2, [sp, #32]
 8006776:	69db      	ldr	r3, [r3, #28]
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800677c:	2b0e      	cmp	r3, #14
 800677e:	d900      	bls.n	8006782 <_dtoa_r+0x2ca>
 8006780:	e0d9      	b.n	8006936 <_dtoa_r+0x47e>
 8006782:	2c00      	cmp	r4, #0
 8006784:	d100      	bne.n	8006788 <_dtoa_r+0x2d0>
 8006786:	e0d6      	b.n	8006936 <_dtoa_r+0x47e>
 8006788:	9b04      	ldr	r3, [sp, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	dd64      	ble.n	8006858 <_dtoa_r+0x3a0>
 800678e:	210f      	movs	r1, #15
 8006790:	9a04      	ldr	r2, [sp, #16]
 8006792:	4b2b      	ldr	r3, [pc, #172]	@ (8006840 <_dtoa_r+0x388>)
 8006794:	400a      	ands	r2, r1
 8006796:	00d2      	lsls	r2, r2, #3
 8006798:	189b      	adds	r3, r3, r2
 800679a:	681e      	ldr	r6, [r3, #0]
 800679c:	685f      	ldr	r7, [r3, #4]
 800679e:	9b04      	ldr	r3, [sp, #16]
 80067a0:	2402      	movs	r4, #2
 80067a2:	111d      	asrs	r5, r3, #4
 80067a4:	05db      	lsls	r3, r3, #23
 80067a6:	d50a      	bpl.n	80067be <_dtoa_r+0x306>
 80067a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006854 <_dtoa_r+0x39c>)
 80067aa:	400d      	ands	r5, r1
 80067ac:	6a1a      	ldr	r2, [r3, #32]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80067b2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80067b4:	f7fa f9dc 	bl	8000b70 <__aeabi_ddiv>
 80067b8:	900a      	str	r0, [sp, #40]	@ 0x28
 80067ba:	910b      	str	r1, [sp, #44]	@ 0x2c
 80067bc:	3401      	adds	r4, #1
 80067be:	4b25      	ldr	r3, [pc, #148]	@ (8006854 <_dtoa_r+0x39c>)
 80067c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80067c2:	2d00      	cmp	r5, #0
 80067c4:	d108      	bne.n	80067d8 <_dtoa_r+0x320>
 80067c6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80067c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067ca:	0032      	movs	r2, r6
 80067cc:	003b      	movs	r3, r7
 80067ce:	f7fa f9cf 	bl	8000b70 <__aeabi_ddiv>
 80067d2:	900a      	str	r0, [sp, #40]	@ 0x28
 80067d4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80067d6:	e05a      	b.n	800688e <_dtoa_r+0x3d6>
 80067d8:	2301      	movs	r3, #1
 80067da:	421d      	tst	r5, r3
 80067dc:	d009      	beq.n	80067f2 <_dtoa_r+0x33a>
 80067de:	18e4      	adds	r4, r4, r3
 80067e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067e2:	0030      	movs	r0, r6
 80067e4:	681a      	ldr	r2, [r3, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	0039      	movs	r1, r7
 80067ea:	f7fa fe05 	bl	80013f8 <__aeabi_dmul>
 80067ee:	0006      	movs	r6, r0
 80067f0:	000f      	movs	r7, r1
 80067f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067f4:	106d      	asrs	r5, r5, #1
 80067f6:	3308      	adds	r3, #8
 80067f8:	e7e2      	b.n	80067c0 <_dtoa_r+0x308>
 80067fa:	46c0      	nop			@ (mov r8, r8)
 80067fc:	08008635 	.word	0x08008635
 8006800:	0800864c 	.word	0x0800864c
 8006804:	7ff00000 	.word	0x7ff00000
 8006808:	0000270f 	.word	0x0000270f
 800680c:	08008631 	.word	0x08008631
 8006810:	08008634 	.word	0x08008634
 8006814:	08008605 	.word	0x08008605
 8006818:	08008604 	.word	0x08008604
 800681c:	3ff00000 	.word	0x3ff00000
 8006820:	fffffc01 	.word	0xfffffc01
 8006824:	3ff80000 	.word	0x3ff80000
 8006828:	636f4361 	.word	0x636f4361
 800682c:	3fd287a7 	.word	0x3fd287a7
 8006830:	8b60c8b3 	.word	0x8b60c8b3
 8006834:	3fc68a28 	.word	0x3fc68a28
 8006838:	509f79fb 	.word	0x509f79fb
 800683c:	3fd34413 	.word	0x3fd34413
 8006840:	08008748 	.word	0x08008748
 8006844:	00000432 	.word	0x00000432
 8006848:	00000412 	.word	0x00000412
 800684c:	fe100000 	.word	0xfe100000
 8006850:	080086a4 	.word	0x080086a4
 8006854:	08008720 	.word	0x08008720
 8006858:	9b04      	ldr	r3, [sp, #16]
 800685a:	2402      	movs	r4, #2
 800685c:	2b00      	cmp	r3, #0
 800685e:	d016      	beq.n	800688e <_dtoa_r+0x3d6>
 8006860:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006862:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006864:	220f      	movs	r2, #15
 8006866:	425d      	negs	r5, r3
 8006868:	402a      	ands	r2, r5
 800686a:	4bd7      	ldr	r3, [pc, #860]	@ (8006bc8 <_dtoa_r+0x710>)
 800686c:	00d2      	lsls	r2, r2, #3
 800686e:	189b      	adds	r3, r3, r2
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f7fa fdc0 	bl	80013f8 <__aeabi_dmul>
 8006878:	2701      	movs	r7, #1
 800687a:	2300      	movs	r3, #0
 800687c:	900a      	str	r0, [sp, #40]	@ 0x28
 800687e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006880:	4ed2      	ldr	r6, [pc, #840]	@ (8006bcc <_dtoa_r+0x714>)
 8006882:	112d      	asrs	r5, r5, #4
 8006884:	2d00      	cmp	r5, #0
 8006886:	d000      	beq.n	800688a <_dtoa_r+0x3d2>
 8006888:	e0ba      	b.n	8006a00 <_dtoa_r+0x548>
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1a1      	bne.n	80067d2 <_dtoa_r+0x31a>
 800688e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006890:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006892:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006894:	2b00      	cmp	r3, #0
 8006896:	d100      	bne.n	800689a <_dtoa_r+0x3e2>
 8006898:	e0bd      	b.n	8006a16 <_dtoa_r+0x55e>
 800689a:	2200      	movs	r2, #0
 800689c:	0030      	movs	r0, r6
 800689e:	0039      	movs	r1, r7
 80068a0:	4bcb      	ldr	r3, [pc, #812]	@ (8006bd0 <_dtoa_r+0x718>)
 80068a2:	f7f9 fdd9 	bl	8000458 <__aeabi_dcmplt>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d100      	bne.n	80068ac <_dtoa_r+0x3f4>
 80068aa:	e0b4      	b.n	8006a16 <_dtoa_r+0x55e>
 80068ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d100      	bne.n	80068b4 <_dtoa_r+0x3fc>
 80068b2:	e0b0      	b.n	8006a16 <_dtoa_r+0x55e>
 80068b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	dd39      	ble.n	800692e <_dtoa_r+0x476>
 80068ba:	9b04      	ldr	r3, [sp, #16]
 80068bc:	2200      	movs	r2, #0
 80068be:	3b01      	subs	r3, #1
 80068c0:	930c      	str	r3, [sp, #48]	@ 0x30
 80068c2:	0030      	movs	r0, r6
 80068c4:	4bc3      	ldr	r3, [pc, #780]	@ (8006bd4 <_dtoa_r+0x71c>)
 80068c6:	0039      	movs	r1, r7
 80068c8:	f7fa fd96 	bl	80013f8 <__aeabi_dmul>
 80068cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80068ce:	910b      	str	r1, [sp, #44]	@ 0x2c
 80068d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068d2:	3401      	adds	r4, #1
 80068d4:	0020      	movs	r0, r4
 80068d6:	9311      	str	r3, [sp, #68]	@ 0x44
 80068d8:	f7fb fc50 	bl	800217c <__aeabi_i2d>
 80068dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068e0:	f7fa fd8a 	bl	80013f8 <__aeabi_dmul>
 80068e4:	4bbc      	ldr	r3, [pc, #752]	@ (8006bd8 <_dtoa_r+0x720>)
 80068e6:	2200      	movs	r2, #0
 80068e8:	f7f9 fdde 	bl	80004a8 <__aeabi_dadd>
 80068ec:	4bbb      	ldr	r3, [pc, #748]	@ (8006bdc <_dtoa_r+0x724>)
 80068ee:	0006      	movs	r6, r0
 80068f0:	18cf      	adds	r7, r1, r3
 80068f2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d000      	beq.n	80068fa <_dtoa_r+0x442>
 80068f8:	e091      	b.n	8006a1e <_dtoa_r+0x566>
 80068fa:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80068fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068fe:	2200      	movs	r2, #0
 8006900:	4bb7      	ldr	r3, [pc, #732]	@ (8006be0 <_dtoa_r+0x728>)
 8006902:	f7fb f841 	bl	8001988 <__aeabi_dsub>
 8006906:	0032      	movs	r2, r6
 8006908:	003b      	movs	r3, r7
 800690a:	0004      	movs	r4, r0
 800690c:	000d      	movs	r5, r1
 800690e:	f7f9 fdb7 	bl	8000480 <__aeabi_dcmpgt>
 8006912:	2800      	cmp	r0, #0
 8006914:	d000      	beq.n	8006918 <_dtoa_r+0x460>
 8006916:	e29d      	b.n	8006e54 <_dtoa_r+0x99c>
 8006918:	2180      	movs	r1, #128	@ 0x80
 800691a:	0609      	lsls	r1, r1, #24
 800691c:	187b      	adds	r3, r7, r1
 800691e:	0032      	movs	r2, r6
 8006920:	0020      	movs	r0, r4
 8006922:	0029      	movs	r1, r5
 8006924:	f7f9 fd98 	bl	8000458 <__aeabi_dcmplt>
 8006928:	2800      	cmp	r0, #0
 800692a:	d000      	beq.n	800692e <_dtoa_r+0x476>
 800692c:	e130      	b.n	8006b90 <_dtoa_r+0x6d8>
 800692e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006930:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006932:	930a      	str	r3, [sp, #40]	@ 0x28
 8006934:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006936:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006938:	2b00      	cmp	r3, #0
 800693a:	da00      	bge.n	800693e <_dtoa_r+0x486>
 800693c:	e177      	b.n	8006c2e <_dtoa_r+0x776>
 800693e:	9a04      	ldr	r2, [sp, #16]
 8006940:	2a0e      	cmp	r2, #14
 8006942:	dd00      	ble.n	8006946 <_dtoa_r+0x48e>
 8006944:	e173      	b.n	8006c2e <_dtoa_r+0x776>
 8006946:	4ba0      	ldr	r3, [pc, #640]	@ (8006bc8 <_dtoa_r+0x710>)
 8006948:	00d2      	lsls	r2, r2, #3
 800694a:	189b      	adds	r3, r3, r2
 800694c:	685c      	ldr	r4, [r3, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	9306      	str	r3, [sp, #24]
 8006952:	9407      	str	r4, [sp, #28]
 8006954:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006956:	2b00      	cmp	r3, #0
 8006958:	da03      	bge.n	8006962 <_dtoa_r+0x4aa>
 800695a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800695c:	2b00      	cmp	r3, #0
 800695e:	dc00      	bgt.n	8006962 <_dtoa_r+0x4aa>
 8006960:	e106      	b.n	8006b70 <_dtoa_r+0x6b8>
 8006962:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006964:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006968:	9d08      	ldr	r5, [sp, #32]
 800696a:	3b01      	subs	r3, #1
 800696c:	195b      	adds	r3, r3, r5
 800696e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006970:	9a06      	ldr	r2, [sp, #24]
 8006972:	9b07      	ldr	r3, [sp, #28]
 8006974:	0030      	movs	r0, r6
 8006976:	0039      	movs	r1, r7
 8006978:	f7fa f8fa 	bl	8000b70 <__aeabi_ddiv>
 800697c:	f7fb fbc2 	bl	8002104 <__aeabi_d2iz>
 8006980:	9009      	str	r0, [sp, #36]	@ 0x24
 8006982:	f7fb fbfb 	bl	800217c <__aeabi_i2d>
 8006986:	9a06      	ldr	r2, [sp, #24]
 8006988:	9b07      	ldr	r3, [sp, #28]
 800698a:	f7fa fd35 	bl	80013f8 <__aeabi_dmul>
 800698e:	0002      	movs	r2, r0
 8006990:	000b      	movs	r3, r1
 8006992:	0030      	movs	r0, r6
 8006994:	0039      	movs	r1, r7
 8006996:	f7fa fff7 	bl	8001988 <__aeabi_dsub>
 800699a:	002b      	movs	r3, r5
 800699c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800699e:	3501      	adds	r5, #1
 80069a0:	3230      	adds	r2, #48	@ 0x30
 80069a2:	701a      	strb	r2, [r3, #0]
 80069a4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80069a6:	002c      	movs	r4, r5
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d000      	beq.n	80069ae <_dtoa_r+0x4f6>
 80069ac:	e131      	b.n	8006c12 <_dtoa_r+0x75a>
 80069ae:	0002      	movs	r2, r0
 80069b0:	000b      	movs	r3, r1
 80069b2:	f7f9 fd79 	bl	80004a8 <__aeabi_dadd>
 80069b6:	9a06      	ldr	r2, [sp, #24]
 80069b8:	9b07      	ldr	r3, [sp, #28]
 80069ba:	0006      	movs	r6, r0
 80069bc:	000f      	movs	r7, r1
 80069be:	f7f9 fd5f 	bl	8000480 <__aeabi_dcmpgt>
 80069c2:	2800      	cmp	r0, #0
 80069c4:	d000      	beq.n	80069c8 <_dtoa_r+0x510>
 80069c6:	e10f      	b.n	8006be8 <_dtoa_r+0x730>
 80069c8:	9a06      	ldr	r2, [sp, #24]
 80069ca:	9b07      	ldr	r3, [sp, #28]
 80069cc:	0030      	movs	r0, r6
 80069ce:	0039      	movs	r1, r7
 80069d0:	f7f9 fd3c 	bl	800044c <__aeabi_dcmpeq>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d003      	beq.n	80069e0 <_dtoa_r+0x528>
 80069d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069da:	07dd      	lsls	r5, r3, #31
 80069dc:	d500      	bpl.n	80069e0 <_dtoa_r+0x528>
 80069de:	e103      	b.n	8006be8 <_dtoa_r+0x730>
 80069e0:	9905      	ldr	r1, [sp, #20]
 80069e2:	9803      	ldr	r0, [sp, #12]
 80069e4:	f000 fca6 	bl	8007334 <_Bfree>
 80069e8:	2300      	movs	r3, #0
 80069ea:	7023      	strb	r3, [r4, #0]
 80069ec:	9b04      	ldr	r3, [sp, #16]
 80069ee:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80069f0:	3301      	adds	r3, #1
 80069f2:	6013      	str	r3, [r2, #0]
 80069f4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d100      	bne.n	80069fc <_dtoa_r+0x544>
 80069fa:	e5a7      	b.n	800654c <_dtoa_r+0x94>
 80069fc:	601c      	str	r4, [r3, #0]
 80069fe:	e5a5      	b.n	800654c <_dtoa_r+0x94>
 8006a00:	423d      	tst	r5, r7
 8006a02:	d005      	beq.n	8006a10 <_dtoa_r+0x558>
 8006a04:	6832      	ldr	r2, [r6, #0]
 8006a06:	6873      	ldr	r3, [r6, #4]
 8006a08:	f7fa fcf6 	bl	80013f8 <__aeabi_dmul>
 8006a0c:	003b      	movs	r3, r7
 8006a0e:	3401      	adds	r4, #1
 8006a10:	106d      	asrs	r5, r5, #1
 8006a12:	3608      	adds	r6, #8
 8006a14:	e736      	b.n	8006884 <_dtoa_r+0x3cc>
 8006a16:	9b04      	ldr	r3, [sp, #16]
 8006a18:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a1c:	e75a      	b.n	80068d4 <_dtoa_r+0x41c>
 8006a1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a20:	4b69      	ldr	r3, [pc, #420]	@ (8006bc8 <_dtoa_r+0x710>)
 8006a22:	3a01      	subs	r2, #1
 8006a24:	00d2      	lsls	r2, r2, #3
 8006a26:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006a28:	189b      	adds	r3, r3, r2
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	2900      	cmp	r1, #0
 8006a30:	d04c      	beq.n	8006acc <_dtoa_r+0x614>
 8006a32:	2000      	movs	r0, #0
 8006a34:	496b      	ldr	r1, [pc, #428]	@ (8006be4 <_dtoa_r+0x72c>)
 8006a36:	f7fa f89b 	bl	8000b70 <__aeabi_ddiv>
 8006a3a:	0032      	movs	r2, r6
 8006a3c:	003b      	movs	r3, r7
 8006a3e:	f7fa ffa3 	bl	8001988 <__aeabi_dsub>
 8006a42:	9a08      	ldr	r2, [sp, #32]
 8006a44:	0006      	movs	r6, r0
 8006a46:	4694      	mov	ip, r2
 8006a48:	000f      	movs	r7, r1
 8006a4a:	9b08      	ldr	r3, [sp, #32]
 8006a4c:	9316      	str	r3, [sp, #88]	@ 0x58
 8006a4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006a50:	4463      	add	r3, ip
 8006a52:	9311      	str	r3, [sp, #68]	@ 0x44
 8006a54:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a56:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a58:	f7fb fb54 	bl	8002104 <__aeabi_d2iz>
 8006a5c:	0005      	movs	r5, r0
 8006a5e:	f7fb fb8d 	bl	800217c <__aeabi_i2d>
 8006a62:	0002      	movs	r2, r0
 8006a64:	000b      	movs	r3, r1
 8006a66:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006a68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a6a:	f7fa ff8d 	bl	8001988 <__aeabi_dsub>
 8006a6e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006a70:	3530      	adds	r5, #48	@ 0x30
 8006a72:	1c5c      	adds	r4, r3, #1
 8006a74:	701d      	strb	r5, [r3, #0]
 8006a76:	0032      	movs	r2, r6
 8006a78:	003b      	movs	r3, r7
 8006a7a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006a7c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006a7e:	f7f9 fceb 	bl	8000458 <__aeabi_dcmplt>
 8006a82:	2800      	cmp	r0, #0
 8006a84:	d16a      	bne.n	8006b5c <_dtoa_r+0x6a4>
 8006a86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a8a:	2000      	movs	r0, #0
 8006a8c:	4950      	ldr	r1, [pc, #320]	@ (8006bd0 <_dtoa_r+0x718>)
 8006a8e:	f7fa ff7b 	bl	8001988 <__aeabi_dsub>
 8006a92:	0032      	movs	r2, r6
 8006a94:	003b      	movs	r3, r7
 8006a96:	f7f9 fcdf 	bl	8000458 <__aeabi_dcmplt>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d000      	beq.n	8006aa0 <_dtoa_r+0x5e8>
 8006a9e:	e0a5      	b.n	8006bec <_dtoa_r+0x734>
 8006aa0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006aa2:	42a3      	cmp	r3, r4
 8006aa4:	d100      	bne.n	8006aa8 <_dtoa_r+0x5f0>
 8006aa6:	e742      	b.n	800692e <_dtoa_r+0x476>
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	0030      	movs	r0, r6
 8006aac:	0039      	movs	r1, r7
 8006aae:	4b49      	ldr	r3, [pc, #292]	@ (8006bd4 <_dtoa_r+0x71c>)
 8006ab0:	f7fa fca2 	bl	80013f8 <__aeabi_dmul>
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	0006      	movs	r6, r0
 8006ab8:	000f      	movs	r7, r1
 8006aba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006abc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006abe:	4b45      	ldr	r3, [pc, #276]	@ (8006bd4 <_dtoa_r+0x71c>)
 8006ac0:	f7fa fc9a 	bl	80013f8 <__aeabi_dmul>
 8006ac4:	9416      	str	r4, [sp, #88]	@ 0x58
 8006ac6:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ac8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006aca:	e7c3      	b.n	8006a54 <_dtoa_r+0x59c>
 8006acc:	0030      	movs	r0, r6
 8006ace:	0039      	movs	r1, r7
 8006ad0:	f7fa fc92 	bl	80013f8 <__aeabi_dmul>
 8006ad4:	9d08      	ldr	r5, [sp, #32]
 8006ad6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ad8:	002b      	movs	r3, r5
 8006ada:	4694      	mov	ip, r2
 8006adc:	9016      	str	r0, [sp, #88]	@ 0x58
 8006ade:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006ae0:	4463      	add	r3, ip
 8006ae2:	9319      	str	r3, [sp, #100]	@ 0x64
 8006ae4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006ae6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ae8:	f7fb fb0c 	bl	8002104 <__aeabi_d2iz>
 8006aec:	0004      	movs	r4, r0
 8006aee:	f7fb fb45 	bl	800217c <__aeabi_i2d>
 8006af2:	000b      	movs	r3, r1
 8006af4:	0002      	movs	r2, r0
 8006af6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006af8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006afa:	f7fa ff45 	bl	8001988 <__aeabi_dsub>
 8006afe:	3430      	adds	r4, #48	@ 0x30
 8006b00:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b02:	702c      	strb	r4, [r5, #0]
 8006b04:	3501      	adds	r5, #1
 8006b06:	0006      	movs	r6, r0
 8006b08:	000f      	movs	r7, r1
 8006b0a:	42ab      	cmp	r3, r5
 8006b0c:	d129      	bne.n	8006b62 <_dtoa_r+0x6aa>
 8006b0e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006b10:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006b12:	9b08      	ldr	r3, [sp, #32]
 8006b14:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006b16:	469c      	mov	ip, r3
 8006b18:	2200      	movs	r2, #0
 8006b1a:	4b32      	ldr	r3, [pc, #200]	@ (8006be4 <_dtoa_r+0x72c>)
 8006b1c:	4464      	add	r4, ip
 8006b1e:	f7f9 fcc3 	bl	80004a8 <__aeabi_dadd>
 8006b22:	0002      	movs	r2, r0
 8006b24:	000b      	movs	r3, r1
 8006b26:	0030      	movs	r0, r6
 8006b28:	0039      	movs	r1, r7
 8006b2a:	f7f9 fca9 	bl	8000480 <__aeabi_dcmpgt>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d15c      	bne.n	8006bec <_dtoa_r+0x734>
 8006b32:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006b34:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b36:	2000      	movs	r0, #0
 8006b38:	492a      	ldr	r1, [pc, #168]	@ (8006be4 <_dtoa_r+0x72c>)
 8006b3a:	f7fa ff25 	bl	8001988 <__aeabi_dsub>
 8006b3e:	0002      	movs	r2, r0
 8006b40:	000b      	movs	r3, r1
 8006b42:	0030      	movs	r0, r6
 8006b44:	0039      	movs	r1, r7
 8006b46:	f7f9 fc87 	bl	8000458 <__aeabi_dcmplt>
 8006b4a:	2800      	cmp	r0, #0
 8006b4c:	d100      	bne.n	8006b50 <_dtoa_r+0x698>
 8006b4e:	e6ee      	b.n	800692e <_dtoa_r+0x476>
 8006b50:	0023      	movs	r3, r4
 8006b52:	3c01      	subs	r4, #1
 8006b54:	7822      	ldrb	r2, [r4, #0]
 8006b56:	2a30      	cmp	r2, #48	@ 0x30
 8006b58:	d0fa      	beq.n	8006b50 <_dtoa_r+0x698>
 8006b5a:	001c      	movs	r4, r3
 8006b5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b5e:	9304      	str	r3, [sp, #16]
 8006b60:	e73e      	b.n	80069e0 <_dtoa_r+0x528>
 8006b62:	2200      	movs	r2, #0
 8006b64:	4b1b      	ldr	r3, [pc, #108]	@ (8006bd4 <_dtoa_r+0x71c>)
 8006b66:	f7fa fc47 	bl	80013f8 <__aeabi_dmul>
 8006b6a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b6c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b6e:	e7b9      	b.n	8006ae4 <_dtoa_r+0x62c>
 8006b70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10c      	bne.n	8006b90 <_dtoa_r+0x6d8>
 8006b76:	9806      	ldr	r0, [sp, #24]
 8006b78:	9907      	ldr	r1, [sp, #28]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	4b18      	ldr	r3, [pc, #96]	@ (8006be0 <_dtoa_r+0x728>)
 8006b7e:	f7fa fc3b 	bl	80013f8 <__aeabi_dmul>
 8006b82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006b84:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b86:	f7f9 fc85 	bl	8000494 <__aeabi_dcmpge>
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	d100      	bne.n	8006b90 <_dtoa_r+0x6d8>
 8006b8e:	e164      	b.n	8006e5a <_dtoa_r+0x9a2>
 8006b90:	2600      	movs	r6, #0
 8006b92:	0037      	movs	r7, r6
 8006b94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b96:	9c08      	ldr	r4, [sp, #32]
 8006b98:	43db      	mvns	r3, r3
 8006b9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	9304      	str	r3, [sp, #16]
 8006ba0:	0031      	movs	r1, r6
 8006ba2:	9803      	ldr	r0, [sp, #12]
 8006ba4:	f000 fbc6 	bl	8007334 <_Bfree>
 8006ba8:	2f00      	cmp	r7, #0
 8006baa:	d0d7      	beq.n	8006b5c <_dtoa_r+0x6a4>
 8006bac:	9b04      	ldr	r3, [sp, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d005      	beq.n	8006bbe <_dtoa_r+0x706>
 8006bb2:	42bb      	cmp	r3, r7
 8006bb4:	d003      	beq.n	8006bbe <_dtoa_r+0x706>
 8006bb6:	0019      	movs	r1, r3
 8006bb8:	9803      	ldr	r0, [sp, #12]
 8006bba:	f000 fbbb 	bl	8007334 <_Bfree>
 8006bbe:	0039      	movs	r1, r7
 8006bc0:	9803      	ldr	r0, [sp, #12]
 8006bc2:	f000 fbb7 	bl	8007334 <_Bfree>
 8006bc6:	e7c9      	b.n	8006b5c <_dtoa_r+0x6a4>
 8006bc8:	08008748 	.word	0x08008748
 8006bcc:	08008720 	.word	0x08008720
 8006bd0:	3ff00000 	.word	0x3ff00000
 8006bd4:	40240000 	.word	0x40240000
 8006bd8:	401c0000 	.word	0x401c0000
 8006bdc:	fcc00000 	.word	0xfcc00000
 8006be0:	40140000 	.word	0x40140000
 8006be4:	3fe00000 	.word	0x3fe00000
 8006be8:	9b04      	ldr	r3, [sp, #16]
 8006bea:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bec:	0023      	movs	r3, r4
 8006bee:	001c      	movs	r4, r3
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	781a      	ldrb	r2, [r3, #0]
 8006bf4:	2a39      	cmp	r2, #57	@ 0x39
 8006bf6:	d108      	bne.n	8006c0a <_dtoa_r+0x752>
 8006bf8:	9a08      	ldr	r2, [sp, #32]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d1f7      	bne.n	8006bee <_dtoa_r+0x736>
 8006bfe:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006c00:	9908      	ldr	r1, [sp, #32]
 8006c02:	3201      	adds	r2, #1
 8006c04:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c06:	2230      	movs	r2, #48	@ 0x30
 8006c08:	700a      	strb	r2, [r1, #0]
 8006c0a:	781a      	ldrb	r2, [r3, #0]
 8006c0c:	3201      	adds	r2, #1
 8006c0e:	701a      	strb	r2, [r3, #0]
 8006c10:	e7a4      	b.n	8006b5c <_dtoa_r+0x6a4>
 8006c12:	2200      	movs	r2, #0
 8006c14:	4bc6      	ldr	r3, [pc, #792]	@ (8006f30 <_dtoa_r+0xa78>)
 8006c16:	f7fa fbef 	bl	80013f8 <__aeabi_dmul>
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	0006      	movs	r6, r0
 8006c20:	000f      	movs	r7, r1
 8006c22:	f7f9 fc13 	bl	800044c <__aeabi_dcmpeq>
 8006c26:	2800      	cmp	r0, #0
 8006c28:	d100      	bne.n	8006c2c <_dtoa_r+0x774>
 8006c2a:	e6a1      	b.n	8006970 <_dtoa_r+0x4b8>
 8006c2c:	e6d8      	b.n	80069e0 <_dtoa_r+0x528>
 8006c2e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006c30:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006c32:	9c06      	ldr	r4, [sp, #24]
 8006c34:	2f00      	cmp	r7, #0
 8006c36:	d014      	beq.n	8006c62 <_dtoa_r+0x7aa>
 8006c38:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006c3a:	2a01      	cmp	r2, #1
 8006c3c:	dd00      	ble.n	8006c40 <_dtoa_r+0x788>
 8006c3e:	e0c8      	b.n	8006dd2 <_dtoa_r+0x91a>
 8006c40:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8006c42:	2a00      	cmp	r2, #0
 8006c44:	d100      	bne.n	8006c48 <_dtoa_r+0x790>
 8006c46:	e0be      	b.n	8006dc6 <_dtoa_r+0x90e>
 8006c48:	4aba      	ldr	r2, [pc, #744]	@ (8006f34 <_dtoa_r+0xa7c>)
 8006c4a:	189b      	adds	r3, r3, r2
 8006c4c:	9a06      	ldr	r2, [sp, #24]
 8006c4e:	2101      	movs	r1, #1
 8006c50:	18d2      	adds	r2, r2, r3
 8006c52:	9206      	str	r2, [sp, #24]
 8006c54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c56:	9803      	ldr	r0, [sp, #12]
 8006c58:	18d3      	adds	r3, r2, r3
 8006c5a:	930d      	str	r3, [sp, #52]	@ 0x34
 8006c5c:	f000 fc22 	bl	80074a4 <__i2b>
 8006c60:	0007      	movs	r7, r0
 8006c62:	2c00      	cmp	r4, #0
 8006c64:	d00e      	beq.n	8006c84 <_dtoa_r+0x7cc>
 8006c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	dd0b      	ble.n	8006c84 <_dtoa_r+0x7cc>
 8006c6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c6e:	0023      	movs	r3, r4
 8006c70:	4294      	cmp	r4, r2
 8006c72:	dd00      	ble.n	8006c76 <_dtoa_r+0x7be>
 8006c74:	0013      	movs	r3, r2
 8006c76:	9a06      	ldr	r2, [sp, #24]
 8006c78:	1ae4      	subs	r4, r4, r3
 8006c7a:	1ad2      	subs	r2, r2, r3
 8006c7c:	9206      	str	r2, [sp, #24]
 8006c7e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	930d      	str	r3, [sp, #52]	@ 0x34
 8006c84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d01f      	beq.n	8006cca <_dtoa_r+0x812>
 8006c8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d100      	bne.n	8006c92 <_dtoa_r+0x7da>
 8006c90:	e0b5      	b.n	8006dfe <_dtoa_r+0x946>
 8006c92:	2d00      	cmp	r5, #0
 8006c94:	d010      	beq.n	8006cb8 <_dtoa_r+0x800>
 8006c96:	0039      	movs	r1, r7
 8006c98:	002a      	movs	r2, r5
 8006c9a:	9803      	ldr	r0, [sp, #12]
 8006c9c:	f000 fccc 	bl	8007638 <__pow5mult>
 8006ca0:	9a05      	ldr	r2, [sp, #20]
 8006ca2:	0001      	movs	r1, r0
 8006ca4:	0007      	movs	r7, r0
 8006ca6:	9803      	ldr	r0, [sp, #12]
 8006ca8:	f000 fc14 	bl	80074d4 <__multiply>
 8006cac:	0006      	movs	r6, r0
 8006cae:	9905      	ldr	r1, [sp, #20]
 8006cb0:	9803      	ldr	r0, [sp, #12]
 8006cb2:	f000 fb3f 	bl	8007334 <_Bfree>
 8006cb6:	9605      	str	r6, [sp, #20]
 8006cb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cba:	1b5a      	subs	r2, r3, r5
 8006cbc:	42ab      	cmp	r3, r5
 8006cbe:	d004      	beq.n	8006cca <_dtoa_r+0x812>
 8006cc0:	9905      	ldr	r1, [sp, #20]
 8006cc2:	9803      	ldr	r0, [sp, #12]
 8006cc4:	f000 fcb8 	bl	8007638 <__pow5mult>
 8006cc8:	9005      	str	r0, [sp, #20]
 8006cca:	2101      	movs	r1, #1
 8006ccc:	9803      	ldr	r0, [sp, #12]
 8006cce:	f000 fbe9 	bl	80074a4 <__i2b>
 8006cd2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cd4:	0006      	movs	r6, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d100      	bne.n	8006cdc <_dtoa_r+0x824>
 8006cda:	e1bc      	b.n	8007056 <_dtoa_r+0xb9e>
 8006cdc:	001a      	movs	r2, r3
 8006cde:	0001      	movs	r1, r0
 8006ce0:	9803      	ldr	r0, [sp, #12]
 8006ce2:	f000 fca9 	bl	8007638 <__pow5mult>
 8006ce6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006ce8:	0006      	movs	r6, r0
 8006cea:	2500      	movs	r5, #0
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	dc16      	bgt.n	8006d1e <_dtoa_r+0x866>
 8006cf0:	2500      	movs	r5, #0
 8006cf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cf4:	42ab      	cmp	r3, r5
 8006cf6:	d10e      	bne.n	8006d16 <_dtoa_r+0x85e>
 8006cf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cfa:	031b      	lsls	r3, r3, #12
 8006cfc:	42ab      	cmp	r3, r5
 8006cfe:	d10a      	bne.n	8006d16 <_dtoa_r+0x85e>
 8006d00:	4b8d      	ldr	r3, [pc, #564]	@ (8006f38 <_dtoa_r+0xa80>)
 8006d02:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006d04:	4213      	tst	r3, r2
 8006d06:	d006      	beq.n	8006d16 <_dtoa_r+0x85e>
 8006d08:	9b06      	ldr	r3, [sp, #24]
 8006d0a:	3501      	adds	r5, #1
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	9306      	str	r3, [sp, #24]
 8006d10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d12:	3301      	adds	r3, #1
 8006d14:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d16:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d18:	2001      	movs	r0, #1
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d008      	beq.n	8006d30 <_dtoa_r+0x878>
 8006d1e:	6933      	ldr	r3, [r6, #16]
 8006d20:	3303      	adds	r3, #3
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	18f3      	adds	r3, r6, r3
 8006d26:	6858      	ldr	r0, [r3, #4]
 8006d28:	f000 fb6c 	bl	8007404 <__hi0bits>
 8006d2c:	2320      	movs	r3, #32
 8006d2e:	1a18      	subs	r0, r3, r0
 8006d30:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d32:	1818      	adds	r0, r3, r0
 8006d34:	0002      	movs	r2, r0
 8006d36:	231f      	movs	r3, #31
 8006d38:	401a      	ands	r2, r3
 8006d3a:	4218      	tst	r0, r3
 8006d3c:	d065      	beq.n	8006e0a <_dtoa_r+0x952>
 8006d3e:	3301      	adds	r3, #1
 8006d40:	1a9b      	subs	r3, r3, r2
 8006d42:	2b04      	cmp	r3, #4
 8006d44:	dd5d      	ble.n	8006e02 <_dtoa_r+0x94a>
 8006d46:	231c      	movs	r3, #28
 8006d48:	1a9b      	subs	r3, r3, r2
 8006d4a:	9a06      	ldr	r2, [sp, #24]
 8006d4c:	18e4      	adds	r4, r4, r3
 8006d4e:	18d2      	adds	r2, r2, r3
 8006d50:	9206      	str	r2, [sp, #24]
 8006d52:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006d54:	18d3      	adds	r3, r2, r3
 8006d56:	930d      	str	r3, [sp, #52]	@ 0x34
 8006d58:	9b06      	ldr	r3, [sp, #24]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	dd05      	ble.n	8006d6a <_dtoa_r+0x8b2>
 8006d5e:	001a      	movs	r2, r3
 8006d60:	9905      	ldr	r1, [sp, #20]
 8006d62:	9803      	ldr	r0, [sp, #12]
 8006d64:	f000 fcc4 	bl	80076f0 <__lshift>
 8006d68:	9005      	str	r0, [sp, #20]
 8006d6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dd05      	ble.n	8006d7c <_dtoa_r+0x8c4>
 8006d70:	0031      	movs	r1, r6
 8006d72:	001a      	movs	r2, r3
 8006d74:	9803      	ldr	r0, [sp, #12]
 8006d76:	f000 fcbb 	bl	80076f0 <__lshift>
 8006d7a:	0006      	movs	r6, r0
 8006d7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d045      	beq.n	8006e0e <_dtoa_r+0x956>
 8006d82:	0031      	movs	r1, r6
 8006d84:	9805      	ldr	r0, [sp, #20]
 8006d86:	f000 fd1f 	bl	80077c8 <__mcmp>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	da3f      	bge.n	8006e0e <_dtoa_r+0x956>
 8006d8e:	9b04      	ldr	r3, [sp, #16]
 8006d90:	220a      	movs	r2, #10
 8006d92:	3b01      	subs	r3, #1
 8006d94:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d96:	9905      	ldr	r1, [sp, #20]
 8006d98:	2300      	movs	r3, #0
 8006d9a:	9803      	ldr	r0, [sp, #12]
 8006d9c:	f000 faee 	bl	800737c <__multadd>
 8006da0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006da2:	9005      	str	r0, [sp, #20]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d100      	bne.n	8006daa <_dtoa_r+0x8f2>
 8006da8:	e15c      	b.n	8007064 <_dtoa_r+0xbac>
 8006daa:	2300      	movs	r3, #0
 8006dac:	0039      	movs	r1, r7
 8006dae:	220a      	movs	r2, #10
 8006db0:	9803      	ldr	r0, [sp, #12]
 8006db2:	f000 fae3 	bl	800737c <__multadd>
 8006db6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006db8:	0007      	movs	r7, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	dc55      	bgt.n	8006e6a <_dtoa_r+0x9b2>
 8006dbe:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	dc2d      	bgt.n	8006e20 <_dtoa_r+0x968>
 8006dc4:	e051      	b.n	8006e6a <_dtoa_r+0x9b2>
 8006dc6:	2336      	movs	r3, #54	@ 0x36
 8006dc8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006dca:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006dcc:	9c06      	ldr	r4, [sp, #24]
 8006dce:	1a9b      	subs	r3, r3, r2
 8006dd0:	e73c      	b.n	8006c4c <_dtoa_r+0x794>
 8006dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd4:	1e5d      	subs	r5, r3, #1
 8006dd6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dd8:	42ab      	cmp	r3, r5
 8006dda:	db08      	blt.n	8006dee <_dtoa_r+0x936>
 8006ddc:	1b5d      	subs	r5, r3, r5
 8006dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de0:	9c06      	ldr	r4, [sp, #24]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	db00      	blt.n	8006de8 <_dtoa_r+0x930>
 8006de6:	e731      	b.n	8006c4c <_dtoa_r+0x794>
 8006de8:	1ae4      	subs	r4, r4, r3
 8006dea:	2300      	movs	r3, #0
 8006dec:	e72e      	b.n	8006c4c <_dtoa_r+0x794>
 8006dee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006df0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006df2:	1aeb      	subs	r3, r5, r3
 8006df4:	18d3      	adds	r3, r2, r3
 8006df6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8006df8:	9314      	str	r3, [sp, #80]	@ 0x50
 8006dfa:	2500      	movs	r5, #0
 8006dfc:	e7ef      	b.n	8006dde <_dtoa_r+0x926>
 8006dfe:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006e00:	e75e      	b.n	8006cc0 <_dtoa_r+0x808>
 8006e02:	2b04      	cmp	r3, #4
 8006e04:	d0a8      	beq.n	8006d58 <_dtoa_r+0x8a0>
 8006e06:	331c      	adds	r3, #28
 8006e08:	e79f      	b.n	8006d4a <_dtoa_r+0x892>
 8006e0a:	0013      	movs	r3, r2
 8006e0c:	e7fb      	b.n	8006e06 <_dtoa_r+0x94e>
 8006e0e:	9b04      	ldr	r3, [sp, #16]
 8006e10:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e14:	930e      	str	r3, [sp, #56]	@ 0x38
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dc23      	bgt.n	8006e62 <_dtoa_r+0x9aa>
 8006e1a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	dd20      	ble.n	8006e62 <_dtoa_r+0x9aa>
 8006e20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d000      	beq.n	8006e28 <_dtoa_r+0x970>
 8006e26:	e6b5      	b.n	8006b94 <_dtoa_r+0x6dc>
 8006e28:	0031      	movs	r1, r6
 8006e2a:	2205      	movs	r2, #5
 8006e2c:	9803      	ldr	r0, [sp, #12]
 8006e2e:	f000 faa5 	bl	800737c <__multadd>
 8006e32:	0006      	movs	r6, r0
 8006e34:	0001      	movs	r1, r0
 8006e36:	9805      	ldr	r0, [sp, #20]
 8006e38:	f000 fcc6 	bl	80077c8 <__mcmp>
 8006e3c:	2800      	cmp	r0, #0
 8006e3e:	dc00      	bgt.n	8006e42 <_dtoa_r+0x98a>
 8006e40:	e6a8      	b.n	8006b94 <_dtoa_r+0x6dc>
 8006e42:	9b08      	ldr	r3, [sp, #32]
 8006e44:	9a08      	ldr	r2, [sp, #32]
 8006e46:	1c5c      	adds	r4, r3, #1
 8006e48:	2331      	movs	r3, #49	@ 0x31
 8006e4a:	7013      	strb	r3, [r2, #0]
 8006e4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e4e:	3301      	adds	r3, #1
 8006e50:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e52:	e6a3      	b.n	8006b9c <_dtoa_r+0x6e4>
 8006e54:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8006e56:	0037      	movs	r7, r6
 8006e58:	e7f3      	b.n	8006e42 <_dtoa_r+0x98a>
 8006e5a:	9b04      	ldr	r3, [sp, #16]
 8006e5c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8006e5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e60:	e7f9      	b.n	8006e56 <_dtoa_r+0x99e>
 8006e62:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d100      	bne.n	8006e6a <_dtoa_r+0x9b2>
 8006e68:	e100      	b.n	800706c <_dtoa_r+0xbb4>
 8006e6a:	2c00      	cmp	r4, #0
 8006e6c:	dd05      	ble.n	8006e7a <_dtoa_r+0x9c2>
 8006e6e:	0039      	movs	r1, r7
 8006e70:	0022      	movs	r2, r4
 8006e72:	9803      	ldr	r0, [sp, #12]
 8006e74:	f000 fc3c 	bl	80076f0 <__lshift>
 8006e78:	0007      	movs	r7, r0
 8006e7a:	0038      	movs	r0, r7
 8006e7c:	2d00      	cmp	r5, #0
 8006e7e:	d018      	beq.n	8006eb2 <_dtoa_r+0x9fa>
 8006e80:	6879      	ldr	r1, [r7, #4]
 8006e82:	9803      	ldr	r0, [sp, #12]
 8006e84:	f000 fa12 	bl	80072ac <_Balloc>
 8006e88:	1e04      	subs	r4, r0, #0
 8006e8a:	d105      	bne.n	8006e98 <_dtoa_r+0x9e0>
 8006e8c:	0022      	movs	r2, r4
 8006e8e:	4b2b      	ldr	r3, [pc, #172]	@ (8006f3c <_dtoa_r+0xa84>)
 8006e90:	482b      	ldr	r0, [pc, #172]	@ (8006f40 <_dtoa_r+0xa88>)
 8006e92:	492c      	ldr	r1, [pc, #176]	@ (8006f44 <_dtoa_r+0xa8c>)
 8006e94:	f7ff fb25 	bl	80064e2 <_dtoa_r+0x2a>
 8006e98:	0039      	movs	r1, r7
 8006e9a:	693a      	ldr	r2, [r7, #16]
 8006e9c:	310c      	adds	r1, #12
 8006e9e:	3202      	adds	r2, #2
 8006ea0:	0092      	lsls	r2, r2, #2
 8006ea2:	300c      	adds	r0, #12
 8006ea4:	f7ff fa70 	bl	8006388 <memcpy>
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	0021      	movs	r1, r4
 8006eac:	9803      	ldr	r0, [sp, #12]
 8006eae:	f000 fc1f 	bl	80076f0 <__lshift>
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006eb6:	9306      	str	r3, [sp, #24]
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	189b      	adds	r3, r3, r2
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	9704      	str	r7, [sp, #16]
 8006ec0:	0007      	movs	r7, r0
 8006ec2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ec4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	930e      	str	r3, [sp, #56]	@ 0x38
 8006eca:	0031      	movs	r1, r6
 8006ecc:	9805      	ldr	r0, [sp, #20]
 8006ece:	f7ff fa64 	bl	800639a <quorem>
 8006ed2:	9904      	ldr	r1, [sp, #16]
 8006ed4:	0005      	movs	r5, r0
 8006ed6:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ed8:	9805      	ldr	r0, [sp, #20]
 8006eda:	f000 fc75 	bl	80077c8 <__mcmp>
 8006ede:	003a      	movs	r2, r7
 8006ee0:	900d      	str	r0, [sp, #52]	@ 0x34
 8006ee2:	0031      	movs	r1, r6
 8006ee4:	9803      	ldr	r0, [sp, #12]
 8006ee6:	f000 fc8b 	bl	8007800 <__mdiff>
 8006eea:	2201      	movs	r2, #1
 8006eec:	68c3      	ldr	r3, [r0, #12]
 8006eee:	0004      	movs	r4, r0
 8006ef0:	3530      	adds	r5, #48	@ 0x30
 8006ef2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d104      	bne.n	8006f02 <_dtoa_r+0xa4a>
 8006ef8:	0001      	movs	r1, r0
 8006efa:	9805      	ldr	r0, [sp, #20]
 8006efc:	f000 fc64 	bl	80077c8 <__mcmp>
 8006f00:	9009      	str	r0, [sp, #36]	@ 0x24
 8006f02:	0021      	movs	r1, r4
 8006f04:	9803      	ldr	r0, [sp, #12]
 8006f06:	f000 fa15 	bl	8007334 <_Bfree>
 8006f0a:	9b06      	ldr	r3, [sp, #24]
 8006f0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f0e:	1c5c      	adds	r4, r3, #1
 8006f10:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006f12:	4313      	orrs	r3, r2
 8006f14:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f16:	4313      	orrs	r3, r2
 8006f18:	d116      	bne.n	8006f48 <_dtoa_r+0xa90>
 8006f1a:	2d39      	cmp	r5, #57	@ 0x39
 8006f1c:	d02f      	beq.n	8006f7e <_dtoa_r+0xac6>
 8006f1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	dd01      	ble.n	8006f28 <_dtoa_r+0xa70>
 8006f24:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8006f26:	3531      	adds	r5, #49	@ 0x31
 8006f28:	9b06      	ldr	r3, [sp, #24]
 8006f2a:	701d      	strb	r5, [r3, #0]
 8006f2c:	e638      	b.n	8006ba0 <_dtoa_r+0x6e8>
 8006f2e:	46c0      	nop			@ (mov r8, r8)
 8006f30:	40240000 	.word	0x40240000
 8006f34:	00000433 	.word	0x00000433
 8006f38:	7ff00000 	.word	0x7ff00000
 8006f3c:	080086a4 	.word	0x080086a4
 8006f40:	0800864c 	.word	0x0800864c
 8006f44:	000002ef 	.word	0x000002ef
 8006f48:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	db04      	blt.n	8006f58 <_dtoa_r+0xaa0>
 8006f4e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006f50:	4313      	orrs	r3, r2
 8006f52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006f54:	4313      	orrs	r3, r2
 8006f56:	d11e      	bne.n	8006f96 <_dtoa_r+0xade>
 8006f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	dde4      	ble.n	8006f28 <_dtoa_r+0xa70>
 8006f5e:	9905      	ldr	r1, [sp, #20]
 8006f60:	2201      	movs	r2, #1
 8006f62:	9803      	ldr	r0, [sp, #12]
 8006f64:	f000 fbc4 	bl	80076f0 <__lshift>
 8006f68:	0031      	movs	r1, r6
 8006f6a:	9005      	str	r0, [sp, #20]
 8006f6c:	f000 fc2c 	bl	80077c8 <__mcmp>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	dc02      	bgt.n	8006f7a <_dtoa_r+0xac2>
 8006f74:	d1d8      	bne.n	8006f28 <_dtoa_r+0xa70>
 8006f76:	07eb      	lsls	r3, r5, #31
 8006f78:	d5d6      	bpl.n	8006f28 <_dtoa_r+0xa70>
 8006f7a:	2d39      	cmp	r5, #57	@ 0x39
 8006f7c:	d1d2      	bne.n	8006f24 <_dtoa_r+0xa6c>
 8006f7e:	2339      	movs	r3, #57	@ 0x39
 8006f80:	9a06      	ldr	r2, [sp, #24]
 8006f82:	7013      	strb	r3, [r2, #0]
 8006f84:	0023      	movs	r3, r4
 8006f86:	001c      	movs	r4, r3
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	781a      	ldrb	r2, [r3, #0]
 8006f8c:	2a39      	cmp	r2, #57	@ 0x39
 8006f8e:	d04f      	beq.n	8007030 <_dtoa_r+0xb78>
 8006f90:	3201      	adds	r2, #1
 8006f92:	701a      	strb	r2, [r3, #0]
 8006f94:	e604      	b.n	8006ba0 <_dtoa_r+0x6e8>
 8006f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	dd03      	ble.n	8006fa4 <_dtoa_r+0xaec>
 8006f9c:	2d39      	cmp	r5, #57	@ 0x39
 8006f9e:	d0ee      	beq.n	8006f7e <_dtoa_r+0xac6>
 8006fa0:	3501      	adds	r5, #1
 8006fa2:	e7c1      	b.n	8006f28 <_dtoa_r+0xa70>
 8006fa4:	9b06      	ldr	r3, [sp, #24]
 8006fa6:	9a06      	ldr	r2, [sp, #24]
 8006fa8:	701d      	strb	r5, [r3, #0]
 8006faa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d02a      	beq.n	8007006 <_dtoa_r+0xb4e>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	220a      	movs	r2, #10
 8006fb4:	9905      	ldr	r1, [sp, #20]
 8006fb6:	9803      	ldr	r0, [sp, #12]
 8006fb8:	f000 f9e0 	bl	800737c <__multadd>
 8006fbc:	9b04      	ldr	r3, [sp, #16]
 8006fbe:	9005      	str	r0, [sp, #20]
 8006fc0:	42bb      	cmp	r3, r7
 8006fc2:	d109      	bne.n	8006fd8 <_dtoa_r+0xb20>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	220a      	movs	r2, #10
 8006fc8:	9904      	ldr	r1, [sp, #16]
 8006fca:	9803      	ldr	r0, [sp, #12]
 8006fcc:	f000 f9d6 	bl	800737c <__multadd>
 8006fd0:	9004      	str	r0, [sp, #16]
 8006fd2:	0007      	movs	r7, r0
 8006fd4:	9406      	str	r4, [sp, #24]
 8006fd6:	e778      	b.n	8006eca <_dtoa_r+0xa12>
 8006fd8:	9904      	ldr	r1, [sp, #16]
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	9803      	ldr	r0, [sp, #12]
 8006fe0:	f000 f9cc 	bl	800737c <__multadd>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	9004      	str	r0, [sp, #16]
 8006fe8:	220a      	movs	r2, #10
 8006fea:	0039      	movs	r1, r7
 8006fec:	9803      	ldr	r0, [sp, #12]
 8006fee:	f000 f9c5 	bl	800737c <__multadd>
 8006ff2:	e7ee      	b.n	8006fd2 <_dtoa_r+0xb1a>
 8006ff4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ff6:	2401      	movs	r4, #1
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	dd00      	ble.n	8006ffe <_dtoa_r+0xb46>
 8006ffc:	001c      	movs	r4, r3
 8006ffe:	9b08      	ldr	r3, [sp, #32]
 8007000:	191c      	adds	r4, r3, r4
 8007002:	2300      	movs	r3, #0
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	9905      	ldr	r1, [sp, #20]
 8007008:	2201      	movs	r2, #1
 800700a:	9803      	ldr	r0, [sp, #12]
 800700c:	f000 fb70 	bl	80076f0 <__lshift>
 8007010:	0031      	movs	r1, r6
 8007012:	9005      	str	r0, [sp, #20]
 8007014:	f000 fbd8 	bl	80077c8 <__mcmp>
 8007018:	2800      	cmp	r0, #0
 800701a:	dcb3      	bgt.n	8006f84 <_dtoa_r+0xacc>
 800701c:	d101      	bne.n	8007022 <_dtoa_r+0xb6a>
 800701e:	07ed      	lsls	r5, r5, #31
 8007020:	d4b0      	bmi.n	8006f84 <_dtoa_r+0xacc>
 8007022:	0023      	movs	r3, r4
 8007024:	001c      	movs	r4, r3
 8007026:	3b01      	subs	r3, #1
 8007028:	781a      	ldrb	r2, [r3, #0]
 800702a:	2a30      	cmp	r2, #48	@ 0x30
 800702c:	d0fa      	beq.n	8007024 <_dtoa_r+0xb6c>
 800702e:	e5b7      	b.n	8006ba0 <_dtoa_r+0x6e8>
 8007030:	9a08      	ldr	r2, [sp, #32]
 8007032:	429a      	cmp	r2, r3
 8007034:	d1a7      	bne.n	8006f86 <_dtoa_r+0xace>
 8007036:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007038:	3301      	adds	r3, #1
 800703a:	930c      	str	r3, [sp, #48]	@ 0x30
 800703c:	2331      	movs	r3, #49	@ 0x31
 800703e:	7013      	strb	r3, [r2, #0]
 8007040:	e5ae      	b.n	8006ba0 <_dtoa_r+0x6e8>
 8007042:	4b15      	ldr	r3, [pc, #84]	@ (8007098 <_dtoa_r+0xbe0>)
 8007044:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007046:	9308      	str	r3, [sp, #32]
 8007048:	4b14      	ldr	r3, [pc, #80]	@ (800709c <_dtoa_r+0xbe4>)
 800704a:	2a00      	cmp	r2, #0
 800704c:	d001      	beq.n	8007052 <_dtoa_r+0xb9a>
 800704e:	f7ff fa7b 	bl	8006548 <_dtoa_r+0x90>
 8007052:	f7ff fa7b 	bl	800654c <_dtoa_r+0x94>
 8007056:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007058:	2b01      	cmp	r3, #1
 800705a:	dc00      	bgt.n	800705e <_dtoa_r+0xba6>
 800705c:	e648      	b.n	8006cf0 <_dtoa_r+0x838>
 800705e:	2001      	movs	r0, #1
 8007060:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007062:	e665      	b.n	8006d30 <_dtoa_r+0x878>
 8007064:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007066:	2b00      	cmp	r3, #0
 8007068:	dc00      	bgt.n	800706c <_dtoa_r+0xbb4>
 800706a:	e6d6      	b.n	8006e1a <_dtoa_r+0x962>
 800706c:	2400      	movs	r4, #0
 800706e:	0031      	movs	r1, r6
 8007070:	9805      	ldr	r0, [sp, #20]
 8007072:	f7ff f992 	bl	800639a <quorem>
 8007076:	9b08      	ldr	r3, [sp, #32]
 8007078:	3030      	adds	r0, #48	@ 0x30
 800707a:	5518      	strb	r0, [r3, r4]
 800707c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800707e:	3401      	adds	r4, #1
 8007080:	0005      	movs	r5, r0
 8007082:	429c      	cmp	r4, r3
 8007084:	dab6      	bge.n	8006ff4 <_dtoa_r+0xb3c>
 8007086:	2300      	movs	r3, #0
 8007088:	220a      	movs	r2, #10
 800708a:	9905      	ldr	r1, [sp, #20]
 800708c:	9803      	ldr	r0, [sp, #12]
 800708e:	f000 f975 	bl	800737c <__multadd>
 8007092:	9005      	str	r0, [sp, #20]
 8007094:	e7eb      	b.n	800706e <_dtoa_r+0xbb6>
 8007096:	46c0      	nop			@ (mov r8, r8)
 8007098:	08008628 	.word	0x08008628
 800709c:	08008630 	.word	0x08008630

080070a0 <_free_r>:
 80070a0:	b570      	push	{r4, r5, r6, lr}
 80070a2:	0005      	movs	r5, r0
 80070a4:	1e0c      	subs	r4, r1, #0
 80070a6:	d010      	beq.n	80070ca <_free_r+0x2a>
 80070a8:	3c04      	subs	r4, #4
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	da00      	bge.n	80070b2 <_free_r+0x12>
 80070b0:	18e4      	adds	r4, r4, r3
 80070b2:	0028      	movs	r0, r5
 80070b4:	f000 f8ea 	bl	800728c <__malloc_lock>
 80070b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007130 <_free_r+0x90>)
 80070ba:	6813      	ldr	r3, [r2, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d105      	bne.n	80070cc <_free_r+0x2c>
 80070c0:	6063      	str	r3, [r4, #4]
 80070c2:	6014      	str	r4, [r2, #0]
 80070c4:	0028      	movs	r0, r5
 80070c6:	f000 f8e9 	bl	800729c <__malloc_unlock>
 80070ca:	bd70      	pop	{r4, r5, r6, pc}
 80070cc:	42a3      	cmp	r3, r4
 80070ce:	d908      	bls.n	80070e2 <_free_r+0x42>
 80070d0:	6820      	ldr	r0, [r4, #0]
 80070d2:	1821      	adds	r1, r4, r0
 80070d4:	428b      	cmp	r3, r1
 80070d6:	d1f3      	bne.n	80070c0 <_free_r+0x20>
 80070d8:	6819      	ldr	r1, [r3, #0]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	1809      	adds	r1, r1, r0
 80070de:	6021      	str	r1, [r4, #0]
 80070e0:	e7ee      	b.n	80070c0 <_free_r+0x20>
 80070e2:	001a      	movs	r2, r3
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d001      	beq.n	80070ee <_free_r+0x4e>
 80070ea:	42a3      	cmp	r3, r4
 80070ec:	d9f9      	bls.n	80070e2 <_free_r+0x42>
 80070ee:	6811      	ldr	r1, [r2, #0]
 80070f0:	1850      	adds	r0, r2, r1
 80070f2:	42a0      	cmp	r0, r4
 80070f4:	d10b      	bne.n	800710e <_free_r+0x6e>
 80070f6:	6820      	ldr	r0, [r4, #0]
 80070f8:	1809      	adds	r1, r1, r0
 80070fa:	1850      	adds	r0, r2, r1
 80070fc:	6011      	str	r1, [r2, #0]
 80070fe:	4283      	cmp	r3, r0
 8007100:	d1e0      	bne.n	80070c4 <_free_r+0x24>
 8007102:	6818      	ldr	r0, [r3, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	1841      	adds	r1, r0, r1
 8007108:	6011      	str	r1, [r2, #0]
 800710a:	6053      	str	r3, [r2, #4]
 800710c:	e7da      	b.n	80070c4 <_free_r+0x24>
 800710e:	42a0      	cmp	r0, r4
 8007110:	d902      	bls.n	8007118 <_free_r+0x78>
 8007112:	230c      	movs	r3, #12
 8007114:	602b      	str	r3, [r5, #0]
 8007116:	e7d5      	b.n	80070c4 <_free_r+0x24>
 8007118:	6820      	ldr	r0, [r4, #0]
 800711a:	1821      	adds	r1, r4, r0
 800711c:	428b      	cmp	r3, r1
 800711e:	d103      	bne.n	8007128 <_free_r+0x88>
 8007120:	6819      	ldr	r1, [r3, #0]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	1809      	adds	r1, r1, r0
 8007126:	6021      	str	r1, [r4, #0]
 8007128:	6063      	str	r3, [r4, #4]
 800712a:	6054      	str	r4, [r2, #4]
 800712c:	e7ca      	b.n	80070c4 <_free_r+0x24>
 800712e:	46c0      	nop			@ (mov r8, r8)
 8007130:	200005f0 	.word	0x200005f0

08007134 <malloc>:
 8007134:	b510      	push	{r4, lr}
 8007136:	4b03      	ldr	r3, [pc, #12]	@ (8007144 <malloc+0x10>)
 8007138:	0001      	movs	r1, r0
 800713a:	6818      	ldr	r0, [r3, #0]
 800713c:	f000 f826 	bl	800718c <_malloc_r>
 8007140:	bd10      	pop	{r4, pc}
 8007142:	46c0      	nop			@ (mov r8, r8)
 8007144:	20000018 	.word	0x20000018

08007148 <sbrk_aligned>:
 8007148:	b570      	push	{r4, r5, r6, lr}
 800714a:	4e0f      	ldr	r6, [pc, #60]	@ (8007188 <sbrk_aligned+0x40>)
 800714c:	000d      	movs	r5, r1
 800714e:	6831      	ldr	r1, [r6, #0]
 8007150:	0004      	movs	r4, r0
 8007152:	2900      	cmp	r1, #0
 8007154:	d102      	bne.n	800715c <sbrk_aligned+0x14>
 8007156:	f000 fe6f 	bl	8007e38 <_sbrk_r>
 800715a:	6030      	str	r0, [r6, #0]
 800715c:	0029      	movs	r1, r5
 800715e:	0020      	movs	r0, r4
 8007160:	f000 fe6a 	bl	8007e38 <_sbrk_r>
 8007164:	1c43      	adds	r3, r0, #1
 8007166:	d103      	bne.n	8007170 <sbrk_aligned+0x28>
 8007168:	2501      	movs	r5, #1
 800716a:	426d      	negs	r5, r5
 800716c:	0028      	movs	r0, r5
 800716e:	bd70      	pop	{r4, r5, r6, pc}
 8007170:	2303      	movs	r3, #3
 8007172:	1cc5      	adds	r5, r0, #3
 8007174:	439d      	bics	r5, r3
 8007176:	42a8      	cmp	r0, r5
 8007178:	d0f8      	beq.n	800716c <sbrk_aligned+0x24>
 800717a:	1a29      	subs	r1, r5, r0
 800717c:	0020      	movs	r0, r4
 800717e:	f000 fe5b 	bl	8007e38 <_sbrk_r>
 8007182:	3001      	adds	r0, #1
 8007184:	d1f2      	bne.n	800716c <sbrk_aligned+0x24>
 8007186:	e7ef      	b.n	8007168 <sbrk_aligned+0x20>
 8007188:	200005ec 	.word	0x200005ec

0800718c <_malloc_r>:
 800718c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800718e:	2203      	movs	r2, #3
 8007190:	1ccb      	adds	r3, r1, #3
 8007192:	4393      	bics	r3, r2
 8007194:	3308      	adds	r3, #8
 8007196:	0005      	movs	r5, r0
 8007198:	001f      	movs	r7, r3
 800719a:	2b0c      	cmp	r3, #12
 800719c:	d234      	bcs.n	8007208 <_malloc_r+0x7c>
 800719e:	270c      	movs	r7, #12
 80071a0:	42b9      	cmp	r1, r7
 80071a2:	d833      	bhi.n	800720c <_malloc_r+0x80>
 80071a4:	0028      	movs	r0, r5
 80071a6:	f000 f871 	bl	800728c <__malloc_lock>
 80071aa:	4e37      	ldr	r6, [pc, #220]	@ (8007288 <_malloc_r+0xfc>)
 80071ac:	6833      	ldr	r3, [r6, #0]
 80071ae:	001c      	movs	r4, r3
 80071b0:	2c00      	cmp	r4, #0
 80071b2:	d12f      	bne.n	8007214 <_malloc_r+0x88>
 80071b4:	0039      	movs	r1, r7
 80071b6:	0028      	movs	r0, r5
 80071b8:	f7ff ffc6 	bl	8007148 <sbrk_aligned>
 80071bc:	0004      	movs	r4, r0
 80071be:	1c43      	adds	r3, r0, #1
 80071c0:	d15f      	bne.n	8007282 <_malloc_r+0xf6>
 80071c2:	6834      	ldr	r4, [r6, #0]
 80071c4:	9400      	str	r4, [sp, #0]
 80071c6:	9b00      	ldr	r3, [sp, #0]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d14a      	bne.n	8007262 <_malloc_r+0xd6>
 80071cc:	2c00      	cmp	r4, #0
 80071ce:	d052      	beq.n	8007276 <_malloc_r+0xea>
 80071d0:	6823      	ldr	r3, [r4, #0]
 80071d2:	0028      	movs	r0, r5
 80071d4:	18e3      	adds	r3, r4, r3
 80071d6:	9900      	ldr	r1, [sp, #0]
 80071d8:	9301      	str	r3, [sp, #4]
 80071da:	f000 fe2d 	bl	8007e38 <_sbrk_r>
 80071de:	9b01      	ldr	r3, [sp, #4]
 80071e0:	4283      	cmp	r3, r0
 80071e2:	d148      	bne.n	8007276 <_malloc_r+0xea>
 80071e4:	6823      	ldr	r3, [r4, #0]
 80071e6:	0028      	movs	r0, r5
 80071e8:	1aff      	subs	r7, r7, r3
 80071ea:	0039      	movs	r1, r7
 80071ec:	f7ff ffac 	bl	8007148 <sbrk_aligned>
 80071f0:	3001      	adds	r0, #1
 80071f2:	d040      	beq.n	8007276 <_malloc_r+0xea>
 80071f4:	6823      	ldr	r3, [r4, #0]
 80071f6:	19db      	adds	r3, r3, r7
 80071f8:	6023      	str	r3, [r4, #0]
 80071fa:	6833      	ldr	r3, [r6, #0]
 80071fc:	685a      	ldr	r2, [r3, #4]
 80071fe:	2a00      	cmp	r2, #0
 8007200:	d133      	bne.n	800726a <_malloc_r+0xde>
 8007202:	9b00      	ldr	r3, [sp, #0]
 8007204:	6033      	str	r3, [r6, #0]
 8007206:	e019      	b.n	800723c <_malloc_r+0xb0>
 8007208:	2b00      	cmp	r3, #0
 800720a:	dac9      	bge.n	80071a0 <_malloc_r+0x14>
 800720c:	230c      	movs	r3, #12
 800720e:	602b      	str	r3, [r5, #0]
 8007210:	2000      	movs	r0, #0
 8007212:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007214:	6821      	ldr	r1, [r4, #0]
 8007216:	1bc9      	subs	r1, r1, r7
 8007218:	d420      	bmi.n	800725c <_malloc_r+0xd0>
 800721a:	290b      	cmp	r1, #11
 800721c:	d90a      	bls.n	8007234 <_malloc_r+0xa8>
 800721e:	19e2      	adds	r2, r4, r7
 8007220:	6027      	str	r7, [r4, #0]
 8007222:	42a3      	cmp	r3, r4
 8007224:	d104      	bne.n	8007230 <_malloc_r+0xa4>
 8007226:	6032      	str	r2, [r6, #0]
 8007228:	6863      	ldr	r3, [r4, #4]
 800722a:	6011      	str	r1, [r2, #0]
 800722c:	6053      	str	r3, [r2, #4]
 800722e:	e005      	b.n	800723c <_malloc_r+0xb0>
 8007230:	605a      	str	r2, [r3, #4]
 8007232:	e7f9      	b.n	8007228 <_malloc_r+0x9c>
 8007234:	6862      	ldr	r2, [r4, #4]
 8007236:	42a3      	cmp	r3, r4
 8007238:	d10e      	bne.n	8007258 <_malloc_r+0xcc>
 800723a:	6032      	str	r2, [r6, #0]
 800723c:	0028      	movs	r0, r5
 800723e:	f000 f82d 	bl	800729c <__malloc_unlock>
 8007242:	0020      	movs	r0, r4
 8007244:	2207      	movs	r2, #7
 8007246:	300b      	adds	r0, #11
 8007248:	1d23      	adds	r3, r4, #4
 800724a:	4390      	bics	r0, r2
 800724c:	1ac2      	subs	r2, r0, r3
 800724e:	4298      	cmp	r0, r3
 8007250:	d0df      	beq.n	8007212 <_malloc_r+0x86>
 8007252:	1a1b      	subs	r3, r3, r0
 8007254:	50a3      	str	r3, [r4, r2]
 8007256:	e7dc      	b.n	8007212 <_malloc_r+0x86>
 8007258:	605a      	str	r2, [r3, #4]
 800725a:	e7ef      	b.n	800723c <_malloc_r+0xb0>
 800725c:	0023      	movs	r3, r4
 800725e:	6864      	ldr	r4, [r4, #4]
 8007260:	e7a6      	b.n	80071b0 <_malloc_r+0x24>
 8007262:	9c00      	ldr	r4, [sp, #0]
 8007264:	6863      	ldr	r3, [r4, #4]
 8007266:	9300      	str	r3, [sp, #0]
 8007268:	e7ad      	b.n	80071c6 <_malloc_r+0x3a>
 800726a:	001a      	movs	r2, r3
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	42a3      	cmp	r3, r4
 8007270:	d1fb      	bne.n	800726a <_malloc_r+0xde>
 8007272:	2300      	movs	r3, #0
 8007274:	e7da      	b.n	800722c <_malloc_r+0xa0>
 8007276:	230c      	movs	r3, #12
 8007278:	0028      	movs	r0, r5
 800727a:	602b      	str	r3, [r5, #0]
 800727c:	f000 f80e 	bl	800729c <__malloc_unlock>
 8007280:	e7c6      	b.n	8007210 <_malloc_r+0x84>
 8007282:	6007      	str	r7, [r0, #0]
 8007284:	e7da      	b.n	800723c <_malloc_r+0xb0>
 8007286:	46c0      	nop			@ (mov r8, r8)
 8007288:	200005f0 	.word	0x200005f0

0800728c <__malloc_lock>:
 800728c:	b510      	push	{r4, lr}
 800728e:	4802      	ldr	r0, [pc, #8]	@ (8007298 <__malloc_lock+0xc>)
 8007290:	f7ff f86d 	bl	800636e <__retarget_lock_acquire_recursive>
 8007294:	bd10      	pop	{r4, pc}
 8007296:	46c0      	nop			@ (mov r8, r8)
 8007298:	200005e8 	.word	0x200005e8

0800729c <__malloc_unlock>:
 800729c:	b510      	push	{r4, lr}
 800729e:	4802      	ldr	r0, [pc, #8]	@ (80072a8 <__malloc_unlock+0xc>)
 80072a0:	f7ff f866 	bl	8006370 <__retarget_lock_release_recursive>
 80072a4:	bd10      	pop	{r4, pc}
 80072a6:	46c0      	nop			@ (mov r8, r8)
 80072a8:	200005e8 	.word	0x200005e8

080072ac <_Balloc>:
 80072ac:	b570      	push	{r4, r5, r6, lr}
 80072ae:	69c5      	ldr	r5, [r0, #28]
 80072b0:	0006      	movs	r6, r0
 80072b2:	000c      	movs	r4, r1
 80072b4:	2d00      	cmp	r5, #0
 80072b6:	d10e      	bne.n	80072d6 <_Balloc+0x2a>
 80072b8:	2010      	movs	r0, #16
 80072ba:	f7ff ff3b 	bl	8007134 <malloc>
 80072be:	1e02      	subs	r2, r0, #0
 80072c0:	61f0      	str	r0, [r6, #28]
 80072c2:	d104      	bne.n	80072ce <_Balloc+0x22>
 80072c4:	216b      	movs	r1, #107	@ 0x6b
 80072c6:	4b19      	ldr	r3, [pc, #100]	@ (800732c <_Balloc+0x80>)
 80072c8:	4819      	ldr	r0, [pc, #100]	@ (8007330 <_Balloc+0x84>)
 80072ca:	f000 fdc7 	bl	8007e5c <__assert_func>
 80072ce:	6045      	str	r5, [r0, #4]
 80072d0:	6085      	str	r5, [r0, #8]
 80072d2:	6005      	str	r5, [r0, #0]
 80072d4:	60c5      	str	r5, [r0, #12]
 80072d6:	69f5      	ldr	r5, [r6, #28]
 80072d8:	68eb      	ldr	r3, [r5, #12]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d013      	beq.n	8007306 <_Balloc+0x5a>
 80072de:	69f3      	ldr	r3, [r6, #28]
 80072e0:	00a2      	lsls	r2, r4, #2
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	189b      	adds	r3, r3, r2
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d118      	bne.n	800731e <_Balloc+0x72>
 80072ec:	2101      	movs	r1, #1
 80072ee:	000d      	movs	r5, r1
 80072f0:	40a5      	lsls	r5, r4
 80072f2:	1d6a      	adds	r2, r5, #5
 80072f4:	0030      	movs	r0, r6
 80072f6:	0092      	lsls	r2, r2, #2
 80072f8:	f000 fdce 	bl	8007e98 <_calloc_r>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d00c      	beq.n	800731a <_Balloc+0x6e>
 8007300:	6044      	str	r4, [r0, #4]
 8007302:	6085      	str	r5, [r0, #8]
 8007304:	e00d      	b.n	8007322 <_Balloc+0x76>
 8007306:	2221      	movs	r2, #33	@ 0x21
 8007308:	2104      	movs	r1, #4
 800730a:	0030      	movs	r0, r6
 800730c:	f000 fdc4 	bl	8007e98 <_calloc_r>
 8007310:	69f3      	ldr	r3, [r6, #28]
 8007312:	60e8      	str	r0, [r5, #12]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1e1      	bne.n	80072de <_Balloc+0x32>
 800731a:	2000      	movs	r0, #0
 800731c:	bd70      	pop	{r4, r5, r6, pc}
 800731e:	6802      	ldr	r2, [r0, #0]
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	2300      	movs	r3, #0
 8007324:	6103      	str	r3, [r0, #16]
 8007326:	60c3      	str	r3, [r0, #12]
 8007328:	e7f8      	b.n	800731c <_Balloc+0x70>
 800732a:	46c0      	nop			@ (mov r8, r8)
 800732c:	08008635 	.word	0x08008635
 8007330:	080086b5 	.word	0x080086b5

08007334 <_Bfree>:
 8007334:	b570      	push	{r4, r5, r6, lr}
 8007336:	69c6      	ldr	r6, [r0, #28]
 8007338:	0005      	movs	r5, r0
 800733a:	000c      	movs	r4, r1
 800733c:	2e00      	cmp	r6, #0
 800733e:	d10e      	bne.n	800735e <_Bfree+0x2a>
 8007340:	2010      	movs	r0, #16
 8007342:	f7ff fef7 	bl	8007134 <malloc>
 8007346:	1e02      	subs	r2, r0, #0
 8007348:	61e8      	str	r0, [r5, #28]
 800734a:	d104      	bne.n	8007356 <_Bfree+0x22>
 800734c:	218f      	movs	r1, #143	@ 0x8f
 800734e:	4b09      	ldr	r3, [pc, #36]	@ (8007374 <_Bfree+0x40>)
 8007350:	4809      	ldr	r0, [pc, #36]	@ (8007378 <_Bfree+0x44>)
 8007352:	f000 fd83 	bl	8007e5c <__assert_func>
 8007356:	6046      	str	r6, [r0, #4]
 8007358:	6086      	str	r6, [r0, #8]
 800735a:	6006      	str	r6, [r0, #0]
 800735c:	60c6      	str	r6, [r0, #12]
 800735e:	2c00      	cmp	r4, #0
 8007360:	d007      	beq.n	8007372 <_Bfree+0x3e>
 8007362:	69eb      	ldr	r3, [r5, #28]
 8007364:	6862      	ldr	r2, [r4, #4]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	0092      	lsls	r2, r2, #2
 800736a:	189b      	adds	r3, r3, r2
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	6022      	str	r2, [r4, #0]
 8007370:	601c      	str	r4, [r3, #0]
 8007372:	bd70      	pop	{r4, r5, r6, pc}
 8007374:	08008635 	.word	0x08008635
 8007378:	080086b5 	.word	0x080086b5

0800737c <__multadd>:
 800737c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800737e:	000f      	movs	r7, r1
 8007380:	9001      	str	r0, [sp, #4]
 8007382:	000c      	movs	r4, r1
 8007384:	001e      	movs	r6, r3
 8007386:	2000      	movs	r0, #0
 8007388:	690d      	ldr	r5, [r1, #16]
 800738a:	3714      	adds	r7, #20
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	3001      	adds	r0, #1
 8007390:	b299      	uxth	r1, r3
 8007392:	4351      	muls	r1, r2
 8007394:	0c1b      	lsrs	r3, r3, #16
 8007396:	4353      	muls	r3, r2
 8007398:	1989      	adds	r1, r1, r6
 800739a:	0c0e      	lsrs	r6, r1, #16
 800739c:	199b      	adds	r3, r3, r6
 800739e:	0c1e      	lsrs	r6, r3, #16
 80073a0:	b289      	uxth	r1, r1
 80073a2:	041b      	lsls	r3, r3, #16
 80073a4:	185b      	adds	r3, r3, r1
 80073a6:	c708      	stmia	r7!, {r3}
 80073a8:	4285      	cmp	r5, r0
 80073aa:	dcef      	bgt.n	800738c <__multadd+0x10>
 80073ac:	2e00      	cmp	r6, #0
 80073ae:	d022      	beq.n	80073f6 <__multadd+0x7a>
 80073b0:	68a3      	ldr	r3, [r4, #8]
 80073b2:	42ab      	cmp	r3, r5
 80073b4:	dc19      	bgt.n	80073ea <__multadd+0x6e>
 80073b6:	6861      	ldr	r1, [r4, #4]
 80073b8:	9801      	ldr	r0, [sp, #4]
 80073ba:	3101      	adds	r1, #1
 80073bc:	f7ff ff76 	bl	80072ac <_Balloc>
 80073c0:	1e07      	subs	r7, r0, #0
 80073c2:	d105      	bne.n	80073d0 <__multadd+0x54>
 80073c4:	003a      	movs	r2, r7
 80073c6:	21ba      	movs	r1, #186	@ 0xba
 80073c8:	4b0c      	ldr	r3, [pc, #48]	@ (80073fc <__multadd+0x80>)
 80073ca:	480d      	ldr	r0, [pc, #52]	@ (8007400 <__multadd+0x84>)
 80073cc:	f000 fd46 	bl	8007e5c <__assert_func>
 80073d0:	0021      	movs	r1, r4
 80073d2:	6922      	ldr	r2, [r4, #16]
 80073d4:	310c      	adds	r1, #12
 80073d6:	3202      	adds	r2, #2
 80073d8:	0092      	lsls	r2, r2, #2
 80073da:	300c      	adds	r0, #12
 80073dc:	f7fe ffd4 	bl	8006388 <memcpy>
 80073e0:	0021      	movs	r1, r4
 80073e2:	9801      	ldr	r0, [sp, #4]
 80073e4:	f7ff ffa6 	bl	8007334 <_Bfree>
 80073e8:	003c      	movs	r4, r7
 80073ea:	1d2b      	adds	r3, r5, #4
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	18e3      	adds	r3, r4, r3
 80073f0:	3501      	adds	r5, #1
 80073f2:	605e      	str	r6, [r3, #4]
 80073f4:	6125      	str	r5, [r4, #16]
 80073f6:	0020      	movs	r0, r4
 80073f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073fa:	46c0      	nop			@ (mov r8, r8)
 80073fc:	080086a4 	.word	0x080086a4
 8007400:	080086b5 	.word	0x080086b5

08007404 <__hi0bits>:
 8007404:	2280      	movs	r2, #128	@ 0x80
 8007406:	0003      	movs	r3, r0
 8007408:	0252      	lsls	r2, r2, #9
 800740a:	2000      	movs	r0, #0
 800740c:	4293      	cmp	r3, r2
 800740e:	d201      	bcs.n	8007414 <__hi0bits+0x10>
 8007410:	041b      	lsls	r3, r3, #16
 8007412:	3010      	adds	r0, #16
 8007414:	2280      	movs	r2, #128	@ 0x80
 8007416:	0452      	lsls	r2, r2, #17
 8007418:	4293      	cmp	r3, r2
 800741a:	d201      	bcs.n	8007420 <__hi0bits+0x1c>
 800741c:	3008      	adds	r0, #8
 800741e:	021b      	lsls	r3, r3, #8
 8007420:	2280      	movs	r2, #128	@ 0x80
 8007422:	0552      	lsls	r2, r2, #21
 8007424:	4293      	cmp	r3, r2
 8007426:	d201      	bcs.n	800742c <__hi0bits+0x28>
 8007428:	3004      	adds	r0, #4
 800742a:	011b      	lsls	r3, r3, #4
 800742c:	2280      	movs	r2, #128	@ 0x80
 800742e:	05d2      	lsls	r2, r2, #23
 8007430:	4293      	cmp	r3, r2
 8007432:	d201      	bcs.n	8007438 <__hi0bits+0x34>
 8007434:	3002      	adds	r0, #2
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	2b00      	cmp	r3, #0
 800743a:	db03      	blt.n	8007444 <__hi0bits+0x40>
 800743c:	3001      	adds	r0, #1
 800743e:	4213      	tst	r3, r2
 8007440:	d100      	bne.n	8007444 <__hi0bits+0x40>
 8007442:	2020      	movs	r0, #32
 8007444:	4770      	bx	lr

08007446 <__lo0bits>:
 8007446:	6803      	ldr	r3, [r0, #0]
 8007448:	0001      	movs	r1, r0
 800744a:	2207      	movs	r2, #7
 800744c:	0018      	movs	r0, r3
 800744e:	4010      	ands	r0, r2
 8007450:	4213      	tst	r3, r2
 8007452:	d00d      	beq.n	8007470 <__lo0bits+0x2a>
 8007454:	3a06      	subs	r2, #6
 8007456:	2000      	movs	r0, #0
 8007458:	4213      	tst	r3, r2
 800745a:	d105      	bne.n	8007468 <__lo0bits+0x22>
 800745c:	3002      	adds	r0, #2
 800745e:	4203      	tst	r3, r0
 8007460:	d003      	beq.n	800746a <__lo0bits+0x24>
 8007462:	40d3      	lsrs	r3, r2
 8007464:	0010      	movs	r0, r2
 8007466:	600b      	str	r3, [r1, #0]
 8007468:	4770      	bx	lr
 800746a:	089b      	lsrs	r3, r3, #2
 800746c:	600b      	str	r3, [r1, #0]
 800746e:	e7fb      	b.n	8007468 <__lo0bits+0x22>
 8007470:	b29a      	uxth	r2, r3
 8007472:	2a00      	cmp	r2, #0
 8007474:	d101      	bne.n	800747a <__lo0bits+0x34>
 8007476:	2010      	movs	r0, #16
 8007478:	0c1b      	lsrs	r3, r3, #16
 800747a:	b2da      	uxtb	r2, r3
 800747c:	2a00      	cmp	r2, #0
 800747e:	d101      	bne.n	8007484 <__lo0bits+0x3e>
 8007480:	3008      	adds	r0, #8
 8007482:	0a1b      	lsrs	r3, r3, #8
 8007484:	071a      	lsls	r2, r3, #28
 8007486:	d101      	bne.n	800748c <__lo0bits+0x46>
 8007488:	3004      	adds	r0, #4
 800748a:	091b      	lsrs	r3, r3, #4
 800748c:	079a      	lsls	r2, r3, #30
 800748e:	d101      	bne.n	8007494 <__lo0bits+0x4e>
 8007490:	3002      	adds	r0, #2
 8007492:	089b      	lsrs	r3, r3, #2
 8007494:	07da      	lsls	r2, r3, #31
 8007496:	d4e9      	bmi.n	800746c <__lo0bits+0x26>
 8007498:	3001      	adds	r0, #1
 800749a:	085b      	lsrs	r3, r3, #1
 800749c:	d1e6      	bne.n	800746c <__lo0bits+0x26>
 800749e:	2020      	movs	r0, #32
 80074a0:	e7e2      	b.n	8007468 <__lo0bits+0x22>
	...

080074a4 <__i2b>:
 80074a4:	b510      	push	{r4, lr}
 80074a6:	000c      	movs	r4, r1
 80074a8:	2101      	movs	r1, #1
 80074aa:	f7ff feff 	bl	80072ac <_Balloc>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d107      	bne.n	80074c2 <__i2b+0x1e>
 80074b2:	2146      	movs	r1, #70	@ 0x46
 80074b4:	4c05      	ldr	r4, [pc, #20]	@ (80074cc <__i2b+0x28>)
 80074b6:	0002      	movs	r2, r0
 80074b8:	4b05      	ldr	r3, [pc, #20]	@ (80074d0 <__i2b+0x2c>)
 80074ba:	0020      	movs	r0, r4
 80074bc:	31ff      	adds	r1, #255	@ 0xff
 80074be:	f000 fccd 	bl	8007e5c <__assert_func>
 80074c2:	2301      	movs	r3, #1
 80074c4:	6144      	str	r4, [r0, #20]
 80074c6:	6103      	str	r3, [r0, #16]
 80074c8:	bd10      	pop	{r4, pc}
 80074ca:	46c0      	nop			@ (mov r8, r8)
 80074cc:	080086b5 	.word	0x080086b5
 80074d0:	080086a4 	.word	0x080086a4

080074d4 <__multiply>:
 80074d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074d6:	0014      	movs	r4, r2
 80074d8:	690a      	ldr	r2, [r1, #16]
 80074da:	6923      	ldr	r3, [r4, #16]
 80074dc:	000d      	movs	r5, r1
 80074de:	b08b      	sub	sp, #44	@ 0x2c
 80074e0:	429a      	cmp	r2, r3
 80074e2:	db02      	blt.n	80074ea <__multiply+0x16>
 80074e4:	0023      	movs	r3, r4
 80074e6:	000c      	movs	r4, r1
 80074e8:	001d      	movs	r5, r3
 80074ea:	6927      	ldr	r7, [r4, #16]
 80074ec:	692e      	ldr	r6, [r5, #16]
 80074ee:	6861      	ldr	r1, [r4, #4]
 80074f0:	19bb      	adds	r3, r7, r6
 80074f2:	9303      	str	r3, [sp, #12]
 80074f4:	68a3      	ldr	r3, [r4, #8]
 80074f6:	19ba      	adds	r2, r7, r6
 80074f8:	4293      	cmp	r3, r2
 80074fa:	da00      	bge.n	80074fe <__multiply+0x2a>
 80074fc:	3101      	adds	r1, #1
 80074fe:	f7ff fed5 	bl	80072ac <_Balloc>
 8007502:	9002      	str	r0, [sp, #8]
 8007504:	2800      	cmp	r0, #0
 8007506:	d106      	bne.n	8007516 <__multiply+0x42>
 8007508:	21b1      	movs	r1, #177	@ 0xb1
 800750a:	4b49      	ldr	r3, [pc, #292]	@ (8007630 <__multiply+0x15c>)
 800750c:	4849      	ldr	r0, [pc, #292]	@ (8007634 <__multiply+0x160>)
 800750e:	9a02      	ldr	r2, [sp, #8]
 8007510:	0049      	lsls	r1, r1, #1
 8007512:	f000 fca3 	bl	8007e5c <__assert_func>
 8007516:	9b02      	ldr	r3, [sp, #8]
 8007518:	2200      	movs	r2, #0
 800751a:	3314      	adds	r3, #20
 800751c:	469c      	mov	ip, r3
 800751e:	19bb      	adds	r3, r7, r6
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4463      	add	r3, ip
 8007524:	9304      	str	r3, [sp, #16]
 8007526:	4663      	mov	r3, ip
 8007528:	9904      	ldr	r1, [sp, #16]
 800752a:	428b      	cmp	r3, r1
 800752c:	d32a      	bcc.n	8007584 <__multiply+0xb0>
 800752e:	0023      	movs	r3, r4
 8007530:	00bf      	lsls	r7, r7, #2
 8007532:	3314      	adds	r3, #20
 8007534:	3514      	adds	r5, #20
 8007536:	9308      	str	r3, [sp, #32]
 8007538:	00b6      	lsls	r6, r6, #2
 800753a:	19db      	adds	r3, r3, r7
 800753c:	9305      	str	r3, [sp, #20]
 800753e:	19ab      	adds	r3, r5, r6
 8007540:	9309      	str	r3, [sp, #36]	@ 0x24
 8007542:	2304      	movs	r3, #4
 8007544:	9306      	str	r3, [sp, #24]
 8007546:	0023      	movs	r3, r4
 8007548:	9a05      	ldr	r2, [sp, #20]
 800754a:	3315      	adds	r3, #21
 800754c:	9501      	str	r5, [sp, #4]
 800754e:	429a      	cmp	r2, r3
 8007550:	d305      	bcc.n	800755e <__multiply+0x8a>
 8007552:	1b13      	subs	r3, r2, r4
 8007554:	3b15      	subs	r3, #21
 8007556:	089b      	lsrs	r3, r3, #2
 8007558:	3301      	adds	r3, #1
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	9306      	str	r3, [sp, #24]
 800755e:	9b01      	ldr	r3, [sp, #4]
 8007560:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007562:	4293      	cmp	r3, r2
 8007564:	d310      	bcc.n	8007588 <__multiply+0xb4>
 8007566:	9b03      	ldr	r3, [sp, #12]
 8007568:	2b00      	cmp	r3, #0
 800756a:	dd05      	ble.n	8007578 <__multiply+0xa4>
 800756c:	9b04      	ldr	r3, [sp, #16]
 800756e:	3b04      	subs	r3, #4
 8007570:	9304      	str	r3, [sp, #16]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d056      	beq.n	8007626 <__multiply+0x152>
 8007578:	9b02      	ldr	r3, [sp, #8]
 800757a:	9a03      	ldr	r2, [sp, #12]
 800757c:	0018      	movs	r0, r3
 800757e:	611a      	str	r2, [r3, #16]
 8007580:	b00b      	add	sp, #44	@ 0x2c
 8007582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007584:	c304      	stmia	r3!, {r2}
 8007586:	e7cf      	b.n	8007528 <__multiply+0x54>
 8007588:	9b01      	ldr	r3, [sp, #4]
 800758a:	6818      	ldr	r0, [r3, #0]
 800758c:	b280      	uxth	r0, r0
 800758e:	2800      	cmp	r0, #0
 8007590:	d01e      	beq.n	80075d0 <__multiply+0xfc>
 8007592:	4667      	mov	r7, ip
 8007594:	2500      	movs	r5, #0
 8007596:	9e08      	ldr	r6, [sp, #32]
 8007598:	ce02      	ldmia	r6!, {r1}
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	9307      	str	r3, [sp, #28]
 800759e:	b28b      	uxth	r3, r1
 80075a0:	4343      	muls	r3, r0
 80075a2:	001a      	movs	r2, r3
 80075a4:	466b      	mov	r3, sp
 80075a6:	0c09      	lsrs	r1, r1, #16
 80075a8:	8b9b      	ldrh	r3, [r3, #28]
 80075aa:	4341      	muls	r1, r0
 80075ac:	18d3      	adds	r3, r2, r3
 80075ae:	9a07      	ldr	r2, [sp, #28]
 80075b0:	195b      	adds	r3, r3, r5
 80075b2:	0c12      	lsrs	r2, r2, #16
 80075b4:	1889      	adds	r1, r1, r2
 80075b6:	0c1a      	lsrs	r2, r3, #16
 80075b8:	188a      	adds	r2, r1, r2
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	0c15      	lsrs	r5, r2, #16
 80075be:	0412      	lsls	r2, r2, #16
 80075c0:	431a      	orrs	r2, r3
 80075c2:	9b05      	ldr	r3, [sp, #20]
 80075c4:	c704      	stmia	r7!, {r2}
 80075c6:	42b3      	cmp	r3, r6
 80075c8:	d8e6      	bhi.n	8007598 <__multiply+0xc4>
 80075ca:	4663      	mov	r3, ip
 80075cc:	9a06      	ldr	r2, [sp, #24]
 80075ce:	509d      	str	r5, [r3, r2]
 80075d0:	9b01      	ldr	r3, [sp, #4]
 80075d2:	6818      	ldr	r0, [r3, #0]
 80075d4:	0c00      	lsrs	r0, r0, #16
 80075d6:	d020      	beq.n	800761a <__multiply+0x146>
 80075d8:	4663      	mov	r3, ip
 80075da:	0025      	movs	r5, r4
 80075dc:	4661      	mov	r1, ip
 80075de:	2700      	movs	r7, #0
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3514      	adds	r5, #20
 80075e4:	682a      	ldr	r2, [r5, #0]
 80075e6:	680e      	ldr	r6, [r1, #0]
 80075e8:	b292      	uxth	r2, r2
 80075ea:	4342      	muls	r2, r0
 80075ec:	0c36      	lsrs	r6, r6, #16
 80075ee:	1992      	adds	r2, r2, r6
 80075f0:	19d2      	adds	r2, r2, r7
 80075f2:	0416      	lsls	r6, r2, #16
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	431e      	orrs	r6, r3
 80075f8:	600e      	str	r6, [r1, #0]
 80075fa:	cd40      	ldmia	r5!, {r6}
 80075fc:	684b      	ldr	r3, [r1, #4]
 80075fe:	0c36      	lsrs	r6, r6, #16
 8007600:	4346      	muls	r6, r0
 8007602:	b29b      	uxth	r3, r3
 8007604:	0c12      	lsrs	r2, r2, #16
 8007606:	18f3      	adds	r3, r6, r3
 8007608:	189b      	adds	r3, r3, r2
 800760a:	9a05      	ldr	r2, [sp, #20]
 800760c:	0c1f      	lsrs	r7, r3, #16
 800760e:	3104      	adds	r1, #4
 8007610:	42aa      	cmp	r2, r5
 8007612:	d8e7      	bhi.n	80075e4 <__multiply+0x110>
 8007614:	4662      	mov	r2, ip
 8007616:	9906      	ldr	r1, [sp, #24]
 8007618:	5053      	str	r3, [r2, r1]
 800761a:	9b01      	ldr	r3, [sp, #4]
 800761c:	3304      	adds	r3, #4
 800761e:	9301      	str	r3, [sp, #4]
 8007620:	2304      	movs	r3, #4
 8007622:	449c      	add	ip, r3
 8007624:	e79b      	b.n	800755e <__multiply+0x8a>
 8007626:	9b03      	ldr	r3, [sp, #12]
 8007628:	3b01      	subs	r3, #1
 800762a:	9303      	str	r3, [sp, #12]
 800762c:	e79b      	b.n	8007566 <__multiply+0x92>
 800762e:	46c0      	nop			@ (mov r8, r8)
 8007630:	080086a4 	.word	0x080086a4
 8007634:	080086b5 	.word	0x080086b5

08007638 <__pow5mult>:
 8007638:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800763a:	2303      	movs	r3, #3
 800763c:	0015      	movs	r5, r2
 800763e:	0007      	movs	r7, r0
 8007640:	000e      	movs	r6, r1
 8007642:	401a      	ands	r2, r3
 8007644:	421d      	tst	r5, r3
 8007646:	d008      	beq.n	800765a <__pow5mult+0x22>
 8007648:	4925      	ldr	r1, [pc, #148]	@ (80076e0 <__pow5mult+0xa8>)
 800764a:	3a01      	subs	r2, #1
 800764c:	0092      	lsls	r2, r2, #2
 800764e:	5852      	ldr	r2, [r2, r1]
 8007650:	2300      	movs	r3, #0
 8007652:	0031      	movs	r1, r6
 8007654:	f7ff fe92 	bl	800737c <__multadd>
 8007658:	0006      	movs	r6, r0
 800765a:	10ad      	asrs	r5, r5, #2
 800765c:	d03d      	beq.n	80076da <__pow5mult+0xa2>
 800765e:	69fc      	ldr	r4, [r7, #28]
 8007660:	2c00      	cmp	r4, #0
 8007662:	d10f      	bne.n	8007684 <__pow5mult+0x4c>
 8007664:	2010      	movs	r0, #16
 8007666:	f7ff fd65 	bl	8007134 <malloc>
 800766a:	1e02      	subs	r2, r0, #0
 800766c:	61f8      	str	r0, [r7, #28]
 800766e:	d105      	bne.n	800767c <__pow5mult+0x44>
 8007670:	21b4      	movs	r1, #180	@ 0xb4
 8007672:	4b1c      	ldr	r3, [pc, #112]	@ (80076e4 <__pow5mult+0xac>)
 8007674:	481c      	ldr	r0, [pc, #112]	@ (80076e8 <__pow5mult+0xb0>)
 8007676:	31ff      	adds	r1, #255	@ 0xff
 8007678:	f000 fbf0 	bl	8007e5c <__assert_func>
 800767c:	6044      	str	r4, [r0, #4]
 800767e:	6084      	str	r4, [r0, #8]
 8007680:	6004      	str	r4, [r0, #0]
 8007682:	60c4      	str	r4, [r0, #12]
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	689c      	ldr	r4, [r3, #8]
 8007688:	9301      	str	r3, [sp, #4]
 800768a:	2c00      	cmp	r4, #0
 800768c:	d108      	bne.n	80076a0 <__pow5mult+0x68>
 800768e:	0038      	movs	r0, r7
 8007690:	4916      	ldr	r1, [pc, #88]	@ (80076ec <__pow5mult+0xb4>)
 8007692:	f7ff ff07 	bl	80074a4 <__i2b>
 8007696:	9b01      	ldr	r3, [sp, #4]
 8007698:	0004      	movs	r4, r0
 800769a:	6098      	str	r0, [r3, #8]
 800769c:	2300      	movs	r3, #0
 800769e:	6003      	str	r3, [r0, #0]
 80076a0:	2301      	movs	r3, #1
 80076a2:	421d      	tst	r5, r3
 80076a4:	d00a      	beq.n	80076bc <__pow5mult+0x84>
 80076a6:	0031      	movs	r1, r6
 80076a8:	0022      	movs	r2, r4
 80076aa:	0038      	movs	r0, r7
 80076ac:	f7ff ff12 	bl	80074d4 <__multiply>
 80076b0:	0031      	movs	r1, r6
 80076b2:	9001      	str	r0, [sp, #4]
 80076b4:	0038      	movs	r0, r7
 80076b6:	f7ff fe3d 	bl	8007334 <_Bfree>
 80076ba:	9e01      	ldr	r6, [sp, #4]
 80076bc:	106d      	asrs	r5, r5, #1
 80076be:	d00c      	beq.n	80076da <__pow5mult+0xa2>
 80076c0:	6820      	ldr	r0, [r4, #0]
 80076c2:	2800      	cmp	r0, #0
 80076c4:	d107      	bne.n	80076d6 <__pow5mult+0x9e>
 80076c6:	0022      	movs	r2, r4
 80076c8:	0021      	movs	r1, r4
 80076ca:	0038      	movs	r0, r7
 80076cc:	f7ff ff02 	bl	80074d4 <__multiply>
 80076d0:	2300      	movs	r3, #0
 80076d2:	6020      	str	r0, [r4, #0]
 80076d4:	6003      	str	r3, [r0, #0]
 80076d6:	0004      	movs	r4, r0
 80076d8:	e7e2      	b.n	80076a0 <__pow5mult+0x68>
 80076da:	0030      	movs	r0, r6
 80076dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80076de:	46c0      	nop			@ (mov r8, r8)
 80076e0:	08008710 	.word	0x08008710
 80076e4:	08008635 	.word	0x08008635
 80076e8:	080086b5 	.word	0x080086b5
 80076ec:	00000271 	.word	0x00000271

080076f0 <__lshift>:
 80076f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076f2:	000c      	movs	r4, r1
 80076f4:	0016      	movs	r6, r2
 80076f6:	6923      	ldr	r3, [r4, #16]
 80076f8:	1157      	asrs	r7, r2, #5
 80076fa:	b085      	sub	sp, #20
 80076fc:	18fb      	adds	r3, r7, r3
 80076fe:	9301      	str	r3, [sp, #4]
 8007700:	3301      	adds	r3, #1
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	6849      	ldr	r1, [r1, #4]
 8007706:	68a3      	ldr	r3, [r4, #8]
 8007708:	9002      	str	r0, [sp, #8]
 800770a:	9a00      	ldr	r2, [sp, #0]
 800770c:	4293      	cmp	r3, r2
 800770e:	db10      	blt.n	8007732 <__lshift+0x42>
 8007710:	9802      	ldr	r0, [sp, #8]
 8007712:	f7ff fdcb 	bl	80072ac <_Balloc>
 8007716:	2300      	movs	r3, #0
 8007718:	0001      	movs	r1, r0
 800771a:	0005      	movs	r5, r0
 800771c:	001a      	movs	r2, r3
 800771e:	3114      	adds	r1, #20
 8007720:	4298      	cmp	r0, r3
 8007722:	d10c      	bne.n	800773e <__lshift+0x4e>
 8007724:	21ef      	movs	r1, #239	@ 0xef
 8007726:	002a      	movs	r2, r5
 8007728:	4b25      	ldr	r3, [pc, #148]	@ (80077c0 <__lshift+0xd0>)
 800772a:	4826      	ldr	r0, [pc, #152]	@ (80077c4 <__lshift+0xd4>)
 800772c:	0049      	lsls	r1, r1, #1
 800772e:	f000 fb95 	bl	8007e5c <__assert_func>
 8007732:	3101      	adds	r1, #1
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	e7e8      	b.n	800770a <__lshift+0x1a>
 8007738:	0098      	lsls	r0, r3, #2
 800773a:	500a      	str	r2, [r1, r0]
 800773c:	3301      	adds	r3, #1
 800773e:	42bb      	cmp	r3, r7
 8007740:	dbfa      	blt.n	8007738 <__lshift+0x48>
 8007742:	43fb      	mvns	r3, r7
 8007744:	17db      	asrs	r3, r3, #31
 8007746:	401f      	ands	r7, r3
 8007748:	00bf      	lsls	r7, r7, #2
 800774a:	0023      	movs	r3, r4
 800774c:	201f      	movs	r0, #31
 800774e:	19c9      	adds	r1, r1, r7
 8007750:	0037      	movs	r7, r6
 8007752:	6922      	ldr	r2, [r4, #16]
 8007754:	3314      	adds	r3, #20
 8007756:	0092      	lsls	r2, r2, #2
 8007758:	189a      	adds	r2, r3, r2
 800775a:	4007      	ands	r7, r0
 800775c:	4206      	tst	r6, r0
 800775e:	d029      	beq.n	80077b4 <__lshift+0xc4>
 8007760:	3001      	adds	r0, #1
 8007762:	1bc0      	subs	r0, r0, r7
 8007764:	9003      	str	r0, [sp, #12]
 8007766:	468c      	mov	ip, r1
 8007768:	2000      	movs	r0, #0
 800776a:	681e      	ldr	r6, [r3, #0]
 800776c:	40be      	lsls	r6, r7
 800776e:	4306      	orrs	r6, r0
 8007770:	4660      	mov	r0, ip
 8007772:	c040      	stmia	r0!, {r6}
 8007774:	4684      	mov	ip, r0
 8007776:	9e03      	ldr	r6, [sp, #12]
 8007778:	cb01      	ldmia	r3!, {r0}
 800777a:	40f0      	lsrs	r0, r6
 800777c:	429a      	cmp	r2, r3
 800777e:	d8f4      	bhi.n	800776a <__lshift+0x7a>
 8007780:	0026      	movs	r6, r4
 8007782:	3615      	adds	r6, #21
 8007784:	2304      	movs	r3, #4
 8007786:	42b2      	cmp	r2, r6
 8007788:	d304      	bcc.n	8007794 <__lshift+0xa4>
 800778a:	1b13      	subs	r3, r2, r4
 800778c:	3b15      	subs	r3, #21
 800778e:	089b      	lsrs	r3, r3, #2
 8007790:	3301      	adds	r3, #1
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	50c8      	str	r0, [r1, r3]
 8007796:	2800      	cmp	r0, #0
 8007798:	d002      	beq.n	80077a0 <__lshift+0xb0>
 800779a:	9b01      	ldr	r3, [sp, #4]
 800779c:	3302      	adds	r3, #2
 800779e:	9300      	str	r3, [sp, #0]
 80077a0:	9b00      	ldr	r3, [sp, #0]
 80077a2:	9802      	ldr	r0, [sp, #8]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	0021      	movs	r1, r4
 80077a8:	612b      	str	r3, [r5, #16]
 80077aa:	f7ff fdc3 	bl	8007334 <_Bfree>
 80077ae:	0028      	movs	r0, r5
 80077b0:	b005      	add	sp, #20
 80077b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077b4:	cb01      	ldmia	r3!, {r0}
 80077b6:	c101      	stmia	r1!, {r0}
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d8fb      	bhi.n	80077b4 <__lshift+0xc4>
 80077bc:	e7f0      	b.n	80077a0 <__lshift+0xb0>
 80077be:	46c0      	nop			@ (mov r8, r8)
 80077c0:	080086a4 	.word	0x080086a4
 80077c4:	080086b5 	.word	0x080086b5

080077c8 <__mcmp>:
 80077c8:	b530      	push	{r4, r5, lr}
 80077ca:	690b      	ldr	r3, [r1, #16]
 80077cc:	6904      	ldr	r4, [r0, #16]
 80077ce:	0002      	movs	r2, r0
 80077d0:	1ae0      	subs	r0, r4, r3
 80077d2:	429c      	cmp	r4, r3
 80077d4:	d10f      	bne.n	80077f6 <__mcmp+0x2e>
 80077d6:	3214      	adds	r2, #20
 80077d8:	009b      	lsls	r3, r3, #2
 80077da:	3114      	adds	r1, #20
 80077dc:	0014      	movs	r4, r2
 80077de:	18c9      	adds	r1, r1, r3
 80077e0:	18d2      	adds	r2, r2, r3
 80077e2:	3a04      	subs	r2, #4
 80077e4:	3904      	subs	r1, #4
 80077e6:	6815      	ldr	r5, [r2, #0]
 80077e8:	680b      	ldr	r3, [r1, #0]
 80077ea:	429d      	cmp	r5, r3
 80077ec:	d004      	beq.n	80077f8 <__mcmp+0x30>
 80077ee:	2001      	movs	r0, #1
 80077f0:	429d      	cmp	r5, r3
 80077f2:	d200      	bcs.n	80077f6 <__mcmp+0x2e>
 80077f4:	3802      	subs	r0, #2
 80077f6:	bd30      	pop	{r4, r5, pc}
 80077f8:	4294      	cmp	r4, r2
 80077fa:	d3f2      	bcc.n	80077e2 <__mcmp+0x1a>
 80077fc:	e7fb      	b.n	80077f6 <__mcmp+0x2e>
	...

08007800 <__mdiff>:
 8007800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007802:	000c      	movs	r4, r1
 8007804:	b087      	sub	sp, #28
 8007806:	9000      	str	r0, [sp, #0]
 8007808:	0011      	movs	r1, r2
 800780a:	0020      	movs	r0, r4
 800780c:	0017      	movs	r7, r2
 800780e:	f7ff ffdb 	bl	80077c8 <__mcmp>
 8007812:	1e05      	subs	r5, r0, #0
 8007814:	d110      	bne.n	8007838 <__mdiff+0x38>
 8007816:	0001      	movs	r1, r0
 8007818:	9800      	ldr	r0, [sp, #0]
 800781a:	f7ff fd47 	bl	80072ac <_Balloc>
 800781e:	1e02      	subs	r2, r0, #0
 8007820:	d104      	bne.n	800782c <__mdiff+0x2c>
 8007822:	4b40      	ldr	r3, [pc, #256]	@ (8007924 <__mdiff+0x124>)
 8007824:	4840      	ldr	r0, [pc, #256]	@ (8007928 <__mdiff+0x128>)
 8007826:	4941      	ldr	r1, [pc, #260]	@ (800792c <__mdiff+0x12c>)
 8007828:	f000 fb18 	bl	8007e5c <__assert_func>
 800782c:	2301      	movs	r3, #1
 800782e:	6145      	str	r5, [r0, #20]
 8007830:	6103      	str	r3, [r0, #16]
 8007832:	0010      	movs	r0, r2
 8007834:	b007      	add	sp, #28
 8007836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007838:	2600      	movs	r6, #0
 800783a:	42b0      	cmp	r0, r6
 800783c:	da03      	bge.n	8007846 <__mdiff+0x46>
 800783e:	0023      	movs	r3, r4
 8007840:	003c      	movs	r4, r7
 8007842:	001f      	movs	r7, r3
 8007844:	3601      	adds	r6, #1
 8007846:	6861      	ldr	r1, [r4, #4]
 8007848:	9800      	ldr	r0, [sp, #0]
 800784a:	f7ff fd2f 	bl	80072ac <_Balloc>
 800784e:	1e02      	subs	r2, r0, #0
 8007850:	d103      	bne.n	800785a <__mdiff+0x5a>
 8007852:	4b34      	ldr	r3, [pc, #208]	@ (8007924 <__mdiff+0x124>)
 8007854:	4834      	ldr	r0, [pc, #208]	@ (8007928 <__mdiff+0x128>)
 8007856:	4936      	ldr	r1, [pc, #216]	@ (8007930 <__mdiff+0x130>)
 8007858:	e7e6      	b.n	8007828 <__mdiff+0x28>
 800785a:	6923      	ldr	r3, [r4, #16]
 800785c:	3414      	adds	r4, #20
 800785e:	9300      	str	r3, [sp, #0]
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	18e3      	adds	r3, r4, r3
 8007864:	0021      	movs	r1, r4
 8007866:	9401      	str	r4, [sp, #4]
 8007868:	003c      	movs	r4, r7
 800786a:	9302      	str	r3, [sp, #8]
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	3414      	adds	r4, #20
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	18e3      	adds	r3, r4, r3
 8007874:	9303      	str	r3, [sp, #12]
 8007876:	0003      	movs	r3, r0
 8007878:	60c6      	str	r6, [r0, #12]
 800787a:	468c      	mov	ip, r1
 800787c:	2000      	movs	r0, #0
 800787e:	3314      	adds	r3, #20
 8007880:	9304      	str	r3, [sp, #16]
 8007882:	9305      	str	r3, [sp, #20]
 8007884:	4663      	mov	r3, ip
 8007886:	cb20      	ldmia	r3!, {r5}
 8007888:	b2a9      	uxth	r1, r5
 800788a:	000e      	movs	r6, r1
 800788c:	469c      	mov	ip, r3
 800788e:	cc08      	ldmia	r4!, {r3}
 8007890:	0c2d      	lsrs	r5, r5, #16
 8007892:	b299      	uxth	r1, r3
 8007894:	1a71      	subs	r1, r6, r1
 8007896:	1809      	adds	r1, r1, r0
 8007898:	0c1b      	lsrs	r3, r3, #16
 800789a:	1408      	asrs	r0, r1, #16
 800789c:	1aeb      	subs	r3, r5, r3
 800789e:	181b      	adds	r3, r3, r0
 80078a0:	1418      	asrs	r0, r3, #16
 80078a2:	b289      	uxth	r1, r1
 80078a4:	041b      	lsls	r3, r3, #16
 80078a6:	4319      	orrs	r1, r3
 80078a8:	9b05      	ldr	r3, [sp, #20]
 80078aa:	c302      	stmia	r3!, {r1}
 80078ac:	9305      	str	r3, [sp, #20]
 80078ae:	9b03      	ldr	r3, [sp, #12]
 80078b0:	42a3      	cmp	r3, r4
 80078b2:	d8e7      	bhi.n	8007884 <__mdiff+0x84>
 80078b4:	0039      	movs	r1, r7
 80078b6:	9c03      	ldr	r4, [sp, #12]
 80078b8:	3115      	adds	r1, #21
 80078ba:	2304      	movs	r3, #4
 80078bc:	428c      	cmp	r4, r1
 80078be:	d304      	bcc.n	80078ca <__mdiff+0xca>
 80078c0:	1be3      	subs	r3, r4, r7
 80078c2:	3b15      	subs	r3, #21
 80078c4:	089b      	lsrs	r3, r3, #2
 80078c6:	3301      	adds	r3, #1
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	9901      	ldr	r1, [sp, #4]
 80078cc:	18cd      	adds	r5, r1, r3
 80078ce:	9904      	ldr	r1, [sp, #16]
 80078d0:	002e      	movs	r6, r5
 80078d2:	18cb      	adds	r3, r1, r3
 80078d4:	001f      	movs	r7, r3
 80078d6:	9902      	ldr	r1, [sp, #8]
 80078d8:	428e      	cmp	r6, r1
 80078da:	d311      	bcc.n	8007900 <__mdiff+0x100>
 80078dc:	9c02      	ldr	r4, [sp, #8]
 80078de:	1ee9      	subs	r1, r5, #3
 80078e0:	2000      	movs	r0, #0
 80078e2:	428c      	cmp	r4, r1
 80078e4:	d304      	bcc.n	80078f0 <__mdiff+0xf0>
 80078e6:	0021      	movs	r1, r4
 80078e8:	3103      	adds	r1, #3
 80078ea:	1b49      	subs	r1, r1, r5
 80078ec:	0889      	lsrs	r1, r1, #2
 80078ee:	0088      	lsls	r0, r1, #2
 80078f0:	181b      	adds	r3, r3, r0
 80078f2:	3b04      	subs	r3, #4
 80078f4:	6819      	ldr	r1, [r3, #0]
 80078f6:	2900      	cmp	r1, #0
 80078f8:	d010      	beq.n	800791c <__mdiff+0x11c>
 80078fa:	9b00      	ldr	r3, [sp, #0]
 80078fc:	6113      	str	r3, [r2, #16]
 80078fe:	e798      	b.n	8007832 <__mdiff+0x32>
 8007900:	4684      	mov	ip, r0
 8007902:	ce02      	ldmia	r6!, {r1}
 8007904:	b288      	uxth	r0, r1
 8007906:	4460      	add	r0, ip
 8007908:	1400      	asrs	r0, r0, #16
 800790a:	0c0c      	lsrs	r4, r1, #16
 800790c:	1904      	adds	r4, r0, r4
 800790e:	4461      	add	r1, ip
 8007910:	1420      	asrs	r0, r4, #16
 8007912:	b289      	uxth	r1, r1
 8007914:	0424      	lsls	r4, r4, #16
 8007916:	4321      	orrs	r1, r4
 8007918:	c702      	stmia	r7!, {r1}
 800791a:	e7dc      	b.n	80078d6 <__mdiff+0xd6>
 800791c:	9900      	ldr	r1, [sp, #0]
 800791e:	3901      	subs	r1, #1
 8007920:	9100      	str	r1, [sp, #0]
 8007922:	e7e6      	b.n	80078f2 <__mdiff+0xf2>
 8007924:	080086a4 	.word	0x080086a4
 8007928:	080086b5 	.word	0x080086b5
 800792c:	00000237 	.word	0x00000237
 8007930:	00000245 	.word	0x00000245

08007934 <__d2b>:
 8007934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007936:	2101      	movs	r1, #1
 8007938:	0016      	movs	r6, r2
 800793a:	001f      	movs	r7, r3
 800793c:	f7ff fcb6 	bl	80072ac <_Balloc>
 8007940:	1e04      	subs	r4, r0, #0
 8007942:	d105      	bne.n	8007950 <__d2b+0x1c>
 8007944:	0022      	movs	r2, r4
 8007946:	4b25      	ldr	r3, [pc, #148]	@ (80079dc <__d2b+0xa8>)
 8007948:	4825      	ldr	r0, [pc, #148]	@ (80079e0 <__d2b+0xac>)
 800794a:	4926      	ldr	r1, [pc, #152]	@ (80079e4 <__d2b+0xb0>)
 800794c:	f000 fa86 	bl	8007e5c <__assert_func>
 8007950:	033b      	lsls	r3, r7, #12
 8007952:	007d      	lsls	r5, r7, #1
 8007954:	0b1b      	lsrs	r3, r3, #12
 8007956:	0d6d      	lsrs	r5, r5, #21
 8007958:	d002      	beq.n	8007960 <__d2b+0x2c>
 800795a:	2280      	movs	r2, #128	@ 0x80
 800795c:	0352      	lsls	r2, r2, #13
 800795e:	4313      	orrs	r3, r2
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	2e00      	cmp	r6, #0
 8007964:	d025      	beq.n	80079b2 <__d2b+0x7e>
 8007966:	4668      	mov	r0, sp
 8007968:	9600      	str	r6, [sp, #0]
 800796a:	f7ff fd6c 	bl	8007446 <__lo0bits>
 800796e:	9b01      	ldr	r3, [sp, #4]
 8007970:	9900      	ldr	r1, [sp, #0]
 8007972:	2800      	cmp	r0, #0
 8007974:	d01b      	beq.n	80079ae <__d2b+0x7a>
 8007976:	2220      	movs	r2, #32
 8007978:	001e      	movs	r6, r3
 800797a:	1a12      	subs	r2, r2, r0
 800797c:	4096      	lsls	r6, r2
 800797e:	0032      	movs	r2, r6
 8007980:	40c3      	lsrs	r3, r0
 8007982:	430a      	orrs	r2, r1
 8007984:	6162      	str	r2, [r4, #20]
 8007986:	9301      	str	r3, [sp, #4]
 8007988:	9e01      	ldr	r6, [sp, #4]
 800798a:	61a6      	str	r6, [r4, #24]
 800798c:	1e73      	subs	r3, r6, #1
 800798e:	419e      	sbcs	r6, r3
 8007990:	3601      	adds	r6, #1
 8007992:	6126      	str	r6, [r4, #16]
 8007994:	2d00      	cmp	r5, #0
 8007996:	d014      	beq.n	80079c2 <__d2b+0x8e>
 8007998:	2635      	movs	r6, #53	@ 0x35
 800799a:	4b13      	ldr	r3, [pc, #76]	@ (80079e8 <__d2b+0xb4>)
 800799c:	18ed      	adds	r5, r5, r3
 800799e:	9b08      	ldr	r3, [sp, #32]
 80079a0:	182d      	adds	r5, r5, r0
 80079a2:	601d      	str	r5, [r3, #0]
 80079a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079a6:	1a36      	subs	r6, r6, r0
 80079a8:	601e      	str	r6, [r3, #0]
 80079aa:	0020      	movs	r0, r4
 80079ac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80079ae:	6161      	str	r1, [r4, #20]
 80079b0:	e7ea      	b.n	8007988 <__d2b+0x54>
 80079b2:	a801      	add	r0, sp, #4
 80079b4:	f7ff fd47 	bl	8007446 <__lo0bits>
 80079b8:	9b01      	ldr	r3, [sp, #4]
 80079ba:	2601      	movs	r6, #1
 80079bc:	6163      	str	r3, [r4, #20]
 80079be:	3020      	adds	r0, #32
 80079c0:	e7e7      	b.n	8007992 <__d2b+0x5e>
 80079c2:	4b0a      	ldr	r3, [pc, #40]	@ (80079ec <__d2b+0xb8>)
 80079c4:	18c0      	adds	r0, r0, r3
 80079c6:	9b08      	ldr	r3, [sp, #32]
 80079c8:	6018      	str	r0, [r3, #0]
 80079ca:	4b09      	ldr	r3, [pc, #36]	@ (80079f0 <__d2b+0xbc>)
 80079cc:	18f3      	adds	r3, r6, r3
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	18e3      	adds	r3, r4, r3
 80079d2:	6958      	ldr	r0, [r3, #20]
 80079d4:	f7ff fd16 	bl	8007404 <__hi0bits>
 80079d8:	0176      	lsls	r6, r6, #5
 80079da:	e7e3      	b.n	80079a4 <__d2b+0x70>
 80079dc:	080086a4 	.word	0x080086a4
 80079e0:	080086b5 	.word	0x080086b5
 80079e4:	0000030f 	.word	0x0000030f
 80079e8:	fffffbcd 	.word	0xfffffbcd
 80079ec:	fffffbce 	.word	0xfffffbce
 80079f0:	3fffffff 	.word	0x3fffffff

080079f4 <__ssputs_r>:
 80079f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079f6:	688e      	ldr	r6, [r1, #8]
 80079f8:	b085      	sub	sp, #20
 80079fa:	001f      	movs	r7, r3
 80079fc:	000c      	movs	r4, r1
 80079fe:	680b      	ldr	r3, [r1, #0]
 8007a00:	9002      	str	r0, [sp, #8]
 8007a02:	9203      	str	r2, [sp, #12]
 8007a04:	42be      	cmp	r6, r7
 8007a06:	d830      	bhi.n	8007a6a <__ssputs_r+0x76>
 8007a08:	210c      	movs	r1, #12
 8007a0a:	5e62      	ldrsh	r2, [r4, r1]
 8007a0c:	2190      	movs	r1, #144	@ 0x90
 8007a0e:	00c9      	lsls	r1, r1, #3
 8007a10:	420a      	tst	r2, r1
 8007a12:	d028      	beq.n	8007a66 <__ssputs_r+0x72>
 8007a14:	2003      	movs	r0, #3
 8007a16:	6921      	ldr	r1, [r4, #16]
 8007a18:	1a5b      	subs	r3, r3, r1
 8007a1a:	9301      	str	r3, [sp, #4]
 8007a1c:	6963      	ldr	r3, [r4, #20]
 8007a1e:	4343      	muls	r3, r0
 8007a20:	9801      	ldr	r0, [sp, #4]
 8007a22:	0fdd      	lsrs	r5, r3, #31
 8007a24:	18ed      	adds	r5, r5, r3
 8007a26:	1c7b      	adds	r3, r7, #1
 8007a28:	181b      	adds	r3, r3, r0
 8007a2a:	106d      	asrs	r5, r5, #1
 8007a2c:	42ab      	cmp	r3, r5
 8007a2e:	d900      	bls.n	8007a32 <__ssputs_r+0x3e>
 8007a30:	001d      	movs	r5, r3
 8007a32:	0552      	lsls	r2, r2, #21
 8007a34:	d528      	bpl.n	8007a88 <__ssputs_r+0x94>
 8007a36:	0029      	movs	r1, r5
 8007a38:	9802      	ldr	r0, [sp, #8]
 8007a3a:	f7ff fba7 	bl	800718c <_malloc_r>
 8007a3e:	1e06      	subs	r6, r0, #0
 8007a40:	d02c      	beq.n	8007a9c <__ssputs_r+0xa8>
 8007a42:	9a01      	ldr	r2, [sp, #4]
 8007a44:	6921      	ldr	r1, [r4, #16]
 8007a46:	f7fe fc9f 	bl	8006388 <memcpy>
 8007a4a:	89a2      	ldrh	r2, [r4, #12]
 8007a4c:	4b18      	ldr	r3, [pc, #96]	@ (8007ab0 <__ssputs_r+0xbc>)
 8007a4e:	401a      	ands	r2, r3
 8007a50:	2380      	movs	r3, #128	@ 0x80
 8007a52:	4313      	orrs	r3, r2
 8007a54:	81a3      	strh	r3, [r4, #12]
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	6126      	str	r6, [r4, #16]
 8007a5a:	18f6      	adds	r6, r6, r3
 8007a5c:	6026      	str	r6, [r4, #0]
 8007a5e:	003e      	movs	r6, r7
 8007a60:	6165      	str	r5, [r4, #20]
 8007a62:	1aed      	subs	r5, r5, r3
 8007a64:	60a5      	str	r5, [r4, #8]
 8007a66:	42be      	cmp	r6, r7
 8007a68:	d900      	bls.n	8007a6c <__ssputs_r+0x78>
 8007a6a:	003e      	movs	r6, r7
 8007a6c:	0032      	movs	r2, r6
 8007a6e:	9903      	ldr	r1, [sp, #12]
 8007a70:	6820      	ldr	r0, [r4, #0]
 8007a72:	f000 f9ce 	bl	8007e12 <memmove>
 8007a76:	2000      	movs	r0, #0
 8007a78:	68a3      	ldr	r3, [r4, #8]
 8007a7a:	1b9b      	subs	r3, r3, r6
 8007a7c:	60a3      	str	r3, [r4, #8]
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	199b      	adds	r3, r3, r6
 8007a82:	6023      	str	r3, [r4, #0]
 8007a84:	b005      	add	sp, #20
 8007a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a88:	002a      	movs	r2, r5
 8007a8a:	9802      	ldr	r0, [sp, #8]
 8007a8c:	f000 fa43 	bl	8007f16 <_realloc_r>
 8007a90:	1e06      	subs	r6, r0, #0
 8007a92:	d1e0      	bne.n	8007a56 <__ssputs_r+0x62>
 8007a94:	6921      	ldr	r1, [r4, #16]
 8007a96:	9802      	ldr	r0, [sp, #8]
 8007a98:	f7ff fb02 	bl	80070a0 <_free_r>
 8007a9c:	230c      	movs	r3, #12
 8007a9e:	2001      	movs	r0, #1
 8007aa0:	9a02      	ldr	r2, [sp, #8]
 8007aa2:	4240      	negs	r0, r0
 8007aa4:	6013      	str	r3, [r2, #0]
 8007aa6:	89a2      	ldrh	r2, [r4, #12]
 8007aa8:	3334      	adds	r3, #52	@ 0x34
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	81a3      	strh	r3, [r4, #12]
 8007aae:	e7e9      	b.n	8007a84 <__ssputs_r+0x90>
 8007ab0:	fffffb7f 	.word	0xfffffb7f

08007ab4 <_svfiprintf_r>:
 8007ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ab6:	b0a1      	sub	sp, #132	@ 0x84
 8007ab8:	9003      	str	r0, [sp, #12]
 8007aba:	001d      	movs	r5, r3
 8007abc:	898b      	ldrh	r3, [r1, #12]
 8007abe:	000f      	movs	r7, r1
 8007ac0:	0016      	movs	r6, r2
 8007ac2:	061b      	lsls	r3, r3, #24
 8007ac4:	d511      	bpl.n	8007aea <_svfiprintf_r+0x36>
 8007ac6:	690b      	ldr	r3, [r1, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d10e      	bne.n	8007aea <_svfiprintf_r+0x36>
 8007acc:	2140      	movs	r1, #64	@ 0x40
 8007ace:	f7ff fb5d 	bl	800718c <_malloc_r>
 8007ad2:	6038      	str	r0, [r7, #0]
 8007ad4:	6138      	str	r0, [r7, #16]
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	d105      	bne.n	8007ae6 <_svfiprintf_r+0x32>
 8007ada:	230c      	movs	r3, #12
 8007adc:	9a03      	ldr	r2, [sp, #12]
 8007ade:	6013      	str	r3, [r2, #0]
 8007ae0:	2001      	movs	r0, #1
 8007ae2:	4240      	negs	r0, r0
 8007ae4:	e0cf      	b.n	8007c86 <_svfiprintf_r+0x1d2>
 8007ae6:	2340      	movs	r3, #64	@ 0x40
 8007ae8:	617b      	str	r3, [r7, #20]
 8007aea:	2300      	movs	r3, #0
 8007aec:	ac08      	add	r4, sp, #32
 8007aee:	6163      	str	r3, [r4, #20]
 8007af0:	3320      	adds	r3, #32
 8007af2:	7663      	strb	r3, [r4, #25]
 8007af4:	3310      	adds	r3, #16
 8007af6:	76a3      	strb	r3, [r4, #26]
 8007af8:	9507      	str	r5, [sp, #28]
 8007afa:	0035      	movs	r5, r6
 8007afc:	782b      	ldrb	r3, [r5, #0]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d001      	beq.n	8007b06 <_svfiprintf_r+0x52>
 8007b02:	2b25      	cmp	r3, #37	@ 0x25
 8007b04:	d148      	bne.n	8007b98 <_svfiprintf_r+0xe4>
 8007b06:	1bab      	subs	r3, r5, r6
 8007b08:	9305      	str	r3, [sp, #20]
 8007b0a:	42b5      	cmp	r5, r6
 8007b0c:	d00b      	beq.n	8007b26 <_svfiprintf_r+0x72>
 8007b0e:	0032      	movs	r2, r6
 8007b10:	0039      	movs	r1, r7
 8007b12:	9803      	ldr	r0, [sp, #12]
 8007b14:	f7ff ff6e 	bl	80079f4 <__ssputs_r>
 8007b18:	3001      	adds	r0, #1
 8007b1a:	d100      	bne.n	8007b1e <_svfiprintf_r+0x6a>
 8007b1c:	e0ae      	b.n	8007c7c <_svfiprintf_r+0x1c8>
 8007b1e:	6963      	ldr	r3, [r4, #20]
 8007b20:	9a05      	ldr	r2, [sp, #20]
 8007b22:	189b      	adds	r3, r3, r2
 8007b24:	6163      	str	r3, [r4, #20]
 8007b26:	782b      	ldrb	r3, [r5, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d100      	bne.n	8007b2e <_svfiprintf_r+0x7a>
 8007b2c:	e0a6      	b.n	8007c7c <_svfiprintf_r+0x1c8>
 8007b2e:	2201      	movs	r2, #1
 8007b30:	2300      	movs	r3, #0
 8007b32:	4252      	negs	r2, r2
 8007b34:	6062      	str	r2, [r4, #4]
 8007b36:	a904      	add	r1, sp, #16
 8007b38:	3254      	adds	r2, #84	@ 0x54
 8007b3a:	1852      	adds	r2, r2, r1
 8007b3c:	1c6e      	adds	r6, r5, #1
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	60e3      	str	r3, [r4, #12]
 8007b42:	60a3      	str	r3, [r4, #8]
 8007b44:	7013      	strb	r3, [r2, #0]
 8007b46:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007b48:	4b54      	ldr	r3, [pc, #336]	@ (8007c9c <_svfiprintf_r+0x1e8>)
 8007b4a:	2205      	movs	r2, #5
 8007b4c:	0018      	movs	r0, r3
 8007b4e:	7831      	ldrb	r1, [r6, #0]
 8007b50:	9305      	str	r3, [sp, #20]
 8007b52:	f7fe fc0e 	bl	8006372 <memchr>
 8007b56:	1c75      	adds	r5, r6, #1
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d11f      	bne.n	8007b9c <_svfiprintf_r+0xe8>
 8007b5c:	6822      	ldr	r2, [r4, #0]
 8007b5e:	06d3      	lsls	r3, r2, #27
 8007b60:	d504      	bpl.n	8007b6c <_svfiprintf_r+0xb8>
 8007b62:	2353      	movs	r3, #83	@ 0x53
 8007b64:	a904      	add	r1, sp, #16
 8007b66:	185b      	adds	r3, r3, r1
 8007b68:	2120      	movs	r1, #32
 8007b6a:	7019      	strb	r1, [r3, #0]
 8007b6c:	0713      	lsls	r3, r2, #28
 8007b6e:	d504      	bpl.n	8007b7a <_svfiprintf_r+0xc6>
 8007b70:	2353      	movs	r3, #83	@ 0x53
 8007b72:	a904      	add	r1, sp, #16
 8007b74:	185b      	adds	r3, r3, r1
 8007b76:	212b      	movs	r1, #43	@ 0x2b
 8007b78:	7019      	strb	r1, [r3, #0]
 8007b7a:	7833      	ldrb	r3, [r6, #0]
 8007b7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b7e:	d016      	beq.n	8007bae <_svfiprintf_r+0xfa>
 8007b80:	0035      	movs	r5, r6
 8007b82:	2100      	movs	r1, #0
 8007b84:	200a      	movs	r0, #10
 8007b86:	68e3      	ldr	r3, [r4, #12]
 8007b88:	782a      	ldrb	r2, [r5, #0]
 8007b8a:	1c6e      	adds	r6, r5, #1
 8007b8c:	3a30      	subs	r2, #48	@ 0x30
 8007b8e:	2a09      	cmp	r2, #9
 8007b90:	d950      	bls.n	8007c34 <_svfiprintf_r+0x180>
 8007b92:	2900      	cmp	r1, #0
 8007b94:	d111      	bne.n	8007bba <_svfiprintf_r+0x106>
 8007b96:	e017      	b.n	8007bc8 <_svfiprintf_r+0x114>
 8007b98:	3501      	adds	r5, #1
 8007b9a:	e7af      	b.n	8007afc <_svfiprintf_r+0x48>
 8007b9c:	9b05      	ldr	r3, [sp, #20]
 8007b9e:	6822      	ldr	r2, [r4, #0]
 8007ba0:	1ac0      	subs	r0, r0, r3
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	4083      	lsls	r3, r0
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	002e      	movs	r6, r5
 8007baa:	6023      	str	r3, [r4, #0]
 8007bac:	e7cc      	b.n	8007b48 <_svfiprintf_r+0x94>
 8007bae:	9b07      	ldr	r3, [sp, #28]
 8007bb0:	1d19      	adds	r1, r3, #4
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	9107      	str	r1, [sp, #28]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	db01      	blt.n	8007bbe <_svfiprintf_r+0x10a>
 8007bba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bbc:	e004      	b.n	8007bc8 <_svfiprintf_r+0x114>
 8007bbe:	425b      	negs	r3, r3
 8007bc0:	60e3      	str	r3, [r4, #12]
 8007bc2:	2302      	movs	r3, #2
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	6023      	str	r3, [r4, #0]
 8007bc8:	782b      	ldrb	r3, [r5, #0]
 8007bca:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bcc:	d10c      	bne.n	8007be8 <_svfiprintf_r+0x134>
 8007bce:	786b      	ldrb	r3, [r5, #1]
 8007bd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bd2:	d134      	bne.n	8007c3e <_svfiprintf_r+0x18a>
 8007bd4:	9b07      	ldr	r3, [sp, #28]
 8007bd6:	3502      	adds	r5, #2
 8007bd8:	1d1a      	adds	r2, r3, #4
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	9207      	str	r2, [sp, #28]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	da01      	bge.n	8007be6 <_svfiprintf_r+0x132>
 8007be2:	2301      	movs	r3, #1
 8007be4:	425b      	negs	r3, r3
 8007be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8007be8:	4e2d      	ldr	r6, [pc, #180]	@ (8007ca0 <_svfiprintf_r+0x1ec>)
 8007bea:	2203      	movs	r2, #3
 8007bec:	0030      	movs	r0, r6
 8007bee:	7829      	ldrb	r1, [r5, #0]
 8007bf0:	f7fe fbbf 	bl	8006372 <memchr>
 8007bf4:	2800      	cmp	r0, #0
 8007bf6:	d006      	beq.n	8007c06 <_svfiprintf_r+0x152>
 8007bf8:	2340      	movs	r3, #64	@ 0x40
 8007bfa:	1b80      	subs	r0, r0, r6
 8007bfc:	4083      	lsls	r3, r0
 8007bfe:	6822      	ldr	r2, [r4, #0]
 8007c00:	3501      	adds	r5, #1
 8007c02:	4313      	orrs	r3, r2
 8007c04:	6023      	str	r3, [r4, #0]
 8007c06:	7829      	ldrb	r1, [r5, #0]
 8007c08:	2206      	movs	r2, #6
 8007c0a:	4826      	ldr	r0, [pc, #152]	@ (8007ca4 <_svfiprintf_r+0x1f0>)
 8007c0c:	1c6e      	adds	r6, r5, #1
 8007c0e:	7621      	strb	r1, [r4, #24]
 8007c10:	f7fe fbaf 	bl	8006372 <memchr>
 8007c14:	2800      	cmp	r0, #0
 8007c16:	d038      	beq.n	8007c8a <_svfiprintf_r+0x1d6>
 8007c18:	4b23      	ldr	r3, [pc, #140]	@ (8007ca8 <_svfiprintf_r+0x1f4>)
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d122      	bne.n	8007c64 <_svfiprintf_r+0x1b0>
 8007c1e:	2207      	movs	r2, #7
 8007c20:	9b07      	ldr	r3, [sp, #28]
 8007c22:	3307      	adds	r3, #7
 8007c24:	4393      	bics	r3, r2
 8007c26:	3308      	adds	r3, #8
 8007c28:	9307      	str	r3, [sp, #28]
 8007c2a:	6963      	ldr	r3, [r4, #20]
 8007c2c:	9a04      	ldr	r2, [sp, #16]
 8007c2e:	189b      	adds	r3, r3, r2
 8007c30:	6163      	str	r3, [r4, #20]
 8007c32:	e762      	b.n	8007afa <_svfiprintf_r+0x46>
 8007c34:	4343      	muls	r3, r0
 8007c36:	0035      	movs	r5, r6
 8007c38:	2101      	movs	r1, #1
 8007c3a:	189b      	adds	r3, r3, r2
 8007c3c:	e7a4      	b.n	8007b88 <_svfiprintf_r+0xd4>
 8007c3e:	2300      	movs	r3, #0
 8007c40:	200a      	movs	r0, #10
 8007c42:	0019      	movs	r1, r3
 8007c44:	3501      	adds	r5, #1
 8007c46:	6063      	str	r3, [r4, #4]
 8007c48:	782a      	ldrb	r2, [r5, #0]
 8007c4a:	1c6e      	adds	r6, r5, #1
 8007c4c:	3a30      	subs	r2, #48	@ 0x30
 8007c4e:	2a09      	cmp	r2, #9
 8007c50:	d903      	bls.n	8007c5a <_svfiprintf_r+0x1a6>
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d0c8      	beq.n	8007be8 <_svfiprintf_r+0x134>
 8007c56:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c58:	e7c6      	b.n	8007be8 <_svfiprintf_r+0x134>
 8007c5a:	4341      	muls	r1, r0
 8007c5c:	0035      	movs	r5, r6
 8007c5e:	2301      	movs	r3, #1
 8007c60:	1889      	adds	r1, r1, r2
 8007c62:	e7f1      	b.n	8007c48 <_svfiprintf_r+0x194>
 8007c64:	aa07      	add	r2, sp, #28
 8007c66:	9200      	str	r2, [sp, #0]
 8007c68:	0021      	movs	r1, r4
 8007c6a:	003a      	movs	r2, r7
 8007c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8007cac <_svfiprintf_r+0x1f8>)
 8007c6e:	9803      	ldr	r0, [sp, #12]
 8007c70:	f7fd fe0c 	bl	800588c <_printf_float>
 8007c74:	9004      	str	r0, [sp, #16]
 8007c76:	9b04      	ldr	r3, [sp, #16]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	d1d6      	bne.n	8007c2a <_svfiprintf_r+0x176>
 8007c7c:	89bb      	ldrh	r3, [r7, #12]
 8007c7e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007c80:	065b      	lsls	r3, r3, #25
 8007c82:	d500      	bpl.n	8007c86 <_svfiprintf_r+0x1d2>
 8007c84:	e72c      	b.n	8007ae0 <_svfiprintf_r+0x2c>
 8007c86:	b021      	add	sp, #132	@ 0x84
 8007c88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c8a:	aa07      	add	r2, sp, #28
 8007c8c:	9200      	str	r2, [sp, #0]
 8007c8e:	0021      	movs	r1, r4
 8007c90:	003a      	movs	r2, r7
 8007c92:	4b06      	ldr	r3, [pc, #24]	@ (8007cac <_svfiprintf_r+0x1f8>)
 8007c94:	9803      	ldr	r0, [sp, #12]
 8007c96:	f7fe f8a7 	bl	8005de8 <_printf_i>
 8007c9a:	e7eb      	b.n	8007c74 <_svfiprintf_r+0x1c0>
 8007c9c:	08008810 	.word	0x08008810
 8007ca0:	08008816 	.word	0x08008816
 8007ca4:	0800881a 	.word	0x0800881a
 8007ca8:	0800588d 	.word	0x0800588d
 8007cac:	080079f5 	.word	0x080079f5

08007cb0 <__sflush_r>:
 8007cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007cb2:	220c      	movs	r2, #12
 8007cb4:	5e8b      	ldrsh	r3, [r1, r2]
 8007cb6:	0005      	movs	r5, r0
 8007cb8:	000c      	movs	r4, r1
 8007cba:	071a      	lsls	r2, r3, #28
 8007cbc:	d456      	bmi.n	8007d6c <__sflush_r+0xbc>
 8007cbe:	684a      	ldr	r2, [r1, #4]
 8007cc0:	2a00      	cmp	r2, #0
 8007cc2:	dc02      	bgt.n	8007cca <__sflush_r+0x1a>
 8007cc4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8007cc6:	2a00      	cmp	r2, #0
 8007cc8:	dd4e      	ble.n	8007d68 <__sflush_r+0xb8>
 8007cca:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007ccc:	2f00      	cmp	r7, #0
 8007cce:	d04b      	beq.n	8007d68 <__sflush_r+0xb8>
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2080      	movs	r0, #128	@ 0x80
 8007cd4:	682e      	ldr	r6, [r5, #0]
 8007cd6:	602a      	str	r2, [r5, #0]
 8007cd8:	001a      	movs	r2, r3
 8007cda:	0140      	lsls	r0, r0, #5
 8007cdc:	6a21      	ldr	r1, [r4, #32]
 8007cde:	4002      	ands	r2, r0
 8007ce0:	4203      	tst	r3, r0
 8007ce2:	d033      	beq.n	8007d4c <__sflush_r+0x9c>
 8007ce4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ce6:	89a3      	ldrh	r3, [r4, #12]
 8007ce8:	075b      	lsls	r3, r3, #29
 8007cea:	d506      	bpl.n	8007cfa <__sflush_r+0x4a>
 8007cec:	6863      	ldr	r3, [r4, #4]
 8007cee:	1ad2      	subs	r2, r2, r3
 8007cf0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <__sflush_r+0x4a>
 8007cf6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007cf8:	1ad2      	subs	r2, r2, r3
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	0028      	movs	r0, r5
 8007cfe:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8007d00:	6a21      	ldr	r1, [r4, #32]
 8007d02:	47b8      	blx	r7
 8007d04:	89a2      	ldrh	r2, [r4, #12]
 8007d06:	1c43      	adds	r3, r0, #1
 8007d08:	d106      	bne.n	8007d18 <__sflush_r+0x68>
 8007d0a:	6829      	ldr	r1, [r5, #0]
 8007d0c:	291d      	cmp	r1, #29
 8007d0e:	d846      	bhi.n	8007d9e <__sflush_r+0xee>
 8007d10:	4b29      	ldr	r3, [pc, #164]	@ (8007db8 <__sflush_r+0x108>)
 8007d12:	410b      	asrs	r3, r1
 8007d14:	07db      	lsls	r3, r3, #31
 8007d16:	d442      	bmi.n	8007d9e <__sflush_r+0xee>
 8007d18:	2300      	movs	r3, #0
 8007d1a:	6063      	str	r3, [r4, #4]
 8007d1c:	6923      	ldr	r3, [r4, #16]
 8007d1e:	6023      	str	r3, [r4, #0]
 8007d20:	04d2      	lsls	r2, r2, #19
 8007d22:	d505      	bpl.n	8007d30 <__sflush_r+0x80>
 8007d24:	1c43      	adds	r3, r0, #1
 8007d26:	d102      	bne.n	8007d2e <__sflush_r+0x7e>
 8007d28:	682b      	ldr	r3, [r5, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d100      	bne.n	8007d30 <__sflush_r+0x80>
 8007d2e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d32:	602e      	str	r6, [r5, #0]
 8007d34:	2900      	cmp	r1, #0
 8007d36:	d017      	beq.n	8007d68 <__sflush_r+0xb8>
 8007d38:	0023      	movs	r3, r4
 8007d3a:	3344      	adds	r3, #68	@ 0x44
 8007d3c:	4299      	cmp	r1, r3
 8007d3e:	d002      	beq.n	8007d46 <__sflush_r+0x96>
 8007d40:	0028      	movs	r0, r5
 8007d42:	f7ff f9ad 	bl	80070a0 <_free_r>
 8007d46:	2300      	movs	r3, #0
 8007d48:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d4a:	e00d      	b.n	8007d68 <__sflush_r+0xb8>
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	0028      	movs	r0, r5
 8007d50:	47b8      	blx	r7
 8007d52:	0002      	movs	r2, r0
 8007d54:	1c43      	adds	r3, r0, #1
 8007d56:	d1c6      	bne.n	8007ce6 <__sflush_r+0x36>
 8007d58:	682b      	ldr	r3, [r5, #0]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d0c3      	beq.n	8007ce6 <__sflush_r+0x36>
 8007d5e:	2b1d      	cmp	r3, #29
 8007d60:	d001      	beq.n	8007d66 <__sflush_r+0xb6>
 8007d62:	2b16      	cmp	r3, #22
 8007d64:	d11a      	bne.n	8007d9c <__sflush_r+0xec>
 8007d66:	602e      	str	r6, [r5, #0]
 8007d68:	2000      	movs	r0, #0
 8007d6a:	e01e      	b.n	8007daa <__sflush_r+0xfa>
 8007d6c:	690e      	ldr	r6, [r1, #16]
 8007d6e:	2e00      	cmp	r6, #0
 8007d70:	d0fa      	beq.n	8007d68 <__sflush_r+0xb8>
 8007d72:	680f      	ldr	r7, [r1, #0]
 8007d74:	600e      	str	r6, [r1, #0]
 8007d76:	1bba      	subs	r2, r7, r6
 8007d78:	9201      	str	r2, [sp, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	079b      	lsls	r3, r3, #30
 8007d7e:	d100      	bne.n	8007d82 <__sflush_r+0xd2>
 8007d80:	694a      	ldr	r2, [r1, #20]
 8007d82:	60a2      	str	r2, [r4, #8]
 8007d84:	9b01      	ldr	r3, [sp, #4]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	ddee      	ble.n	8007d68 <__sflush_r+0xb8>
 8007d8a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8007d8c:	0032      	movs	r2, r6
 8007d8e:	001f      	movs	r7, r3
 8007d90:	0028      	movs	r0, r5
 8007d92:	9b01      	ldr	r3, [sp, #4]
 8007d94:	6a21      	ldr	r1, [r4, #32]
 8007d96:	47b8      	blx	r7
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	dc07      	bgt.n	8007dac <__sflush_r+0xfc>
 8007d9c:	89a2      	ldrh	r2, [r4, #12]
 8007d9e:	2340      	movs	r3, #64	@ 0x40
 8007da0:	2001      	movs	r0, #1
 8007da2:	4313      	orrs	r3, r2
 8007da4:	b21b      	sxth	r3, r3
 8007da6:	81a3      	strh	r3, [r4, #12]
 8007da8:	4240      	negs	r0, r0
 8007daa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007dac:	9b01      	ldr	r3, [sp, #4]
 8007dae:	1836      	adds	r6, r6, r0
 8007db0:	1a1b      	subs	r3, r3, r0
 8007db2:	9301      	str	r3, [sp, #4]
 8007db4:	e7e6      	b.n	8007d84 <__sflush_r+0xd4>
 8007db6:	46c0      	nop			@ (mov r8, r8)
 8007db8:	dfbffffe 	.word	0xdfbffffe

08007dbc <_fflush_r>:
 8007dbc:	690b      	ldr	r3, [r1, #16]
 8007dbe:	b570      	push	{r4, r5, r6, lr}
 8007dc0:	0005      	movs	r5, r0
 8007dc2:	000c      	movs	r4, r1
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d102      	bne.n	8007dce <_fflush_r+0x12>
 8007dc8:	2500      	movs	r5, #0
 8007dca:	0028      	movs	r0, r5
 8007dcc:	bd70      	pop	{r4, r5, r6, pc}
 8007dce:	2800      	cmp	r0, #0
 8007dd0:	d004      	beq.n	8007ddc <_fflush_r+0x20>
 8007dd2:	6a03      	ldr	r3, [r0, #32]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d101      	bne.n	8007ddc <_fflush_r+0x20>
 8007dd8:	f7fe f9a4 	bl	8006124 <__sinit>
 8007ddc:	220c      	movs	r2, #12
 8007dde:	5ea3      	ldrsh	r3, [r4, r2]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d0f1      	beq.n	8007dc8 <_fflush_r+0xc>
 8007de4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007de6:	07d2      	lsls	r2, r2, #31
 8007de8:	d404      	bmi.n	8007df4 <_fflush_r+0x38>
 8007dea:	059b      	lsls	r3, r3, #22
 8007dec:	d402      	bmi.n	8007df4 <_fflush_r+0x38>
 8007dee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007df0:	f7fe fabd 	bl	800636e <__retarget_lock_acquire_recursive>
 8007df4:	0028      	movs	r0, r5
 8007df6:	0021      	movs	r1, r4
 8007df8:	f7ff ff5a 	bl	8007cb0 <__sflush_r>
 8007dfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dfe:	0005      	movs	r5, r0
 8007e00:	07db      	lsls	r3, r3, #31
 8007e02:	d4e2      	bmi.n	8007dca <_fflush_r+0xe>
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	059b      	lsls	r3, r3, #22
 8007e08:	d4df      	bmi.n	8007dca <_fflush_r+0xe>
 8007e0a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e0c:	f7fe fab0 	bl	8006370 <__retarget_lock_release_recursive>
 8007e10:	e7db      	b.n	8007dca <_fflush_r+0xe>

08007e12 <memmove>:
 8007e12:	b510      	push	{r4, lr}
 8007e14:	4288      	cmp	r0, r1
 8007e16:	d806      	bhi.n	8007e26 <memmove+0x14>
 8007e18:	2300      	movs	r3, #0
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d008      	beq.n	8007e30 <memmove+0x1e>
 8007e1e:	5ccc      	ldrb	r4, [r1, r3]
 8007e20:	54c4      	strb	r4, [r0, r3]
 8007e22:	3301      	adds	r3, #1
 8007e24:	e7f9      	b.n	8007e1a <memmove+0x8>
 8007e26:	188b      	adds	r3, r1, r2
 8007e28:	4298      	cmp	r0, r3
 8007e2a:	d2f5      	bcs.n	8007e18 <memmove+0x6>
 8007e2c:	3a01      	subs	r2, #1
 8007e2e:	d200      	bcs.n	8007e32 <memmove+0x20>
 8007e30:	bd10      	pop	{r4, pc}
 8007e32:	5c8b      	ldrb	r3, [r1, r2]
 8007e34:	5483      	strb	r3, [r0, r2]
 8007e36:	e7f9      	b.n	8007e2c <memmove+0x1a>

08007e38 <_sbrk_r>:
 8007e38:	2300      	movs	r3, #0
 8007e3a:	b570      	push	{r4, r5, r6, lr}
 8007e3c:	4d06      	ldr	r5, [pc, #24]	@ (8007e58 <_sbrk_r+0x20>)
 8007e3e:	0004      	movs	r4, r0
 8007e40:	0008      	movs	r0, r1
 8007e42:	602b      	str	r3, [r5, #0]
 8007e44:	f7fb f97c 	bl	8003140 <_sbrk>
 8007e48:	1c43      	adds	r3, r0, #1
 8007e4a:	d103      	bne.n	8007e54 <_sbrk_r+0x1c>
 8007e4c:	682b      	ldr	r3, [r5, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d000      	beq.n	8007e54 <_sbrk_r+0x1c>
 8007e52:	6023      	str	r3, [r4, #0]
 8007e54:	bd70      	pop	{r4, r5, r6, pc}
 8007e56:	46c0      	nop			@ (mov r8, r8)
 8007e58:	200005e4 	.word	0x200005e4

08007e5c <__assert_func>:
 8007e5c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8007e5e:	0014      	movs	r4, r2
 8007e60:	001a      	movs	r2, r3
 8007e62:	4b09      	ldr	r3, [pc, #36]	@ (8007e88 <__assert_func+0x2c>)
 8007e64:	0005      	movs	r5, r0
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	000e      	movs	r6, r1
 8007e6a:	68d8      	ldr	r0, [r3, #12]
 8007e6c:	4b07      	ldr	r3, [pc, #28]	@ (8007e8c <__assert_func+0x30>)
 8007e6e:	2c00      	cmp	r4, #0
 8007e70:	d101      	bne.n	8007e76 <__assert_func+0x1a>
 8007e72:	4b07      	ldr	r3, [pc, #28]	@ (8007e90 <__assert_func+0x34>)
 8007e74:	001c      	movs	r4, r3
 8007e76:	4907      	ldr	r1, [pc, #28]	@ (8007e94 <__assert_func+0x38>)
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	9402      	str	r4, [sp, #8]
 8007e7c:	002b      	movs	r3, r5
 8007e7e:	9600      	str	r6, [sp, #0]
 8007e80:	f000 f886 	bl	8007f90 <fiprintf>
 8007e84:	f000 f894 	bl	8007fb0 <abort>
 8007e88:	20000018 	.word	0x20000018
 8007e8c:	0800882b 	.word	0x0800882b
 8007e90:	08008866 	.word	0x08008866
 8007e94:	08008838 	.word	0x08008838

08007e98 <_calloc_r>:
 8007e98:	b570      	push	{r4, r5, r6, lr}
 8007e9a:	0c0b      	lsrs	r3, r1, #16
 8007e9c:	0c15      	lsrs	r5, r2, #16
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d11e      	bne.n	8007ee0 <_calloc_r+0x48>
 8007ea2:	2d00      	cmp	r5, #0
 8007ea4:	d10c      	bne.n	8007ec0 <_calloc_r+0x28>
 8007ea6:	b289      	uxth	r1, r1
 8007ea8:	b294      	uxth	r4, r2
 8007eaa:	434c      	muls	r4, r1
 8007eac:	0021      	movs	r1, r4
 8007eae:	f7ff f96d 	bl	800718c <_malloc_r>
 8007eb2:	1e05      	subs	r5, r0, #0
 8007eb4:	d01a      	beq.n	8007eec <_calloc_r+0x54>
 8007eb6:	0022      	movs	r2, r4
 8007eb8:	2100      	movs	r1, #0
 8007eba:	f7fe f9d3 	bl	8006264 <memset>
 8007ebe:	e016      	b.n	8007eee <_calloc_r+0x56>
 8007ec0:	1c2b      	adds	r3, r5, #0
 8007ec2:	1c0c      	adds	r4, r1, #0
 8007ec4:	b289      	uxth	r1, r1
 8007ec6:	b292      	uxth	r2, r2
 8007ec8:	434a      	muls	r2, r1
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	b2a1      	uxth	r1, r4
 8007ece:	4359      	muls	r1, r3
 8007ed0:	0c14      	lsrs	r4, r2, #16
 8007ed2:	190c      	adds	r4, r1, r4
 8007ed4:	0c23      	lsrs	r3, r4, #16
 8007ed6:	d107      	bne.n	8007ee8 <_calloc_r+0x50>
 8007ed8:	0424      	lsls	r4, r4, #16
 8007eda:	b292      	uxth	r2, r2
 8007edc:	4314      	orrs	r4, r2
 8007ede:	e7e5      	b.n	8007eac <_calloc_r+0x14>
 8007ee0:	2d00      	cmp	r5, #0
 8007ee2:	d101      	bne.n	8007ee8 <_calloc_r+0x50>
 8007ee4:	1c14      	adds	r4, r2, #0
 8007ee6:	e7ed      	b.n	8007ec4 <_calloc_r+0x2c>
 8007ee8:	230c      	movs	r3, #12
 8007eea:	6003      	str	r3, [r0, #0]
 8007eec:	2500      	movs	r5, #0
 8007eee:	0028      	movs	r0, r5
 8007ef0:	bd70      	pop	{r4, r5, r6, pc}

08007ef2 <__ascii_mbtowc>:
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	2900      	cmp	r1, #0
 8007ef6:	d100      	bne.n	8007efa <__ascii_mbtowc+0x8>
 8007ef8:	a901      	add	r1, sp, #4
 8007efa:	1e10      	subs	r0, r2, #0
 8007efc:	d006      	beq.n	8007f0c <__ascii_mbtowc+0x1a>
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d006      	beq.n	8007f10 <__ascii_mbtowc+0x1e>
 8007f02:	7813      	ldrb	r3, [r2, #0]
 8007f04:	600b      	str	r3, [r1, #0]
 8007f06:	7810      	ldrb	r0, [r2, #0]
 8007f08:	1e43      	subs	r3, r0, #1
 8007f0a:	4198      	sbcs	r0, r3
 8007f0c:	b002      	add	sp, #8
 8007f0e:	4770      	bx	lr
 8007f10:	2002      	movs	r0, #2
 8007f12:	4240      	negs	r0, r0
 8007f14:	e7fa      	b.n	8007f0c <__ascii_mbtowc+0x1a>

08007f16 <_realloc_r>:
 8007f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f18:	0006      	movs	r6, r0
 8007f1a:	000c      	movs	r4, r1
 8007f1c:	0015      	movs	r5, r2
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	d105      	bne.n	8007f2e <_realloc_r+0x18>
 8007f22:	0011      	movs	r1, r2
 8007f24:	f7ff f932 	bl	800718c <_malloc_r>
 8007f28:	0004      	movs	r4, r0
 8007f2a:	0020      	movs	r0, r4
 8007f2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f2e:	2a00      	cmp	r2, #0
 8007f30:	d103      	bne.n	8007f3a <_realloc_r+0x24>
 8007f32:	f7ff f8b5 	bl	80070a0 <_free_r>
 8007f36:	2400      	movs	r4, #0
 8007f38:	e7f7      	b.n	8007f2a <_realloc_r+0x14>
 8007f3a:	f000 f840 	bl	8007fbe <_malloc_usable_size_r>
 8007f3e:	0007      	movs	r7, r0
 8007f40:	4285      	cmp	r5, r0
 8007f42:	d802      	bhi.n	8007f4a <_realloc_r+0x34>
 8007f44:	0843      	lsrs	r3, r0, #1
 8007f46:	42ab      	cmp	r3, r5
 8007f48:	d3ef      	bcc.n	8007f2a <_realloc_r+0x14>
 8007f4a:	0029      	movs	r1, r5
 8007f4c:	0030      	movs	r0, r6
 8007f4e:	f7ff f91d 	bl	800718c <_malloc_r>
 8007f52:	9001      	str	r0, [sp, #4]
 8007f54:	2800      	cmp	r0, #0
 8007f56:	d0ee      	beq.n	8007f36 <_realloc_r+0x20>
 8007f58:	002a      	movs	r2, r5
 8007f5a:	42bd      	cmp	r5, r7
 8007f5c:	d900      	bls.n	8007f60 <_realloc_r+0x4a>
 8007f5e:	003a      	movs	r2, r7
 8007f60:	0021      	movs	r1, r4
 8007f62:	9801      	ldr	r0, [sp, #4]
 8007f64:	f7fe fa10 	bl	8006388 <memcpy>
 8007f68:	0021      	movs	r1, r4
 8007f6a:	0030      	movs	r0, r6
 8007f6c:	f7ff f898 	bl	80070a0 <_free_r>
 8007f70:	9c01      	ldr	r4, [sp, #4]
 8007f72:	e7da      	b.n	8007f2a <_realloc_r+0x14>

08007f74 <__ascii_wctomb>:
 8007f74:	0003      	movs	r3, r0
 8007f76:	1e08      	subs	r0, r1, #0
 8007f78:	d005      	beq.n	8007f86 <__ascii_wctomb+0x12>
 8007f7a:	2aff      	cmp	r2, #255	@ 0xff
 8007f7c:	d904      	bls.n	8007f88 <__ascii_wctomb+0x14>
 8007f7e:	228a      	movs	r2, #138	@ 0x8a
 8007f80:	2001      	movs	r0, #1
 8007f82:	601a      	str	r2, [r3, #0]
 8007f84:	4240      	negs	r0, r0
 8007f86:	4770      	bx	lr
 8007f88:	2001      	movs	r0, #1
 8007f8a:	700a      	strb	r2, [r1, #0]
 8007f8c:	e7fb      	b.n	8007f86 <__ascii_wctomb+0x12>
	...

08007f90 <fiprintf>:
 8007f90:	b40e      	push	{r1, r2, r3}
 8007f92:	b517      	push	{r0, r1, r2, r4, lr}
 8007f94:	4c05      	ldr	r4, [pc, #20]	@ (8007fac <fiprintf+0x1c>)
 8007f96:	ab05      	add	r3, sp, #20
 8007f98:	cb04      	ldmia	r3!, {r2}
 8007f9a:	0001      	movs	r1, r0
 8007f9c:	6820      	ldr	r0, [r4, #0]
 8007f9e:	9301      	str	r3, [sp, #4]
 8007fa0:	f000 f83c 	bl	800801c <_vfiprintf_r>
 8007fa4:	bc1e      	pop	{r1, r2, r3, r4}
 8007fa6:	bc08      	pop	{r3}
 8007fa8:	b003      	add	sp, #12
 8007faa:	4718      	bx	r3
 8007fac:	20000018 	.word	0x20000018

08007fb0 <abort>:
 8007fb0:	2006      	movs	r0, #6
 8007fb2:	b510      	push	{r4, lr}
 8007fb4:	f000 fa18 	bl	80083e8 <raise>
 8007fb8:	2001      	movs	r0, #1
 8007fba:	f7fb f84e 	bl	800305a <_exit>

08007fbe <_malloc_usable_size_r>:
 8007fbe:	1f0b      	subs	r3, r1, #4
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	1f18      	subs	r0, r3, #4
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	da01      	bge.n	8007fcc <_malloc_usable_size_r+0xe>
 8007fc8:	580b      	ldr	r3, [r1, r0]
 8007fca:	18c0      	adds	r0, r0, r3
 8007fcc:	4770      	bx	lr

08007fce <__sfputc_r>:
 8007fce:	6893      	ldr	r3, [r2, #8]
 8007fd0:	b510      	push	{r4, lr}
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	6093      	str	r3, [r2, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	da04      	bge.n	8007fe4 <__sfputc_r+0x16>
 8007fda:	6994      	ldr	r4, [r2, #24]
 8007fdc:	42a3      	cmp	r3, r4
 8007fde:	db07      	blt.n	8007ff0 <__sfputc_r+0x22>
 8007fe0:	290a      	cmp	r1, #10
 8007fe2:	d005      	beq.n	8007ff0 <__sfputc_r+0x22>
 8007fe4:	6813      	ldr	r3, [r2, #0]
 8007fe6:	1c58      	adds	r0, r3, #1
 8007fe8:	6010      	str	r0, [r2, #0]
 8007fea:	7019      	strb	r1, [r3, #0]
 8007fec:	0008      	movs	r0, r1
 8007fee:	bd10      	pop	{r4, pc}
 8007ff0:	f000 f930 	bl	8008254 <__swbuf_r>
 8007ff4:	0001      	movs	r1, r0
 8007ff6:	e7f9      	b.n	8007fec <__sfputc_r+0x1e>

08007ff8 <__sfputs_r>:
 8007ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffa:	0006      	movs	r6, r0
 8007ffc:	000f      	movs	r7, r1
 8007ffe:	0014      	movs	r4, r2
 8008000:	18d5      	adds	r5, r2, r3
 8008002:	42ac      	cmp	r4, r5
 8008004:	d101      	bne.n	800800a <__sfputs_r+0x12>
 8008006:	2000      	movs	r0, #0
 8008008:	e007      	b.n	800801a <__sfputs_r+0x22>
 800800a:	7821      	ldrb	r1, [r4, #0]
 800800c:	003a      	movs	r2, r7
 800800e:	0030      	movs	r0, r6
 8008010:	f7ff ffdd 	bl	8007fce <__sfputc_r>
 8008014:	3401      	adds	r4, #1
 8008016:	1c43      	adds	r3, r0, #1
 8008018:	d1f3      	bne.n	8008002 <__sfputs_r+0xa>
 800801a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800801c <_vfiprintf_r>:
 800801c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800801e:	b0a1      	sub	sp, #132	@ 0x84
 8008020:	000f      	movs	r7, r1
 8008022:	0015      	movs	r5, r2
 8008024:	001e      	movs	r6, r3
 8008026:	9003      	str	r0, [sp, #12]
 8008028:	2800      	cmp	r0, #0
 800802a:	d004      	beq.n	8008036 <_vfiprintf_r+0x1a>
 800802c:	6a03      	ldr	r3, [r0, #32]
 800802e:	2b00      	cmp	r3, #0
 8008030:	d101      	bne.n	8008036 <_vfiprintf_r+0x1a>
 8008032:	f7fe f877 	bl	8006124 <__sinit>
 8008036:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008038:	07db      	lsls	r3, r3, #31
 800803a:	d405      	bmi.n	8008048 <_vfiprintf_r+0x2c>
 800803c:	89bb      	ldrh	r3, [r7, #12]
 800803e:	059b      	lsls	r3, r3, #22
 8008040:	d402      	bmi.n	8008048 <_vfiprintf_r+0x2c>
 8008042:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008044:	f7fe f993 	bl	800636e <__retarget_lock_acquire_recursive>
 8008048:	89bb      	ldrh	r3, [r7, #12]
 800804a:	071b      	lsls	r3, r3, #28
 800804c:	d502      	bpl.n	8008054 <_vfiprintf_r+0x38>
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d113      	bne.n	800807c <_vfiprintf_r+0x60>
 8008054:	0039      	movs	r1, r7
 8008056:	9803      	ldr	r0, [sp, #12]
 8008058:	f000 f93e 	bl	80082d8 <__swsetup_r>
 800805c:	2800      	cmp	r0, #0
 800805e:	d00d      	beq.n	800807c <_vfiprintf_r+0x60>
 8008060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008062:	07db      	lsls	r3, r3, #31
 8008064:	d503      	bpl.n	800806e <_vfiprintf_r+0x52>
 8008066:	2001      	movs	r0, #1
 8008068:	4240      	negs	r0, r0
 800806a:	b021      	add	sp, #132	@ 0x84
 800806c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800806e:	89bb      	ldrh	r3, [r7, #12]
 8008070:	059b      	lsls	r3, r3, #22
 8008072:	d4f8      	bmi.n	8008066 <_vfiprintf_r+0x4a>
 8008074:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008076:	f7fe f97b 	bl	8006370 <__retarget_lock_release_recursive>
 800807a:	e7f4      	b.n	8008066 <_vfiprintf_r+0x4a>
 800807c:	2300      	movs	r3, #0
 800807e:	ac08      	add	r4, sp, #32
 8008080:	6163      	str	r3, [r4, #20]
 8008082:	3320      	adds	r3, #32
 8008084:	7663      	strb	r3, [r4, #25]
 8008086:	3310      	adds	r3, #16
 8008088:	76a3      	strb	r3, [r4, #26]
 800808a:	9607      	str	r6, [sp, #28]
 800808c:	002e      	movs	r6, r5
 800808e:	7833      	ldrb	r3, [r6, #0]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <_vfiprintf_r+0x7c>
 8008094:	2b25      	cmp	r3, #37	@ 0x25
 8008096:	d148      	bne.n	800812a <_vfiprintf_r+0x10e>
 8008098:	1b73      	subs	r3, r6, r5
 800809a:	9305      	str	r3, [sp, #20]
 800809c:	42ae      	cmp	r6, r5
 800809e:	d00b      	beq.n	80080b8 <_vfiprintf_r+0x9c>
 80080a0:	002a      	movs	r2, r5
 80080a2:	0039      	movs	r1, r7
 80080a4:	9803      	ldr	r0, [sp, #12]
 80080a6:	f7ff ffa7 	bl	8007ff8 <__sfputs_r>
 80080aa:	3001      	adds	r0, #1
 80080ac:	d100      	bne.n	80080b0 <_vfiprintf_r+0x94>
 80080ae:	e0ae      	b.n	800820e <_vfiprintf_r+0x1f2>
 80080b0:	6963      	ldr	r3, [r4, #20]
 80080b2:	9a05      	ldr	r2, [sp, #20]
 80080b4:	189b      	adds	r3, r3, r2
 80080b6:	6163      	str	r3, [r4, #20]
 80080b8:	7833      	ldrb	r3, [r6, #0]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d100      	bne.n	80080c0 <_vfiprintf_r+0xa4>
 80080be:	e0a6      	b.n	800820e <_vfiprintf_r+0x1f2>
 80080c0:	2201      	movs	r2, #1
 80080c2:	2300      	movs	r3, #0
 80080c4:	4252      	negs	r2, r2
 80080c6:	6062      	str	r2, [r4, #4]
 80080c8:	a904      	add	r1, sp, #16
 80080ca:	3254      	adds	r2, #84	@ 0x54
 80080cc:	1852      	adds	r2, r2, r1
 80080ce:	1c75      	adds	r5, r6, #1
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	60e3      	str	r3, [r4, #12]
 80080d4:	60a3      	str	r3, [r4, #8]
 80080d6:	7013      	strb	r3, [r2, #0]
 80080d8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80080da:	4b59      	ldr	r3, [pc, #356]	@ (8008240 <_vfiprintf_r+0x224>)
 80080dc:	2205      	movs	r2, #5
 80080de:	0018      	movs	r0, r3
 80080e0:	7829      	ldrb	r1, [r5, #0]
 80080e2:	9305      	str	r3, [sp, #20]
 80080e4:	f7fe f945 	bl	8006372 <memchr>
 80080e8:	1c6e      	adds	r6, r5, #1
 80080ea:	2800      	cmp	r0, #0
 80080ec:	d11f      	bne.n	800812e <_vfiprintf_r+0x112>
 80080ee:	6822      	ldr	r2, [r4, #0]
 80080f0:	06d3      	lsls	r3, r2, #27
 80080f2:	d504      	bpl.n	80080fe <_vfiprintf_r+0xe2>
 80080f4:	2353      	movs	r3, #83	@ 0x53
 80080f6:	a904      	add	r1, sp, #16
 80080f8:	185b      	adds	r3, r3, r1
 80080fa:	2120      	movs	r1, #32
 80080fc:	7019      	strb	r1, [r3, #0]
 80080fe:	0713      	lsls	r3, r2, #28
 8008100:	d504      	bpl.n	800810c <_vfiprintf_r+0xf0>
 8008102:	2353      	movs	r3, #83	@ 0x53
 8008104:	a904      	add	r1, sp, #16
 8008106:	185b      	adds	r3, r3, r1
 8008108:	212b      	movs	r1, #43	@ 0x2b
 800810a:	7019      	strb	r1, [r3, #0]
 800810c:	782b      	ldrb	r3, [r5, #0]
 800810e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008110:	d016      	beq.n	8008140 <_vfiprintf_r+0x124>
 8008112:	002e      	movs	r6, r5
 8008114:	2100      	movs	r1, #0
 8008116:	200a      	movs	r0, #10
 8008118:	68e3      	ldr	r3, [r4, #12]
 800811a:	7832      	ldrb	r2, [r6, #0]
 800811c:	1c75      	adds	r5, r6, #1
 800811e:	3a30      	subs	r2, #48	@ 0x30
 8008120:	2a09      	cmp	r2, #9
 8008122:	d950      	bls.n	80081c6 <_vfiprintf_r+0x1aa>
 8008124:	2900      	cmp	r1, #0
 8008126:	d111      	bne.n	800814c <_vfiprintf_r+0x130>
 8008128:	e017      	b.n	800815a <_vfiprintf_r+0x13e>
 800812a:	3601      	adds	r6, #1
 800812c:	e7af      	b.n	800808e <_vfiprintf_r+0x72>
 800812e:	9b05      	ldr	r3, [sp, #20]
 8008130:	6822      	ldr	r2, [r4, #0]
 8008132:	1ac0      	subs	r0, r0, r3
 8008134:	2301      	movs	r3, #1
 8008136:	4083      	lsls	r3, r0
 8008138:	4313      	orrs	r3, r2
 800813a:	0035      	movs	r5, r6
 800813c:	6023      	str	r3, [r4, #0]
 800813e:	e7cc      	b.n	80080da <_vfiprintf_r+0xbe>
 8008140:	9b07      	ldr	r3, [sp, #28]
 8008142:	1d19      	adds	r1, r3, #4
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	9107      	str	r1, [sp, #28]
 8008148:	2b00      	cmp	r3, #0
 800814a:	db01      	blt.n	8008150 <_vfiprintf_r+0x134>
 800814c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800814e:	e004      	b.n	800815a <_vfiprintf_r+0x13e>
 8008150:	425b      	negs	r3, r3
 8008152:	60e3      	str	r3, [r4, #12]
 8008154:	2302      	movs	r3, #2
 8008156:	4313      	orrs	r3, r2
 8008158:	6023      	str	r3, [r4, #0]
 800815a:	7833      	ldrb	r3, [r6, #0]
 800815c:	2b2e      	cmp	r3, #46	@ 0x2e
 800815e:	d10c      	bne.n	800817a <_vfiprintf_r+0x15e>
 8008160:	7873      	ldrb	r3, [r6, #1]
 8008162:	2b2a      	cmp	r3, #42	@ 0x2a
 8008164:	d134      	bne.n	80081d0 <_vfiprintf_r+0x1b4>
 8008166:	9b07      	ldr	r3, [sp, #28]
 8008168:	3602      	adds	r6, #2
 800816a:	1d1a      	adds	r2, r3, #4
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	9207      	str	r2, [sp, #28]
 8008170:	2b00      	cmp	r3, #0
 8008172:	da01      	bge.n	8008178 <_vfiprintf_r+0x15c>
 8008174:	2301      	movs	r3, #1
 8008176:	425b      	negs	r3, r3
 8008178:	9309      	str	r3, [sp, #36]	@ 0x24
 800817a:	4d32      	ldr	r5, [pc, #200]	@ (8008244 <_vfiprintf_r+0x228>)
 800817c:	2203      	movs	r2, #3
 800817e:	0028      	movs	r0, r5
 8008180:	7831      	ldrb	r1, [r6, #0]
 8008182:	f7fe f8f6 	bl	8006372 <memchr>
 8008186:	2800      	cmp	r0, #0
 8008188:	d006      	beq.n	8008198 <_vfiprintf_r+0x17c>
 800818a:	2340      	movs	r3, #64	@ 0x40
 800818c:	1b40      	subs	r0, r0, r5
 800818e:	4083      	lsls	r3, r0
 8008190:	6822      	ldr	r2, [r4, #0]
 8008192:	3601      	adds	r6, #1
 8008194:	4313      	orrs	r3, r2
 8008196:	6023      	str	r3, [r4, #0]
 8008198:	7831      	ldrb	r1, [r6, #0]
 800819a:	2206      	movs	r2, #6
 800819c:	482a      	ldr	r0, [pc, #168]	@ (8008248 <_vfiprintf_r+0x22c>)
 800819e:	1c75      	adds	r5, r6, #1
 80081a0:	7621      	strb	r1, [r4, #24]
 80081a2:	f7fe f8e6 	bl	8006372 <memchr>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	d040      	beq.n	800822c <_vfiprintf_r+0x210>
 80081aa:	4b28      	ldr	r3, [pc, #160]	@ (800824c <_vfiprintf_r+0x230>)
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d122      	bne.n	80081f6 <_vfiprintf_r+0x1da>
 80081b0:	2207      	movs	r2, #7
 80081b2:	9b07      	ldr	r3, [sp, #28]
 80081b4:	3307      	adds	r3, #7
 80081b6:	4393      	bics	r3, r2
 80081b8:	3308      	adds	r3, #8
 80081ba:	9307      	str	r3, [sp, #28]
 80081bc:	6963      	ldr	r3, [r4, #20]
 80081be:	9a04      	ldr	r2, [sp, #16]
 80081c0:	189b      	adds	r3, r3, r2
 80081c2:	6163      	str	r3, [r4, #20]
 80081c4:	e762      	b.n	800808c <_vfiprintf_r+0x70>
 80081c6:	4343      	muls	r3, r0
 80081c8:	002e      	movs	r6, r5
 80081ca:	2101      	movs	r1, #1
 80081cc:	189b      	adds	r3, r3, r2
 80081ce:	e7a4      	b.n	800811a <_vfiprintf_r+0xfe>
 80081d0:	2300      	movs	r3, #0
 80081d2:	200a      	movs	r0, #10
 80081d4:	0019      	movs	r1, r3
 80081d6:	3601      	adds	r6, #1
 80081d8:	6063      	str	r3, [r4, #4]
 80081da:	7832      	ldrb	r2, [r6, #0]
 80081dc:	1c75      	adds	r5, r6, #1
 80081de:	3a30      	subs	r2, #48	@ 0x30
 80081e0:	2a09      	cmp	r2, #9
 80081e2:	d903      	bls.n	80081ec <_vfiprintf_r+0x1d0>
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d0c8      	beq.n	800817a <_vfiprintf_r+0x15e>
 80081e8:	9109      	str	r1, [sp, #36]	@ 0x24
 80081ea:	e7c6      	b.n	800817a <_vfiprintf_r+0x15e>
 80081ec:	4341      	muls	r1, r0
 80081ee:	002e      	movs	r6, r5
 80081f0:	2301      	movs	r3, #1
 80081f2:	1889      	adds	r1, r1, r2
 80081f4:	e7f1      	b.n	80081da <_vfiprintf_r+0x1be>
 80081f6:	aa07      	add	r2, sp, #28
 80081f8:	9200      	str	r2, [sp, #0]
 80081fa:	0021      	movs	r1, r4
 80081fc:	003a      	movs	r2, r7
 80081fe:	4b14      	ldr	r3, [pc, #80]	@ (8008250 <_vfiprintf_r+0x234>)
 8008200:	9803      	ldr	r0, [sp, #12]
 8008202:	f7fd fb43 	bl	800588c <_printf_float>
 8008206:	9004      	str	r0, [sp, #16]
 8008208:	9b04      	ldr	r3, [sp, #16]
 800820a:	3301      	adds	r3, #1
 800820c:	d1d6      	bne.n	80081bc <_vfiprintf_r+0x1a0>
 800820e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008210:	07db      	lsls	r3, r3, #31
 8008212:	d405      	bmi.n	8008220 <_vfiprintf_r+0x204>
 8008214:	89bb      	ldrh	r3, [r7, #12]
 8008216:	059b      	lsls	r3, r3, #22
 8008218:	d402      	bmi.n	8008220 <_vfiprintf_r+0x204>
 800821a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800821c:	f7fe f8a8 	bl	8006370 <__retarget_lock_release_recursive>
 8008220:	89bb      	ldrh	r3, [r7, #12]
 8008222:	065b      	lsls	r3, r3, #25
 8008224:	d500      	bpl.n	8008228 <_vfiprintf_r+0x20c>
 8008226:	e71e      	b.n	8008066 <_vfiprintf_r+0x4a>
 8008228:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800822a:	e71e      	b.n	800806a <_vfiprintf_r+0x4e>
 800822c:	aa07      	add	r2, sp, #28
 800822e:	9200      	str	r2, [sp, #0]
 8008230:	0021      	movs	r1, r4
 8008232:	003a      	movs	r2, r7
 8008234:	4b06      	ldr	r3, [pc, #24]	@ (8008250 <_vfiprintf_r+0x234>)
 8008236:	9803      	ldr	r0, [sp, #12]
 8008238:	f7fd fdd6 	bl	8005de8 <_printf_i>
 800823c:	e7e3      	b.n	8008206 <_vfiprintf_r+0x1ea>
 800823e:	46c0      	nop			@ (mov r8, r8)
 8008240:	08008810 	.word	0x08008810
 8008244:	08008816 	.word	0x08008816
 8008248:	0800881a 	.word	0x0800881a
 800824c:	0800588d 	.word	0x0800588d
 8008250:	08007ff9 	.word	0x08007ff9

08008254 <__swbuf_r>:
 8008254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008256:	0006      	movs	r6, r0
 8008258:	000d      	movs	r5, r1
 800825a:	0014      	movs	r4, r2
 800825c:	2800      	cmp	r0, #0
 800825e:	d004      	beq.n	800826a <__swbuf_r+0x16>
 8008260:	6a03      	ldr	r3, [r0, #32]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <__swbuf_r+0x16>
 8008266:	f7fd ff5d 	bl	8006124 <__sinit>
 800826a:	69a3      	ldr	r3, [r4, #24]
 800826c:	60a3      	str	r3, [r4, #8]
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	071b      	lsls	r3, r3, #28
 8008272:	d502      	bpl.n	800827a <__swbuf_r+0x26>
 8008274:	6923      	ldr	r3, [r4, #16]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d109      	bne.n	800828e <__swbuf_r+0x3a>
 800827a:	0021      	movs	r1, r4
 800827c:	0030      	movs	r0, r6
 800827e:	f000 f82b 	bl	80082d8 <__swsetup_r>
 8008282:	2800      	cmp	r0, #0
 8008284:	d003      	beq.n	800828e <__swbuf_r+0x3a>
 8008286:	2501      	movs	r5, #1
 8008288:	426d      	negs	r5, r5
 800828a:	0028      	movs	r0, r5
 800828c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	6820      	ldr	r0, [r4, #0]
 8008292:	b2ef      	uxtb	r7, r5
 8008294:	1ac0      	subs	r0, r0, r3
 8008296:	6963      	ldr	r3, [r4, #20]
 8008298:	b2ed      	uxtb	r5, r5
 800829a:	4283      	cmp	r3, r0
 800829c:	dc05      	bgt.n	80082aa <__swbuf_r+0x56>
 800829e:	0021      	movs	r1, r4
 80082a0:	0030      	movs	r0, r6
 80082a2:	f7ff fd8b 	bl	8007dbc <_fflush_r>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d1ed      	bne.n	8008286 <__swbuf_r+0x32>
 80082aa:	68a3      	ldr	r3, [r4, #8]
 80082ac:	3001      	adds	r0, #1
 80082ae:	3b01      	subs	r3, #1
 80082b0:	60a3      	str	r3, [r4, #8]
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	1c5a      	adds	r2, r3, #1
 80082b6:	6022      	str	r2, [r4, #0]
 80082b8:	701f      	strb	r7, [r3, #0]
 80082ba:	6963      	ldr	r3, [r4, #20]
 80082bc:	4283      	cmp	r3, r0
 80082be:	d004      	beq.n	80082ca <__swbuf_r+0x76>
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	07db      	lsls	r3, r3, #31
 80082c4:	d5e1      	bpl.n	800828a <__swbuf_r+0x36>
 80082c6:	2d0a      	cmp	r5, #10
 80082c8:	d1df      	bne.n	800828a <__swbuf_r+0x36>
 80082ca:	0021      	movs	r1, r4
 80082cc:	0030      	movs	r0, r6
 80082ce:	f7ff fd75 	bl	8007dbc <_fflush_r>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d0d9      	beq.n	800828a <__swbuf_r+0x36>
 80082d6:	e7d6      	b.n	8008286 <__swbuf_r+0x32>

080082d8 <__swsetup_r>:
 80082d8:	4b2d      	ldr	r3, [pc, #180]	@ (8008390 <__swsetup_r+0xb8>)
 80082da:	b570      	push	{r4, r5, r6, lr}
 80082dc:	0005      	movs	r5, r0
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	000c      	movs	r4, r1
 80082e2:	2800      	cmp	r0, #0
 80082e4:	d004      	beq.n	80082f0 <__swsetup_r+0x18>
 80082e6:	6a03      	ldr	r3, [r0, #32]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d101      	bne.n	80082f0 <__swsetup_r+0x18>
 80082ec:	f7fd ff1a 	bl	8006124 <__sinit>
 80082f0:	230c      	movs	r3, #12
 80082f2:	5ee2      	ldrsh	r2, [r4, r3]
 80082f4:	0713      	lsls	r3, r2, #28
 80082f6:	d423      	bmi.n	8008340 <__swsetup_r+0x68>
 80082f8:	06d3      	lsls	r3, r2, #27
 80082fa:	d407      	bmi.n	800830c <__swsetup_r+0x34>
 80082fc:	2309      	movs	r3, #9
 80082fe:	602b      	str	r3, [r5, #0]
 8008300:	2340      	movs	r3, #64	@ 0x40
 8008302:	2001      	movs	r0, #1
 8008304:	4313      	orrs	r3, r2
 8008306:	81a3      	strh	r3, [r4, #12]
 8008308:	4240      	negs	r0, r0
 800830a:	e03a      	b.n	8008382 <__swsetup_r+0xaa>
 800830c:	0752      	lsls	r2, r2, #29
 800830e:	d513      	bpl.n	8008338 <__swsetup_r+0x60>
 8008310:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008312:	2900      	cmp	r1, #0
 8008314:	d008      	beq.n	8008328 <__swsetup_r+0x50>
 8008316:	0023      	movs	r3, r4
 8008318:	3344      	adds	r3, #68	@ 0x44
 800831a:	4299      	cmp	r1, r3
 800831c:	d002      	beq.n	8008324 <__swsetup_r+0x4c>
 800831e:	0028      	movs	r0, r5
 8008320:	f7fe febe 	bl	80070a0 <_free_r>
 8008324:	2300      	movs	r3, #0
 8008326:	6363      	str	r3, [r4, #52]	@ 0x34
 8008328:	2224      	movs	r2, #36	@ 0x24
 800832a:	89a3      	ldrh	r3, [r4, #12]
 800832c:	4393      	bics	r3, r2
 800832e:	81a3      	strh	r3, [r4, #12]
 8008330:	2300      	movs	r3, #0
 8008332:	6063      	str	r3, [r4, #4]
 8008334:	6923      	ldr	r3, [r4, #16]
 8008336:	6023      	str	r3, [r4, #0]
 8008338:	2308      	movs	r3, #8
 800833a:	89a2      	ldrh	r2, [r4, #12]
 800833c:	4313      	orrs	r3, r2
 800833e:	81a3      	strh	r3, [r4, #12]
 8008340:	6923      	ldr	r3, [r4, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d10b      	bne.n	800835e <__swsetup_r+0x86>
 8008346:	21a0      	movs	r1, #160	@ 0xa0
 8008348:	2280      	movs	r2, #128	@ 0x80
 800834a:	89a3      	ldrh	r3, [r4, #12]
 800834c:	0089      	lsls	r1, r1, #2
 800834e:	0092      	lsls	r2, r2, #2
 8008350:	400b      	ands	r3, r1
 8008352:	4293      	cmp	r3, r2
 8008354:	d003      	beq.n	800835e <__swsetup_r+0x86>
 8008356:	0021      	movs	r1, r4
 8008358:	0028      	movs	r0, r5
 800835a:	f000 f88f 	bl	800847c <__smakebuf_r>
 800835e:	230c      	movs	r3, #12
 8008360:	5ee2      	ldrsh	r2, [r4, r3]
 8008362:	2101      	movs	r1, #1
 8008364:	0013      	movs	r3, r2
 8008366:	400b      	ands	r3, r1
 8008368:	420a      	tst	r2, r1
 800836a:	d00b      	beq.n	8008384 <__swsetup_r+0xac>
 800836c:	2300      	movs	r3, #0
 800836e:	60a3      	str	r3, [r4, #8]
 8008370:	6963      	ldr	r3, [r4, #20]
 8008372:	425b      	negs	r3, r3
 8008374:	61a3      	str	r3, [r4, #24]
 8008376:	2000      	movs	r0, #0
 8008378:	6923      	ldr	r3, [r4, #16]
 800837a:	4283      	cmp	r3, r0
 800837c:	d101      	bne.n	8008382 <__swsetup_r+0xaa>
 800837e:	0613      	lsls	r3, r2, #24
 8008380:	d4be      	bmi.n	8008300 <__swsetup_r+0x28>
 8008382:	bd70      	pop	{r4, r5, r6, pc}
 8008384:	0791      	lsls	r1, r2, #30
 8008386:	d400      	bmi.n	800838a <__swsetup_r+0xb2>
 8008388:	6963      	ldr	r3, [r4, #20]
 800838a:	60a3      	str	r3, [r4, #8]
 800838c:	e7f3      	b.n	8008376 <__swsetup_r+0x9e>
 800838e:	46c0      	nop			@ (mov r8, r8)
 8008390:	20000018 	.word	0x20000018

08008394 <_raise_r>:
 8008394:	b570      	push	{r4, r5, r6, lr}
 8008396:	0004      	movs	r4, r0
 8008398:	000d      	movs	r5, r1
 800839a:	291f      	cmp	r1, #31
 800839c:	d904      	bls.n	80083a8 <_raise_r+0x14>
 800839e:	2316      	movs	r3, #22
 80083a0:	6003      	str	r3, [r0, #0]
 80083a2:	2001      	movs	r0, #1
 80083a4:	4240      	negs	r0, r0
 80083a6:	bd70      	pop	{r4, r5, r6, pc}
 80083a8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d004      	beq.n	80083b8 <_raise_r+0x24>
 80083ae:	008a      	lsls	r2, r1, #2
 80083b0:	189b      	adds	r3, r3, r2
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	2a00      	cmp	r2, #0
 80083b6:	d108      	bne.n	80083ca <_raise_r+0x36>
 80083b8:	0020      	movs	r0, r4
 80083ba:	f000 f831 	bl	8008420 <_getpid_r>
 80083be:	002a      	movs	r2, r5
 80083c0:	0001      	movs	r1, r0
 80083c2:	0020      	movs	r0, r4
 80083c4:	f000 f81a 	bl	80083fc <_kill_r>
 80083c8:	e7ed      	b.n	80083a6 <_raise_r+0x12>
 80083ca:	2a01      	cmp	r2, #1
 80083cc:	d009      	beq.n	80083e2 <_raise_r+0x4e>
 80083ce:	1c51      	adds	r1, r2, #1
 80083d0:	d103      	bne.n	80083da <_raise_r+0x46>
 80083d2:	2316      	movs	r3, #22
 80083d4:	6003      	str	r3, [r0, #0]
 80083d6:	2001      	movs	r0, #1
 80083d8:	e7e5      	b.n	80083a6 <_raise_r+0x12>
 80083da:	2100      	movs	r1, #0
 80083dc:	0028      	movs	r0, r5
 80083de:	6019      	str	r1, [r3, #0]
 80083e0:	4790      	blx	r2
 80083e2:	2000      	movs	r0, #0
 80083e4:	e7df      	b.n	80083a6 <_raise_r+0x12>
	...

080083e8 <raise>:
 80083e8:	b510      	push	{r4, lr}
 80083ea:	4b03      	ldr	r3, [pc, #12]	@ (80083f8 <raise+0x10>)
 80083ec:	0001      	movs	r1, r0
 80083ee:	6818      	ldr	r0, [r3, #0]
 80083f0:	f7ff ffd0 	bl	8008394 <_raise_r>
 80083f4:	bd10      	pop	{r4, pc}
 80083f6:	46c0      	nop			@ (mov r8, r8)
 80083f8:	20000018 	.word	0x20000018

080083fc <_kill_r>:
 80083fc:	2300      	movs	r3, #0
 80083fe:	b570      	push	{r4, r5, r6, lr}
 8008400:	4d06      	ldr	r5, [pc, #24]	@ (800841c <_kill_r+0x20>)
 8008402:	0004      	movs	r4, r0
 8008404:	0008      	movs	r0, r1
 8008406:	0011      	movs	r1, r2
 8008408:	602b      	str	r3, [r5, #0]
 800840a:	f7fa fe16 	bl	800303a <_kill>
 800840e:	1c43      	adds	r3, r0, #1
 8008410:	d103      	bne.n	800841a <_kill_r+0x1e>
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d000      	beq.n	800841a <_kill_r+0x1e>
 8008418:	6023      	str	r3, [r4, #0]
 800841a:	bd70      	pop	{r4, r5, r6, pc}
 800841c:	200005e4 	.word	0x200005e4

08008420 <_getpid_r>:
 8008420:	b510      	push	{r4, lr}
 8008422:	f7fa fe04 	bl	800302e <_getpid>
 8008426:	bd10      	pop	{r4, pc}

08008428 <__swhatbuf_r>:
 8008428:	b570      	push	{r4, r5, r6, lr}
 800842a:	000e      	movs	r6, r1
 800842c:	001d      	movs	r5, r3
 800842e:	230e      	movs	r3, #14
 8008430:	5ec9      	ldrsh	r1, [r1, r3]
 8008432:	0014      	movs	r4, r2
 8008434:	b096      	sub	sp, #88	@ 0x58
 8008436:	2900      	cmp	r1, #0
 8008438:	da0c      	bge.n	8008454 <__swhatbuf_r+0x2c>
 800843a:	89b2      	ldrh	r2, [r6, #12]
 800843c:	2380      	movs	r3, #128	@ 0x80
 800843e:	0011      	movs	r1, r2
 8008440:	4019      	ands	r1, r3
 8008442:	421a      	tst	r2, r3
 8008444:	d114      	bne.n	8008470 <__swhatbuf_r+0x48>
 8008446:	2380      	movs	r3, #128	@ 0x80
 8008448:	00db      	lsls	r3, r3, #3
 800844a:	2000      	movs	r0, #0
 800844c:	6029      	str	r1, [r5, #0]
 800844e:	6023      	str	r3, [r4, #0]
 8008450:	b016      	add	sp, #88	@ 0x58
 8008452:	bd70      	pop	{r4, r5, r6, pc}
 8008454:	466a      	mov	r2, sp
 8008456:	f000 f853 	bl	8008500 <_fstat_r>
 800845a:	2800      	cmp	r0, #0
 800845c:	dbed      	blt.n	800843a <__swhatbuf_r+0x12>
 800845e:	23f0      	movs	r3, #240	@ 0xf0
 8008460:	9901      	ldr	r1, [sp, #4]
 8008462:	021b      	lsls	r3, r3, #8
 8008464:	4019      	ands	r1, r3
 8008466:	4b04      	ldr	r3, [pc, #16]	@ (8008478 <__swhatbuf_r+0x50>)
 8008468:	18c9      	adds	r1, r1, r3
 800846a:	424b      	negs	r3, r1
 800846c:	4159      	adcs	r1, r3
 800846e:	e7ea      	b.n	8008446 <__swhatbuf_r+0x1e>
 8008470:	2100      	movs	r1, #0
 8008472:	2340      	movs	r3, #64	@ 0x40
 8008474:	e7e9      	b.n	800844a <__swhatbuf_r+0x22>
 8008476:	46c0      	nop			@ (mov r8, r8)
 8008478:	ffffe000 	.word	0xffffe000

0800847c <__smakebuf_r>:
 800847c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800847e:	2602      	movs	r6, #2
 8008480:	898b      	ldrh	r3, [r1, #12]
 8008482:	0005      	movs	r5, r0
 8008484:	000c      	movs	r4, r1
 8008486:	b085      	sub	sp, #20
 8008488:	4233      	tst	r3, r6
 800848a:	d007      	beq.n	800849c <__smakebuf_r+0x20>
 800848c:	0023      	movs	r3, r4
 800848e:	3347      	adds	r3, #71	@ 0x47
 8008490:	6023      	str	r3, [r4, #0]
 8008492:	6123      	str	r3, [r4, #16]
 8008494:	2301      	movs	r3, #1
 8008496:	6163      	str	r3, [r4, #20]
 8008498:	b005      	add	sp, #20
 800849a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800849c:	ab03      	add	r3, sp, #12
 800849e:	aa02      	add	r2, sp, #8
 80084a0:	f7ff ffc2 	bl	8008428 <__swhatbuf_r>
 80084a4:	9f02      	ldr	r7, [sp, #8]
 80084a6:	9001      	str	r0, [sp, #4]
 80084a8:	0039      	movs	r1, r7
 80084aa:	0028      	movs	r0, r5
 80084ac:	f7fe fe6e 	bl	800718c <_malloc_r>
 80084b0:	2800      	cmp	r0, #0
 80084b2:	d108      	bne.n	80084c6 <__smakebuf_r+0x4a>
 80084b4:	220c      	movs	r2, #12
 80084b6:	5ea3      	ldrsh	r3, [r4, r2]
 80084b8:	059a      	lsls	r2, r3, #22
 80084ba:	d4ed      	bmi.n	8008498 <__smakebuf_r+0x1c>
 80084bc:	2203      	movs	r2, #3
 80084be:	4393      	bics	r3, r2
 80084c0:	431e      	orrs	r6, r3
 80084c2:	81a6      	strh	r6, [r4, #12]
 80084c4:	e7e2      	b.n	800848c <__smakebuf_r+0x10>
 80084c6:	2380      	movs	r3, #128	@ 0x80
 80084c8:	89a2      	ldrh	r2, [r4, #12]
 80084ca:	6020      	str	r0, [r4, #0]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	81a3      	strh	r3, [r4, #12]
 80084d0:	9b03      	ldr	r3, [sp, #12]
 80084d2:	6120      	str	r0, [r4, #16]
 80084d4:	6167      	str	r7, [r4, #20]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00c      	beq.n	80084f4 <__smakebuf_r+0x78>
 80084da:	0028      	movs	r0, r5
 80084dc:	230e      	movs	r3, #14
 80084de:	5ee1      	ldrsh	r1, [r4, r3]
 80084e0:	f000 f820 	bl	8008524 <_isatty_r>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d005      	beq.n	80084f4 <__smakebuf_r+0x78>
 80084e8:	2303      	movs	r3, #3
 80084ea:	89a2      	ldrh	r2, [r4, #12]
 80084ec:	439a      	bics	r2, r3
 80084ee:	3b02      	subs	r3, #2
 80084f0:	4313      	orrs	r3, r2
 80084f2:	81a3      	strh	r3, [r4, #12]
 80084f4:	89a3      	ldrh	r3, [r4, #12]
 80084f6:	9a01      	ldr	r2, [sp, #4]
 80084f8:	4313      	orrs	r3, r2
 80084fa:	81a3      	strh	r3, [r4, #12]
 80084fc:	e7cc      	b.n	8008498 <__smakebuf_r+0x1c>
	...

08008500 <_fstat_r>:
 8008500:	2300      	movs	r3, #0
 8008502:	b570      	push	{r4, r5, r6, lr}
 8008504:	4d06      	ldr	r5, [pc, #24]	@ (8008520 <_fstat_r+0x20>)
 8008506:	0004      	movs	r4, r0
 8008508:	0008      	movs	r0, r1
 800850a:	0011      	movs	r1, r2
 800850c:	602b      	str	r3, [r5, #0]
 800850e:	f7fa fdf4 	bl	80030fa <_fstat>
 8008512:	1c43      	adds	r3, r0, #1
 8008514:	d103      	bne.n	800851e <_fstat_r+0x1e>
 8008516:	682b      	ldr	r3, [r5, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d000      	beq.n	800851e <_fstat_r+0x1e>
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	bd70      	pop	{r4, r5, r6, pc}
 8008520:	200005e4 	.word	0x200005e4

08008524 <_isatty_r>:
 8008524:	2300      	movs	r3, #0
 8008526:	b570      	push	{r4, r5, r6, lr}
 8008528:	4d06      	ldr	r5, [pc, #24]	@ (8008544 <_isatty_r+0x20>)
 800852a:	0004      	movs	r4, r0
 800852c:	0008      	movs	r0, r1
 800852e:	602b      	str	r3, [r5, #0]
 8008530:	f7fa fdf1 	bl	8003116 <_isatty>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	d103      	bne.n	8008540 <_isatty_r+0x1c>
 8008538:	682b      	ldr	r3, [r5, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d000      	beq.n	8008540 <_isatty_r+0x1c>
 800853e:	6023      	str	r3, [r4, #0]
 8008540:	bd70      	pop	{r4, r5, r6, pc}
 8008542:	46c0      	nop			@ (mov r8, r8)
 8008544:	200005e4 	.word	0x200005e4

08008548 <_init>:
 8008548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800854a:	46c0      	nop			@ (mov r8, r8)
 800854c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800854e:	bc08      	pop	{r3}
 8008550:	469e      	mov	lr, r3
 8008552:	4770      	bx	lr

08008554 <_fini>:
 8008554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008556:	46c0      	nop			@ (mov r8, r8)
 8008558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800855a:	bc08      	pop	{r3}
 800855c:	469e      	mov	lr, r3
 800855e:	4770      	bx	lr
