#0x05, INC direct
RF(T0, WE), BUS(ROM), SR(WE)
RF(T0),  ALU(SFR), RFSRCR(WE)
RF(SFR), BUS(RAM), WR(WE), BR(ONE)  # WR <- RAM[direct]
RF(T3), ALU(ADDC), WR(WE)        # T0 <- WR
RF(SFR), RAM(WE), ALU(B), BR(ONE), J(INC_PC_BEFORE_CHECK_INTERRUPT)
