<root><simulation><result_generated_time />2023-05-16 18:15:14<layer><layer_spec />{'B': 1, 'K': 64, 'C': 32, 'OY': 150, 'OX': 150, 'IY': 150, 'IX': 150, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 2048, 'I': 720000, 'O': 1440000}<total_data_reuse />{'W': 22500, 'I': 64.0, 'O': 32}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />29/41</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [24, 1, 1], 'O': [192, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OY', 2)]], [[('K', 8)], [('C', 4), ('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('OY', 3)], [('OY', 2), ('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 3), ('K', 8)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2)], [('C', 2), ('C', 4), ('OX', 5), ('OX', 30), ('OY', 5), ('OY', 5)], []]<I />[[('K', 2)], [('C', 2), ('C', 4), ('OX', 5), ('OX', 30), ('OY', 5), ('OY', 5)], []]<O />[[('K', 2), ('C', 2), ('C', 4)], [('OX', 5), ('OX', 30), ('OY', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [6.0, 1, 3750, 1], 'I': [32.0, 2.0, 1.0, 1.0], 'O': [4.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [16, 11520000, 11520000], 'O_partial': [16, 0, 0], 'O_final': [0, 11520000, 11520000]}<actual_mem_utilization_individual />{'W': [0.03, 0.0, 0.0], 'I': [0.02, 0.17, 0.0], 'O': [0.03, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.52, 0.0], 'I': [0.02, 0.52, 0.0], 'O': [0.03, 0.52, 0.0]}<effective_mem_size_bit />{'W': [8, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [16, 2304000, 11520000], 'O_partial': [16, 0, 0], 'O_final': [0, 2304000, 11520000]}<total_unit_count />{'W': [768, 128, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 192, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [24, 24, 1, 1], 'O': [192, 192, 1, 1]}<duplicate_unit_count />{'W': [6.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7680000, 7680000], [7680000, 2048], [2048, 0]]<I />[[720000, 720000], [720000, 720000], [720000, 0]]<O />[[(10080000, 11520000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(10080000, 11520000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[960000, 960000], [120000, 32], [8, 0]]<I />[[90000, 90000], [11250, 11250], [2812, 0]]<O />[[(1260000, 1440000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([1260000, 1440000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />15360000</mac_count></basic_info><energy><total_energy />101531197.9<mem_energy_breakdown><W />[672.6, 12636.5, 10.7]<I />[63.1, 2229.6, 3745.8]<O />[1008.8, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />768000.0<total />101498880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3428<utilization_without_data_loading />0.375<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.457<mac_utilize_temporal_without_data_loading />0.5</mac_array_utilization><latency><latency_cycle_with_data_loading />131281<latency_cycle_without_data_loading />119998<ideal_computing_cycle />60000<data_loading><load_cycle_total />11283<load_cycle_individual />{'W': [4, 32, 0], 'I': [1, 11250, 0]}<load_cycle_combined />{'W': 32, 'I': 11250}</data_loading><mem_stalling><mem_stall_cycle_total />59998<mem_stall_cycle_individual />{'W': [[-59999], [-59998, 59998], [-60000, -60000]], 'I': [[-59999], [-59998, -59998], [-60000, -60000]], 'O': [[-60000], [-60000, -37500], [-37500, -54375]]}<mem_stall_cycle_shared />{'W': [[-59999], [-59998, 59998], [0, 0]], 'I': [[-59999], [-59998, 59998], [0, 0]], 'O': [[-60000], [-60000, -37500], [-37500, -54375]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 16384, 16384], 'I': [8, 5760000, 5760000], 'O': [16, 11520000, 11520000], 'O_partial': [16, 0, 0], 'O_final': [0, 11520000, 11520000]}<data_size_each_level_total />{'W': [2048, 16384, 16384], 'I': [192, 5760000, 5760000], 'O': [3072, 11520000, 11520000]}<loop_cycles_each_level />{'W': [2, 60000, 60000], 'I': [2, 60000, 60000], 'O': [16, 60000, 60000]}<top_ir_loop_size />{'W': [1, 3750, 1], 'I': [2, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 4.0], [96.0, 96.0], [96.0, 96.0]], 'O': [[8.0, 1.0], [192.0, 192.0], [192.0, 192.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0.3]], 'I': [[8.0, 8.0], [192.0, 96.0], [96.0, 96.0]], 'O': [[8.0, 8.0], [1536.0, 192.0], [192.0, 192.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 0.3], [0.3, 0]], 'I': [[8.0, 4.0], [96.0, 96.0], [96.0, 0]], 'O': [[8.0, 1.0], [192.0, 192.0], [192.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1312.0, 288.3], [96.3, 192.0]], 'I': [[8.0, 4.0], [1312.0, 288.3], [96.3, 192.0]], 'O': [[8.0, 1.0], [1312.0, 288.3], [96.3, 192.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 60000], [2, 2, 30000], [60000, 60000, 1]], 'I': [[1, 1, 60000], [2, 2, 30000], [60000, 60000, 1]], 'O': [[1, 1, 60000], [16, 16, 3750], [60000, 60000, 1]]}<trans_time_real />{'W': [[0, 1, 60000], [[0, 2, 30000], [4, 2, 30000]], [[32, 60000, 1], [8, 60000, 1]]], 'I': [[0, 1, 60000], [[0, 2, 30000], [0, 2, 30000]], [[11250, 60000, 1], [2812, 60000, 1]]], 'O': [[0, 1, 60000], [[0, 16, 3750], [6, 16, 3750]], [[22500, 60000, 1], [5625, 60000, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, 2], [-59968, -59992]], 'I': [[-1], [-2, -2], [-48750, -57188]], 'O': [[-1], [-16, -10], [-37500, -54375]]}<single_stall_count />{'W': [59999, 29999, 0], 'I': [59999, 29999, 0], 'O': [60000, 3750, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [22500, 0]}, 1: {'W': [59998, 0], 'I': [0, 0], 'O': [22500, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-60000, -60000], [-37500, -60000]], 1: [[-2, -60000], [-37500, -37500]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>