// Seed: 3884318029
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  always id_2 <= "";
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wand id_2
);
  wire id_4;
  parameter id_5 = (1'b0 & -1'b0);
  wire id_6;
  parameter integer id_7 = -1;
  assign id_2 = 1;
  reg id_8;
  assign id_5 = 1;
  tri1 id_9 = 1, id_10;
  module_0 modCall_1 (
      id_10,
      id_8,
      id_6,
      id_9,
      id_9,
      id_6
  );
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    @(posedge 1'b0) if (1) $display(-1);
    id_8 <= 1;
    id_7 <= id_5;
  end
  wire id_11;
  wire id_12;
  assign id_2 = -1'b0;
endmodule
