Using target part "3s1000ft256-4".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:98f1bf) REAL time: 3 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 3 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 3 secs 

Phase 4.2
.
Phase 4.2 (Checksum:26259fc) REAL time: 3 secs 

Phase 5.4
....................
Phase 5.4 (Checksum:2faf07b) REAL time: 6 secs 

Phase 6.28
Phase 6.28 (Checksum:39386fa) REAL time: 6 secs 

Phase 7.8
....................
...
..........................................................................
....................................
.............................
.....................................
Phase 7.8 (Checksum:181166b9) REAL time: 34 secs 

Phase 8.29
Phase 8.29 (Checksum:4c4b3f8) REAL time: 34 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 35 secs 

Phase 10.18
Phase 10.18 (Checksum:5f5e0f6) REAL time: 1 mins 24 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 1 mins 24 secs 

REAL time consumed by placer: 1 mins 24 secs 
CPU  time consumed by placer: 1 mins 17 secs 
Inspecting route info ...
Route info done.

Design Summary:
Number of errors:      0
Number of warnings:    4
Logic Utilization:
  Total Number Slice Registers:       675 out of  15,360    4%
    Number used as Flip Flops:                   674
    Number used as Latches:                        1
  Number of 4 input LUTs:           1,681 out of  15,360   10%
Logic Distribution:
  Number of occupied Slices:                        1,025 out of   7,680   13%
    Number of Slices containing only related logic:   1,025 out of   1,025  100%
    Number of Slices containing unrelated logic:          0 out of   1,025    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          1,728 out of  15,360   11%
  Number used as logic:              1,681
  Number used as a route-thru:          47
  Number of bonded IOBs:               44 out of     173   25%
  Number of Block RAMs:               16 out of      24   66%
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  1,066,558
Additional JTAG gate count for IOBs:  2,112
Peak Memory Usage:  190 MB
Total REAL time to MAP completion:  1 mins 34 secs 
Total CPU time to MAP completion:   1 mins 27 secs 

Mapping completed.
See MAP report file
"/home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo_map.mrp" for details.



Constraints file: /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment /home/k4user/Xilinx92i.
   "ProcesseurAndCo" is an NCD, version 3.1, device xc3s1000, package ft256, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. The PAR timing summary will list the performance achieved for each clock. Note: For
   the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high". For a
   balance between the fastest runtime and best performance, set the effort level to "med".

Device speed data version:  "PRODUCTION 1.39 2007-04-13".


INFO:Par:253 - The Map -timing placement will be retained since it is likely to achieve better performance.

Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12%
   Number of External IOBs                  44 out of 173    25%
      Number of LOCed IOBs                  44 out of 44    100%

   Number of RAMB16s                        16 out of 24     66%
   Number of Slices                       1025 out of 7680   13%
      Number of SLICEMs                     98 out of 3840    2%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting Router

Phase 1: 8356 unrouted;       REAL time: 5 secs 

Phase 2: 7767 unrouted;       REAL time: 7 secs 

Phase 3: 3004 unrouted;       REAL time: 9 secs 

Phase 4: 3004 unrouted; (3176640)      REAL time: 10 secs 

Phase 5: 3089 unrouted; (1)      REAL time: 16 secs 

Phase 6: 0 unrouted; (138927)      REAL time: 1 mins 3 secs 

Phase 7: 0 unrouted; (138927)      REAL time: 1 mins 4 secs 

Updating file: /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ncd with current fully routed design.

Phase 8: 0 unrouted; (866)      REAL time: 1 mins 46 secs 

Phase 9: 0 unrouted; (127)      REAL time: 2 mins 46 secs 

Phase 10: 0 unrouted; (2)      REAL time: 2 mins 51 secs 

Phase 11: 0 unrouted; (2)      REAL time: 3 mins 17 secs 

Phase 12: 0 unrouted; (2)      REAL time: 3 mins 23 secs 

Phase 13: 0 unrouted; (1)      REAL time: 3 mins 30 secs 

Phase 14: 0 unrouted; (0)      REAL time: 3 mins 35 secs 

Updating file: /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ncd with current fully routed design.

Phase 15: 0 unrouted; (8109)      REAL time: 8 mins 7 secs 

Updating file: /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ncd with current fully routed design.

Phase 16: 0 unrouted; (2254)      REAL time: 9 mins 12 secs 

Phase 17: 0 unrouted; (513)      REAL time: 9 mins 23 secs 

Phase 18: 0 unrouted; (75)      REAL time: 9 mins 29 secs 

Phase 19: 0 unrouted; (75)      REAL time: 9 mins 30 secs 

Phase 20: 0 unrouted; (75)      REAL time: 9 mins 31 secs 

Phase 21: 0 unrouted; (75)      REAL time: 9 mins 34 secs 

Phase 22: 0 unrouted; (0)      REAL time: 9 mins 39 secs 

WARNING:Route:455 - CLK Net:cTimer/TMR_CLK_0_cmp_eq0000 may have excessive skew because 
      1 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<2> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<3> may have excessive skew because 
      5 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<1> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<5> may have excessive skew because 
      4 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<4> may have excessive skew because 
      5 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<6> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:cTimer/TMR_CLK<0> may have excessive skew because 
      0 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 mins 39 secs 
Total CPU time to Router completion: 9 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           CLK_BUFGP |      BUFGMUX0| No   |  464 |  0.410     |  1.116      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<6> |         Local|      |   10 |  0.167     |  3.095      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<4> |         Local|      |    9 |  0.709     |  1.837      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<5> |         Local|      |    8 |  0.027     |  1.142      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<0> |         Local|      |   17 |  0.479     |  3.456      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<2> |         Local|      |    9 |  0.221     |  3.354      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<3> |         Local|      |    9 |  0.704     |  1.825      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<0> |         Local|      |    9 |  0.028     |  2.237      |
+---------------------+--------------+------+------+------------+-------------+
|   cTimer/TMR_CLK<1> |         Local|      |    9 |  0.043     |  3.343      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<1> |         Local|      |   17 |  0.503     |  3.307      |
+---------------------+--------------+------+------+------------+-------------+
|      cTimer/sCLK<2> |         Local|      |   17 |  0.421     |  3.321      |
+---------------------+--------------+------+------+------------+-------------+
|cTimer/TMR_CLK_0_cmp |              |      |      |            |             |
|             _eq0000 |         Local|      |    2 |  0.000     |  1.387      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net CLK | SETUP   |         N/A|    16.389ns|     N/A|           0
  _BUFGP                                    | HOLD    |     0.793ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.878ns|     N/A|           0
  mer/TMR_CLK<6>                            | HOLD    |     0.777ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.548ns|     N/A|           0
  mer/TMR_CLK<4>                            | HOLD    |     0.485ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.059ns|     N/A|           0
  mer/TMR_CLK<5>                            | HOLD    |     0.757ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.707ns|     N/A|           0
  mer/TMR_CLK<2>                            | HOLD    |     0.359ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.053ns|     N/A|           0
  mer/TMR_CLK<3>                            | HOLD    |     0.913ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     5.581ns|     N/A|           0
  mer/TMR_CLK<0>                            | HOLD    |     0.543ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     7.996ns|     N/A|           0
  mer/TMR_CLK<1>                            | HOLD    |     0.305ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     7.866ns|     N/A|           0
  mer/sCLK<1>                               | HOLD    |     2.163ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     8.086ns|     N/A|           0
  mer/sCLK<2>                               | HOLD    |     2.180ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net cTi | SETUP   |         N/A|     1.600ns|     N/A|           0
  mer/TMR_CLK_0_cmp_eq0000                  | HOLD    |     0.834ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 9 mins 45 secs 
Total CPU time to PAR completion: 9 mins 14 secs 

Peak Memory Usage:  163 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 2

Writing design to file /home/k4user/poly-imag/archi2/projet/ise/ProcesseurAndCo.ncd



PAR done!
Loading device for application Rf_Device from file '3s1000.nph' in environment
/home/k4user/Xilinx92i.
   "ProcesseurAndCo" is an NCD, version 3.1, device xc3s1000, package ft256,
speed -4

Analysis completed Wed Feb 24 19:24:33 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 5 secs 
