/// Auto-generated bit field definitions for FLASH
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f1::flash {

using namespace alloy::hal::bitfields;

// ============================================================================
// FLASH Bit Field Definitions
// ============================================================================

/// ACR - Flash access control register
namespace acr {
    /// Latency
    /// Position: 0, Width: 3
    /// Access: read-write
    using LATENCY = BitField<0, 3>;
    constexpr uint32_t LATENCY_Pos = 0;
    constexpr uint32_t LATENCY_Msk = LATENCY::mask;

    /// Flash half cycle access enable
    /// Position: 3, Width: 1
    /// Access: read-write
    using HLFCYA = BitField<3, 1>;
    constexpr uint32_t HLFCYA_Pos = 3;
    constexpr uint32_t HLFCYA_Msk = HLFCYA::mask;

    /// Prefetch buffer enable
    /// Position: 4, Width: 1
    /// Access: read-write
    using PRFTBE = BitField<4, 1>;
    constexpr uint32_t PRFTBE_Pos = 4;
    constexpr uint32_t PRFTBE_Msk = PRFTBE::mask;

    /// Prefetch buffer status
    /// Position: 5, Width: 1
    /// Access: read-only
    using PRFTBS = BitField<5, 1>;
    constexpr uint32_t PRFTBS_Pos = 5;
    constexpr uint32_t PRFTBS_Msk = PRFTBS::mask;

}  // namespace acr

/// KEYR - Flash key register
namespace keyr {
    /// FPEC key
    /// Position: 0, Width: 32
    using KEY = BitField<0, 32>;
    constexpr uint32_t KEY_Pos = 0;
    constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace keyr

/// OPTKEYR - Flash option key register
namespace optkeyr {
    /// Option byte key
    /// Position: 0, Width: 32
    using OPTKEY = BitField<0, 32>;
    constexpr uint32_t OPTKEY_Pos = 0;
    constexpr uint32_t OPTKEY_Msk = OPTKEY::mask;

}  // namespace optkeyr

/// SR - Status register
namespace sr {
    /// Busy
    /// Position: 0, Width: 1
    /// Access: read-only
    using BSY = BitField<0, 1>;
    constexpr uint32_t BSY_Pos = 0;
    constexpr uint32_t BSY_Msk = BSY::mask;

    /// Programming error
    /// Position: 2, Width: 1
    /// Access: read-write
    using PGERR = BitField<2, 1>;
    constexpr uint32_t PGERR_Pos = 2;
    constexpr uint32_t PGERR_Msk = PGERR::mask;

    /// Write protection error
    /// Position: 4, Width: 1
    /// Access: read-write
    using WRPRTERR = BitField<4, 1>;
    constexpr uint32_t WRPRTERR_Pos = 4;
    constexpr uint32_t WRPRTERR_Msk = WRPRTERR::mask;

    /// End of operation
    /// Position: 5, Width: 1
    /// Access: read-write
    using EOP = BitField<5, 1>;
    constexpr uint32_t EOP_Pos = 5;
    constexpr uint32_t EOP_Msk = EOP::mask;

}  // namespace sr

/// CR - Control register
namespace cr {
    /// Programming
    /// Position: 0, Width: 1
    using PG = BitField<0, 1>;
    constexpr uint32_t PG_Pos = 0;
    constexpr uint32_t PG_Msk = PG::mask;

    /// Page Erase
    /// Position: 1, Width: 1
    using PER = BitField<1, 1>;
    constexpr uint32_t PER_Pos = 1;
    constexpr uint32_t PER_Msk = PER::mask;

    /// Mass Erase
    /// Position: 2, Width: 1
    using MER = BitField<2, 1>;
    constexpr uint32_t MER_Pos = 2;
    constexpr uint32_t MER_Msk = MER::mask;

    /// Option byte programming
    /// Position: 4, Width: 1
    using OPTPG = BitField<4, 1>;
    constexpr uint32_t OPTPG_Pos = 4;
    constexpr uint32_t OPTPG_Msk = OPTPG::mask;

    /// Option byte erase
    /// Position: 5, Width: 1
    using OPTER = BitField<5, 1>;
    constexpr uint32_t OPTER_Pos = 5;
    constexpr uint32_t OPTER_Msk = OPTER::mask;

    /// Start
    /// Position: 6, Width: 1
    using STRT = BitField<6, 1>;
    constexpr uint32_t STRT_Pos = 6;
    constexpr uint32_t STRT_Msk = STRT::mask;

    /// Lock
    /// Position: 7, Width: 1
    using LOCK = BitField<7, 1>;
    constexpr uint32_t LOCK_Pos = 7;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

    /// Option bytes write enable
    /// Position: 9, Width: 1
    using OPTWRE = BitField<9, 1>;
    constexpr uint32_t OPTWRE_Pos = 9;
    constexpr uint32_t OPTWRE_Msk = OPTWRE::mask;

    /// Error interrupt enable
    /// Position: 10, Width: 1
    using ERRIE = BitField<10, 1>;
    constexpr uint32_t ERRIE_Pos = 10;
    constexpr uint32_t ERRIE_Msk = ERRIE::mask;

    /// End of operation interrupt enable
    /// Position: 12, Width: 1
    using EOPIE = BitField<12, 1>;
    constexpr uint32_t EOPIE_Pos = 12;
    constexpr uint32_t EOPIE_Msk = EOPIE::mask;

}  // namespace cr

/// AR - Flash address register
namespace ar {
    /// Flash Address
    /// Position: 0, Width: 32
    using FAR = BitField<0, 32>;
    constexpr uint32_t FAR_Pos = 0;
    constexpr uint32_t FAR_Msk = FAR::mask;

}  // namespace ar

/// OBR - Option byte register
namespace obr {
    /// Option byte error
    /// Position: 0, Width: 1
    using OPTERR = BitField<0, 1>;
    constexpr uint32_t OPTERR_Pos = 0;
    constexpr uint32_t OPTERR_Msk = OPTERR::mask;

    /// Read protection
    /// Position: 1, Width: 1
    using RDPRT = BitField<1, 1>;
    constexpr uint32_t RDPRT_Pos = 1;
    constexpr uint32_t RDPRT_Msk = RDPRT::mask;

    /// WDG_SW
    /// Position: 2, Width: 1
    using WDG_SW = BitField<2, 1>;
    constexpr uint32_t WDG_SW_Pos = 2;
    constexpr uint32_t WDG_SW_Msk = WDG_SW::mask;

    /// nRST_STOP
    /// Position: 3, Width: 1
    using nRST_STOP = BitField<3, 1>;
    constexpr uint32_t nRST_STOP_Pos = 3;
    constexpr uint32_t nRST_STOP_Msk = nRST_STOP::mask;

    /// nRST_STDBY
    /// Position: 4, Width: 1
    using nRST_STDBY = BitField<4, 1>;
    constexpr uint32_t nRST_STDBY_Pos = 4;
    constexpr uint32_t nRST_STDBY_Msk = nRST_STDBY::mask;

    /// Data0
    /// Position: 10, Width: 8
    using Data0 = BitField<10, 8>;
    constexpr uint32_t Data0_Pos = 10;
    constexpr uint32_t Data0_Msk = Data0::mask;

    /// Data1
    /// Position: 18, Width: 8
    using Data1 = BitField<18, 8>;
    constexpr uint32_t Data1_Pos = 18;
    constexpr uint32_t Data1_Msk = Data1::mask;

}  // namespace obr

/// WRPR - Write protection register
namespace wrpr {
    /// Write protect
    /// Position: 0, Width: 32
    using WRP = BitField<0, 32>;
    constexpr uint32_t WRP_Pos = 0;
    constexpr uint32_t WRP_Msk = WRP::mask;

}  // namespace wrpr

}  // namespace alloy::hal::st::stm32f1::flash
