Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  8 00:09:53 2019
| Host         : DESKTOP-FGTB7AJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_zynqberry_control_sets_placed.rpt
| Design       : top_zynqberry
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              64 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------+------------------------+------------------+----------------+
|     Clock Signal     |  Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+-----------------+------------------------+------------------+----------------+
|  ps_clk_IBUF_BUFG[0] |                 |                        |                1 |              2 |
|  ps_clk_IBUF_BUFG[0] | u_Led_Chika/sel | u_Led_Chika/led_toggle |                8 |             64 |
+----------------------+-----------------+------------------------+------------------+----------------+


