Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jan 26 20:26:18 2022
| Host         : agustinsilva447-Lenovo-G50-80 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 279
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 128        |
| LUTAR-1   | Warning          | LUT drives async reset alert | 1          |
| TIMING-20 | Warning          | Non-clocked latch            | 150        |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/cond_ini/FSM_sequential_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/j_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/j_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/j_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/j_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/j_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/j_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/dut/count_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/done_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/j_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/j_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/j_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/j_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/logic/valid_aux_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/top_pynq_0/U0/cond_ini/count_reg[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[0]/CLR,
design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[1]/CLR,
design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[2]/CLR
design_1_i/top_pynq_0/U0/top_queens/fsm_1/dut/count_reg_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/cond_ini/s_a_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/counter_sol/count_reg_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_1/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_2/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_3/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#79 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#80 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#81 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#82 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#83 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#84 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#85 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#86 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_4/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#87 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#88 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#89 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#90 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#91 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#92 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#93 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#94 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#95 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#96 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#97 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#98 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#99 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#100 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#101 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#102 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#103 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#104 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#105 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#106 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#107 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#108 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#109 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#110 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#111 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#112 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#113 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#114 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_5/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#115 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#116 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#117 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#118 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#119 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[0][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#120 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#121 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#122 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#123 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[1][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#124 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#125 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#126 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#127 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[2][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#128 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#129 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#130 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#131 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[3][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#132 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#133 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#134 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#135 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[4][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#136 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#137 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#138 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#139 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[5][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#140 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][0] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#141 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][1] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#142 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][2] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#143 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][3] cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/asout_array_reg[6][3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#144 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#145 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#146 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_6/reset_control_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#147 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/acks_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#148 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/ce_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#149 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_7/nexts_out_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/nexts_out_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#150 Warning
Non-clocked latch  
The latch design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg cannot be properly analyzed as its control pin design_1_i/top_pynq_0/U0/top_queens/fsm_7/reset_control_reg/G is not reached by a timing clock
Related violations: <none>


