Found 1 solution(s) in hls4ml_projects/pytorch_mha_Vitis//myproject_prj.
Reports for solution "solution1":

C SIMULATION RESULT:
INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0.0292979 -0.158288 0.0605673 -0.0477718 0.0529853 -0.190762 0.141648 -0.00999018 0.135087 -0.210937 0.0476896 -0.127545 0.0747549 -0.210298 0.0653566 -0.0597067 0.126252 -0.168937 -0.0818534 -0.184613 0.121932 -0.191413 0.0457258 -0.112917 0.0780745 -0.110592 -0.03603 -0.152477 0.0704317 -0.169578 0.0733539 -0.0530053 0.0380162 -0.16451 0.0100613 -0.0938052 0.0690429 -0.147747 -0.100896 -0.197832 0.0221269 -0.12864 -0.00968354 -0.120553 0.0931451 -0.248293 0.0888395 -0.0816877 0.0616126 -0.163041 -0.0226593 -0.136315 0.0103691 -0.189031 -0.0684362 -0.150894 0.0387312 -0.0834911 -0.062925 -0.154654 -0.00234019 -0.121691 -0.0478158 -0.14009 0.0979485 -0.0808594 -0.054676 -0.17046 0.105975 -0.123989 -0.0499652 -0.149408 0.0853687 -0.0904083 -0.0248718 -0.10667 -0.0583473 -0.043046 0.0135669 -0.0267427 
Quantized predictions
0.0263672 -0.158203 0.0615234 -0.046875 0.0576172 -0.185547 0.133789 -0.0107422 0.136719 -0.208984 0.0458984 -0.124023 0.0693359 -0.212891 0.0693359 -0.0595703 0.12207 -0.166016 -0.0830078 -0.179688 0.112305 -0.196289 0.0507813 -0.114258 0.0732422 -0.110352 -0.0361328 -0.150391 0.0654297 -0.170898 0.0771484 -0.0498047 0.0341797 -0.165039 0.0107422 -0.09375 0.0644531 -0.147461 -0.0996094 -0.196289 0.0185547 -0.126953 -0.00878906 -0.119141 0.09375 -0.249023 0.0927734 -0.078125 0.0556641 -0.162109 -0.0205078 -0.133789 0.00683594 -0.188477 -0.0683594 -0.150391 0.0380859 -0.0849609 -0.0546875 -0.148438 -0.00683594 -0.123047 -0.0458984 -0.138672 0.0927734 -0.0839844 -0.0507813 -0.169922 0.100586 -0.125 -0.0498047 -0.147461 0.0820313 -0.0908203 -0.0253906 -0.105469 -0.0615234 -0.0439453 0.0166016 -0.0253906 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 20
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************

SYNTHESIS REPORT:
================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Jan 13 20:41:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.649 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      113|      113|  0.565 us|  0.565 us|  114|  114|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208  |multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s  |      112|      112|  0.560 us|  0.560 us|   42|   42|  dataflow|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |    31200|  13676|   516585|  4134774|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       86|     -|
|Register             |        -|      -|     2567|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |    31200|  13676|   519152|  4134866|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |     2321|    445|       60|      957|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |      580|    111|       15|      239|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+--------+---------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K|  DSP  |   FF   |   LUT   | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+--------+---------+-----+
    |grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208  |multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s  |    31200|  13676|  516585|  4134774|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+--------+---------+-----+
    |Total                                                                             |                                                                       |    31200|  13676|  516585|  4134774|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+--------+---------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                           Variable Name                                           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                                                                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                              |          |   0|  0|   6|           3|           3|
    +---------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+------+-----------+
    |         Name        | LUT| Input Size| Bits | Total Bits|
    +---------------------+----+-----------+------+-----------+
    |ap_NS_fsm            |  14|          3|     1|          3|
    |key_ap_vld_in_sig    |   9|          2|     1|          2|
    |key_ap_vld_preg      |   9|          2|     1|          2|
    |key_blk_n            |   9|          2|     1|          2|
    |key_in_sig           |   9|          2|  1280|       2560|
    |query_ap_vld_in_sig  |   9|          2|     1|          2|
    |query_ap_vld_preg    |   9|          2|     1|          2|
    |query_blk_n          |   9|          2|     1|          2|
    |query_in_sig         |   9|          2|  1280|       2560|
    +---------------------+----+-----------+------+-----------+
    |Total                |  86|         19|  2567|       5135|
    +---------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                                  Name                                                 |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                                              |     2|   0|     2|          0|
    |ap_sync_reg_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208_ap_done   |     1|   0|     1|          0|
    |ap_sync_reg_grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208_ap_ready  |     1|   0|     1|          0|
    |grp_multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config4_s_fu_208_ap_start_reg          |     1|   0|     1|          0|
    |key_ap_vld_preg                                                                                        |     1|   0|     1|          0|
    |key_preg                                                                                               |  1280|   0|  1280|          0|
    |query_ap_vld_preg                                                                                      |     1|   0|     1|          0|
    |query_preg                                                                                             |  1280|   0|  1280|          0|
    +-------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                                  |  2567|   0|  2567|          0|
    +-------------------------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  | Source Object |    C Type    |
+----------------------+-----+------+------------+---------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|      myproject|  return value|
|query                 |   in|  1280|      ap_vld|          query|       pointer|
|query_ap_vld          |   in|     1|      ap_vld|          query|       pointer|
|key                   |   in|  1280|      ap_vld|            key|       pointer|
|key_ap_vld            |   in|     1|      ap_vld|            key|       pointer|
|value_r               |   in|  1280|      ap_vld|        value_r|       pointer|
|value_r_ap_vld        |   in|     1|      ap_vld|        value_r|       pointer|
|layer4_out_0          |  out|    33|      ap_vld|   layer4_out_0|       pointer|
|layer4_out_0_ap_vld   |  out|     1|      ap_vld|   layer4_out_0|       pointer|
|layer4_out_1          |  out|    33|      ap_vld|   layer4_out_1|       pointer|
|layer4_out_1_ap_vld   |  out|     1|      ap_vld|   layer4_out_1|       pointer|
|layer4_out_2          |  out|    33|      ap_vld|   layer4_out_2|       pointer|
|layer4_out_2_ap_vld   |  out|     1|      ap_vld|   layer4_out_2|       pointer|
|layer4_out_3          |  out|    33|      ap_vld|   layer4_out_3|       pointer|
|layer4_out_3_ap_vld   |  out|     1|      ap_vld|   layer4_out_3|       pointer|
|layer4_out_4          |  out|    33|      ap_vld|   layer4_out_4|       pointer|
|layer4_out_4_ap_vld   |  out|     1|      ap_vld|   layer4_out_4|       pointer|
|layer4_out_5          |  out|    33|      ap_vld|   layer4_out_5|       pointer|
|layer4_out_5_ap_vld   |  out|     1|      ap_vld|   layer4_out_5|       pointer|
|layer4_out_6          |  out|    33|      ap_vld|   layer4_out_6|       pointer|
|layer4_out_6_ap_vld   |  out|     1|      ap_vld|   layer4_out_6|       pointer|
|layer4_out_7          |  out|    33|      ap_vld|   layer4_out_7|       pointer|
|layer4_out_7_ap_vld   |  out|     1|      ap_vld|   layer4_out_7|       pointer|
|layer4_out_8          |  out|    33|      ap_vld|   layer4_out_8|       pointer|
|layer4_out_8_ap_vld   |  out|     1|      ap_vld|   layer4_out_8|       pointer|
|layer4_out_9          |  out|    33|      ap_vld|   layer4_out_9|       pointer|
|layer4_out_9_ap_vld   |  out|     1|      ap_vld|   layer4_out_9|       pointer|
|layer4_out_10         |  out|    33|      ap_vld|  layer4_out_10|       pointer|
|layer4_out_10_ap_vld  |  out|     1|      ap_vld|  layer4_out_10|       pointer|
|layer4_out_11         |  out|    33|      ap_vld|  layer4_out_11|       pointer|
|layer4_out_11_ap_vld  |  out|     1|      ap_vld|  layer4_out_11|       pointer|
|layer4_out_12         |  out|    33|      ap_vld|  layer4_out_12|       pointer|
|layer4_out_12_ap_vld  |  out|     1|      ap_vld|  layer4_out_12|       pointer|
|layer4_out_13         |  out|    33|      ap_vld|  layer4_out_13|       pointer|
|layer4_out_13_ap_vld  |  out|     1|      ap_vld|  layer4_out_13|       pointer|
|layer4_out_14         |  out|    33|      ap_vld|  layer4_out_14|       pointer|
|layer4_out_14_ap_vld  |  out|     1|      ap_vld|  layer4_out_14|       pointer|
|layer4_out_15         |  out|    33|      ap_vld|  layer4_out_15|       pointer|
|layer4_out_15_ap_vld  |  out|     1|      ap_vld|  layer4_out_15|       pointer|
|layer4_out_16         |  out|    33|      ap_vld|  layer4_out_16|       pointer|
|layer4_out_16_ap_vld  |  out|     1|      ap_vld|  layer4_out_16|       pointer|
|layer4_out_17         |  out|    33|      ap_vld|  layer4_out_17|       pointer|
|layer4_out_17_ap_vld  |  out|     1|      ap_vld|  layer4_out_17|       pointer|
|layer4_out_18         |  out|    33|      ap_vld|  layer4_out_18|       pointer|
|layer4_out_18_ap_vld  |  out|     1|      ap_vld|  layer4_out_18|       pointer|
|layer4_out_19         |  out|    33|      ap_vld|  layer4_out_19|       pointer|
|layer4_out_19_ap_vld  |  out|     1|      ap_vld|  layer4_out_19|       pointer|
|layer4_out_20         |  out|    33|      ap_vld|  layer4_out_20|       pointer|
|layer4_out_20_ap_vld  |  out|     1|      ap_vld|  layer4_out_20|       pointer|
|layer4_out_21         |  out|    33|      ap_vld|  layer4_out_21|       pointer|
|layer4_out_21_ap_vld  |  out|     1|      ap_vld|  layer4_out_21|       pointer|
|layer4_out_22         |  out|    33|      ap_vld|  layer4_out_22|       pointer|
|layer4_out_22_ap_vld  |  out|     1|      ap_vld|  layer4_out_22|       pointer|
|layer4_out_23         |  out|    33|      ap_vld|  layer4_out_23|       pointer|
|layer4_out_23_ap_vld  |  out|     1|      ap_vld|  layer4_out_23|       pointer|
|layer4_out_24         |  out|    33|      ap_vld|  layer4_out_24|       pointer|
|layer4_out_24_ap_vld  |  out|     1|      ap_vld|  layer4_out_24|       pointer|
|layer4_out_25         |  out|    33|      ap_vld|  layer4_out_25|       pointer|
|layer4_out_25_ap_vld  |  out|     1|      ap_vld|  layer4_out_25|       pointer|
|layer4_out_26         |  out|    33|      ap_vld|  layer4_out_26|       pointer|
|layer4_out_26_ap_vld  |  out|     1|      ap_vld|  layer4_out_26|       pointer|
|layer4_out_27         |  out|    33|      ap_vld|  layer4_out_27|       pointer|
|layer4_out_27_ap_vld  |  out|     1|      ap_vld|  layer4_out_27|       pointer|
|layer4_out_28         |  out|    33|      ap_vld|  layer4_out_28|       pointer|
|layer4_out_28_ap_vld  |  out|     1|      ap_vld|  layer4_out_28|       pointer|
|layer4_out_29         |  out|    33|      ap_vld|  layer4_out_29|       pointer|
|layer4_out_29_ap_vld  |  out|     1|      ap_vld|  layer4_out_29|       pointer|
|layer4_out_30         |  out|    33|      ap_vld|  layer4_out_30|       pointer|
|layer4_out_30_ap_vld  |  out|     1|      ap_vld|  layer4_out_30|       pointer|
|layer4_out_31         |  out|    33|      ap_vld|  layer4_out_31|       pointer|
|layer4_out_31_ap_vld  |  out|     1|      ap_vld|  layer4_out_31|       pointer|
|layer4_out_32         |  out|    33|      ap_vld|  layer4_out_32|       pointer|
|layer4_out_32_ap_vld  |  out|     1|      ap_vld|  layer4_out_32|       pointer|
|layer4_out_33         |  out|    33|      ap_vld|  layer4_out_33|       pointer|
|layer4_out_33_ap_vld  |  out|     1|      ap_vld|  layer4_out_33|       pointer|
|layer4_out_34         |  out|    33|      ap_vld|  layer4_out_34|       pointer|
|layer4_out_34_ap_vld  |  out|     1|      ap_vld|  layer4_out_34|       pointer|
|layer4_out_35         |  out|    33|      ap_vld|  layer4_out_35|       pointer|
|layer4_out_35_ap_vld  |  out|     1|      ap_vld|  layer4_out_35|       pointer|
|layer4_out_36         |  out|    33|      ap_vld|  layer4_out_36|       pointer|
|layer4_out_36_ap_vld  |  out|     1|      ap_vld|  layer4_out_36|       pointer|
|layer4_out_37         |  out|    33|      ap_vld|  layer4_out_37|       pointer|
|layer4_out_37_ap_vld  |  out|     1|      ap_vld|  layer4_out_37|       pointer|
|layer4_out_38         |  out|    33|      ap_vld|  layer4_out_38|       pointer|
|layer4_out_38_ap_vld  |  out|     1|      ap_vld|  layer4_out_38|       pointer|
|layer4_out_39         |  out|    33|      ap_vld|  layer4_out_39|       pointer|
|layer4_out_39_ap_vld  |  out|     1|      ap_vld|  layer4_out_39|       pointer|
|layer4_out_40         |  out|    33|      ap_vld|  layer4_out_40|       pointer|
|layer4_out_40_ap_vld  |  out|     1|      ap_vld|  layer4_out_40|       pointer|
|layer4_out_41         |  out|    33|      ap_vld|  layer4_out_41|       pointer|
|layer4_out_41_ap_vld  |  out|     1|      ap_vld|  layer4_out_41|       pointer|
|layer4_out_42         |  out|    33|      ap_vld|  layer4_out_42|       pointer|
|layer4_out_42_ap_vld  |  out|     1|      ap_vld|  layer4_out_42|       pointer|
|layer4_out_43         |  out|    33|      ap_vld|  layer4_out_43|       pointer|
|layer4_out_43_ap_vld  |  out|     1|      ap_vld|  layer4_out_43|       pointer|
|layer4_out_44         |  out|    33|      ap_vld|  layer4_out_44|       pointer|
|layer4_out_44_ap_vld  |  out|     1|      ap_vld|  layer4_out_44|       pointer|
|layer4_out_45         |  out|    33|      ap_vld|  layer4_out_45|       pointer|
|layer4_out_45_ap_vld  |  out|     1|      ap_vld|  layer4_out_45|       pointer|
|layer4_out_46         |  out|    33|      ap_vld|  layer4_out_46|       pointer|
|layer4_out_46_ap_vld  |  out|     1|      ap_vld|  layer4_out_46|       pointer|
|layer4_out_47         |  out|    33|      ap_vld|  layer4_out_47|       pointer|
|layer4_out_47_ap_vld  |  out|     1|      ap_vld|  layer4_out_47|       pointer|
|layer4_out_48         |  out|    33|      ap_vld|  layer4_out_48|       pointer|
|layer4_out_48_ap_vld  |  out|     1|      ap_vld|  layer4_out_48|       pointer|
|layer4_out_49         |  out|    33|      ap_vld|  layer4_out_49|       pointer|
|layer4_out_49_ap_vld  |  out|     1|      ap_vld|  layer4_out_49|       pointer|
|layer4_out_50         |  out|    33|      ap_vld|  layer4_out_50|       pointer|
|layer4_out_50_ap_vld  |  out|     1|      ap_vld|  layer4_out_50|       pointer|
|layer4_out_51         |  out|    33|      ap_vld|  layer4_out_51|       pointer|
|layer4_out_51_ap_vld  |  out|     1|      ap_vld|  layer4_out_51|       pointer|
|layer4_out_52         |  out|    33|      ap_vld|  layer4_out_52|       pointer|
|layer4_out_52_ap_vld  |  out|     1|      ap_vld|  layer4_out_52|       pointer|
|layer4_out_53         |  out|    33|      ap_vld|  layer4_out_53|       pointer|
|layer4_out_53_ap_vld  |  out|     1|      ap_vld|  layer4_out_53|       pointer|
|layer4_out_54         |  out|    33|      ap_vld|  layer4_out_54|       pointer|
|layer4_out_54_ap_vld  |  out|     1|      ap_vld|  layer4_out_54|       pointer|
|layer4_out_55         |  out|    33|      ap_vld|  layer4_out_55|       pointer|
|layer4_out_55_ap_vld  |  out|     1|      ap_vld|  layer4_out_55|       pointer|
|layer4_out_56         |  out|    33|      ap_vld|  layer4_out_56|       pointer|
|layer4_out_56_ap_vld  |  out|     1|      ap_vld|  layer4_out_56|       pointer|
|layer4_out_57         |  out|    33|      ap_vld|  layer4_out_57|       pointer|
|layer4_out_57_ap_vld  |  out|     1|      ap_vld|  layer4_out_57|       pointer|
|layer4_out_58         |  out|    33|      ap_vld|  layer4_out_58|       pointer|
|layer4_out_58_ap_vld  |  out|     1|      ap_vld|  layer4_out_58|       pointer|
|layer4_out_59         |  out|    33|      ap_vld|  layer4_out_59|       pointer|
|layer4_out_59_ap_vld  |  out|     1|      ap_vld|  layer4_out_59|       pointer|
|layer4_out_60         |  out|    33|      ap_vld|  layer4_out_60|       pointer|
|layer4_out_60_ap_vld  |  out|     1|      ap_vld|  layer4_out_60|       pointer|
|layer4_out_61         |  out|    33|      ap_vld|  layer4_out_61|       pointer|
|layer4_out_61_ap_vld  |  out|     1|      ap_vld|  layer4_out_61|       pointer|
|layer4_out_62         |  out|    33|      ap_vld|  layer4_out_62|       pointer|
|layer4_out_62_ap_vld  |  out|     1|      ap_vld|  layer4_out_62|       pointer|
|layer4_out_63         |  out|    33|      ap_vld|  layer4_out_63|       pointer|
|layer4_out_63_ap_vld  |  out|     1|      ap_vld|  layer4_out_63|       pointer|
|layer4_out_64         |  out|    33|      ap_vld|  layer4_out_64|       pointer|
|layer4_out_64_ap_vld  |  out|     1|      ap_vld|  layer4_out_64|       pointer|
|layer4_out_65         |  out|    33|      ap_vld|  layer4_out_65|       pointer|
|layer4_out_65_ap_vld  |  out|     1|      ap_vld|  layer4_out_65|       pointer|
|layer4_out_66         |  out|    33|      ap_vld|  layer4_out_66|       pointer|
|layer4_out_66_ap_vld  |  out|     1|      ap_vld|  layer4_out_66|       pointer|
|layer4_out_67         |  out|    33|      ap_vld|  layer4_out_67|       pointer|
|layer4_out_67_ap_vld  |  out|     1|      ap_vld|  layer4_out_67|       pointer|
|layer4_out_68         |  out|    33|      ap_vld|  layer4_out_68|       pointer|
|layer4_out_68_ap_vld  |  out|     1|      ap_vld|  layer4_out_68|       pointer|
|layer4_out_69         |  out|    33|      ap_vld|  layer4_out_69|       pointer|
|layer4_out_69_ap_vld  |  out|     1|      ap_vld|  layer4_out_69|       pointer|
|layer4_out_70         |  out|    33|      ap_vld|  layer4_out_70|       pointer|
|layer4_out_70_ap_vld  |  out|     1|      ap_vld|  layer4_out_70|       pointer|
|layer4_out_71         |  out|    33|      ap_vld|  layer4_out_71|       pointer|
|layer4_out_71_ap_vld  |  out|     1|      ap_vld|  layer4_out_71|       pointer|
|layer4_out_72         |  out|    33|      ap_vld|  layer4_out_72|       pointer|
|layer4_out_72_ap_vld  |  out|     1|      ap_vld|  layer4_out_72|       pointer|
|layer4_out_73         |  out|    33|      ap_vld|  layer4_out_73|       pointer|
|layer4_out_73_ap_vld  |  out|     1|      ap_vld|  layer4_out_73|       pointer|
|layer4_out_74         |  out|    33|      ap_vld|  layer4_out_74|       pointer|
|layer4_out_74_ap_vld  |  out|     1|      ap_vld|  layer4_out_74|       pointer|
|layer4_out_75         |  out|    33|      ap_vld|  layer4_out_75|       pointer|
|layer4_out_75_ap_vld  |  out|     1|      ap_vld|  layer4_out_75|       pointer|
|layer4_out_76         |  out|    33|      ap_vld|  layer4_out_76|       pointer|
|layer4_out_76_ap_vld  |  out|     1|      ap_vld|  layer4_out_76|       pointer|
|layer4_out_77         |  out|    33|      ap_vld|  layer4_out_77|       pointer|
|layer4_out_77_ap_vld  |  out|     1|      ap_vld|  layer4_out_77|       pointer|
|layer4_out_78         |  out|    33|      ap_vld|  layer4_out_78|       pointer|
|layer4_out_78_ap_vld  |  out|     1|      ap_vld|  layer4_out_78|       pointer|
|layer4_out_79         |  out|    33|      ap_vld|  layer4_out_79|       pointer|
|layer4_out_79_ap_vld  |  out|     1|      ap_vld|  layer4_out_79|       pointer|
+----------------------+-----+------+------------+---------------+--------------+

CO-SIMULATION RESULT:
Report time       : Mon Jan 13 08:45:35 PM CET 2025.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

