[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  32097       tick       5845076       1869735       1831479       5845076 
      2  32097       tick       8598938       2798637       2779012       8598938 
      3  32097       tick       8610387       2802736       2783321       8610387 
      4  32097       tick       8608680       2802335       2782990       8608680 
      5  32097       tick       8585949       2796162       2775606       8585949 
      6  32097       tick       8599061       2799251       2777535       8599061 
      7  32097       tick       8590699       2797395       2775227       8590699 
      8  32097       tick       8578095       2793095       2768836       8578095 
      9  32097       tick       8571318       2790707       2766418       8571318 
     10  32097       tick       8562312       2789040       2754404       8562312 
     11  32097       tick       8559248       2787504       2755811       8559248 
     12  32097       tick       8597675       2799465       2781853       8597675 
     13  32097       tick       8568177       2791002       2759327       8568177 
     14  32097       tick       8518698       2774670       2724872       8518698 
     15  32097       tick       8543911       2784102       2735783       8543911 
     16  32097       tick       8582124       2795262       2775434       8582124 
     17  32097       tick       8588474       2796299       2779994       8588474 
     18  32097       tick       8599632       2799419       2782647       8599632 
     19  32097       tick       8594021       2797879       2780321       8594021 
     20  32097       tick       8553186       2785267       2743226       8553186 
     21  32097       tick       8516244       2777176       2723846       8516244 
     22  32097       exit         58727         19022         17846         58727 
