Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Student/Desktop/nf2/152a/ddr/tb_isim_beh.exe -prj C:/Users/Student/Desktop/nf2/152a/ddr/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr/uart_fifo.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr/uart.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr/uart_top.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr/main.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/nf2/152a/ddr/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Student/Desktop/nf2/152a/ddr/main.v" Line 65: Size mismatch in connection of port <i_tx_data>. Formal port size is 16-bit while actual signal size is 2-bit.
Completed static elaboration
Fuse Memory Usage: 160664 KB
Fuse CPU Usage: 155 ms
Compiling module uart_fifo
Compiling module uart
Compiling module uart_top_default
Compiling module main_default
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Student/Desktop/nf2/152a/ddr/tb_isim_beh.exe
Fuse Memory Usage: 166140 KB
Fuse CPU Usage: 202 ms
