/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM	sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *	Addr-type register length (1,2 or 4 bytes)
 *	Address	  absolute address of the register
 *	value	  value to be stored in the register
 */
/* DDR IO Type */
DATA 4 0x020E0774 0x000C0000
DATA 4 0x020E0754 0x00000000
/* Clock */
DATA 4 0x020E04AC 0x00000028
DATA 4 0x020E04B0 0x00000028
/* Address */
DATA 4 0x020E0464 0x00000028
DATA 4 0x020E0490 0x00000028
DATA 4 0x020E074C 0x00000028
/* Control */
DATA 4 0x020E0494 0x00000028
DATA 4 0x020E04A4 0x00000028
DATA 4 0x020E04A8 0x00000028
DATA 4 0x020E04A0 0x00000000
DATA 4 0x020E04B4 0x00000028
DATA 4 0x020E04B8 0x00000028
DATA 4 0x020E076C 0x00000028
/* Data Strobe */
DATA 4 0x020E0750 0x00020000
DATA 4 0x020E04BC 0x00000028
DATA 4 0x020E04C0 0x00000028
DATA 4 0x020E04C4 0x00000028
DATA 4 0x020E04C8 0x00000028
/* Data */
DATA 4 0x020E0760 0x00020000
DATA 4 0x020E0764 0x00000028
DATA 4 0x020E0770 0x00000028
DATA 4 0x020E0778 0x00000028
DATA 4 0x020E077C 0x00000028

DATA 4 0x020E0470 0x00000028
DATA 4 0x020E0474 0x00000028
DATA 4 0x020E0478 0x00000028
DATA 4 0x020E047C 0x00000028

DATA 4 0x020E0768 0x00080000
DATA 4 0x021B0800 0xA1390003
/* Wrtie Level */
DATA 4 0x021B080C 0x00470044
DATA 4 0x021B0810 0x00380043
/* DQS */
DATA 4 0x021B083C 0x023C023C
DATA 4 0x021B0840 0x02280228
/* Read calibration */
DATA 4 0x021B0848 0x48464C46
/* Write calibration */
DATA 4 0x021B0850 0x363A2E36

DATA 4 0x021B087C 0x01D00001
DATA 4 0x021B0880 0x01D30001
DATA 4 0x021B0884 0x01B40001
DATA 4 0x021B0888 0x01B10001
/* Read data bit delay */
DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B0824 0x33333333
DATA 4 0x021B0828 0x33333333

DATA 4 0x021B08B8 0x00000800
/* MMDC init */
DATA 4 0x021B0004 0x0002002d
DATA 4 0x021B0008 0x00333040
DATA 4 0x021B000C 0x8B8F52F3
DATA 4 0x021B0010 0xB66D8B63
DATA 4 0x021B0014 0x01FF00DB

DATA 4 0x021B0018 0x00011740
DATA 4 0x021B001C 0x00008000
DATA 4 0x021B002C 0x000026D2
DATA 4 0x021B0030 0x008F1023
DATA 4 0x021B0040 0x00000027
DATA 4 0x021B0000 0x84190000
/* Mode register write */
DATA 4 0x021B001C 0x02008032
DATA 4 0x021B001C 0x00008033
DATA 4 0x021B001C 0x00048031
DATA 4 0x021B001C 0x15208030
DATA 4 0x021B001C 0x04008040
DATA 4 0x021B0020 0x00007800
DATA 4 0x021B0818 0x00022227
DATA 4 0x021B0004 0x0002556D
DATA 4 0x021B0404 0x00011006
DATA 4 0x021B001C 0x00000000
/*
DATA 4 0x020E0774 0x000C0000
DATA 4 0x020E0754 0x00000000
DATA 4 0x020E04AC 0x00000028
DATA 4 0x020E04B0 0x00000028
DATA 4 0x020E0464 0x00000028
DATA 4 0x020E0490 0x00000028
DATA 4 0x020E074C 0x00000028
DATA 4 0x020E0494 0x00000028
DATA 4 0x020E04A4 0x00000028
DATA 4 0x020E04A8 0x00000028
DATA 4 0x020E04A0 0x00000000
DATA 4 0x020E04B4 0x00000028
DATA 4 0x020E04B8 0x00000028
DATA 4 0x020E076C 0x00000028
DATA 4 0x020E0750 0x00020000
DATA 4 0x020E04BC 0x00000028
DATA 4 0x020E04C0 0x00000028
DATA 4 0x020E04C4 0x00000028
DATA 4 0x020E04C8 0x00000028
DATA 4 0x020E0760 0x00020000
DATA 4 0x020E0764 0x00000028
DATA 4 0x020E0770 0x00000028
DATA 4 0x020E0778 0x00000028
DATA 4 0x020E077C 0x00000028
DATA 4 0x020E0470 0x00000028
DATA 4 0x020E0474 0x00000028
DATA 4 0x020E0478 0x00000028
DATA 4 0x020E047C 0x00000028
DATA 4 0x020E0768 0x00080000
DATA 4 0x021B0800 0xA1390003
DATA 4 0x021B080C 0x00440046
DATA 4 0x021B0810 0x00350042

DATA 4 0x021B083C 0x42190216
DATA 4 0x021B0840 0x0203017C
DATA 4 0x021B0848 0x4F4F4F4F
DATA 4 0x021B0850 0x3F3F2E31

DATA 4 0x021B087C 0x01D50001
DATA 4 0x021B0880 0x01D90001
DATA 4 0x021B0884 0x01BC0001
DATA 4 0x021B0888 0x01C30001

DATA 4 0x021B081C 0x33333333
DATA 4 0x021B0820 0x33333333
DATA 4 0x021B0824 0x33333333
DATA 4 0x021B0828 0x33333333

DATA 4 0x021B08B8 0x00000800

DATA 4 0x021B0004 0x00020036
DATA 4 0x021B0008 0x09444040
DATA 4 0x021B000C 0x898E78F5
DATA 4 0x021B0010 0xFF328F64
DATA 4 0x021B0014 0x01FF00DB
DATA 4 0x021B0018 0x00011740

DATA 4 0x021B001C 0x00008000
DATA 4 0x021B002C 0x000026D2

DATA 4 0x021B0030 0x008E1023
DATA 4 0x021B0040 0x00000027

DATA 4 0x021B0000 0x85190000

DATA 4 0x021B001C 0x02088032
DATA 4 0x021B001C 0x00008033
DATA 4 0x021B001C 0x00048031
DATA 4 0x021B001C 0x09408030
DATA 4 0x021B001C 0x04008040

DATA 4 0x021B0020 0x00007800
DATA 4 0x021B0818 0x00022227

DATA 4 0x021B0004 0x00025576
DATA 4 0x021B0404 0x00011006

DATA 4 0x021B001C 0x00000000
*/
/* set the default clock gate to save power */
DATA 4 0x020c4068 0x00C03F3F
DATA 4 0x020c406c 0x0030FC03
DATA 4 0x020c4070 0x0FFFC000
DATA 4 0x020c4074 0x3FF00000
DATA 4 0x020c4078 0xFFFFF300
DATA 4 0x020c407c 0x0F0000C3
DATA 4 0x020c4080 0x00000FFF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4 0x020e0010 0xF00000CF

/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4 0x020e0018 0x007F007F
DATA 4 0x020e001c 0x007F007F

