Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Aug 31 14:44:56 2020
| Host         : Mateusz-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_ocr_wrapper_timing_summary_routed.rpt -rpx design_ocr_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ocr_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.779        0.000                      0                65374        0.019        0.000                      0                65374        6.020        0.000                       0                 29509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.779        0.000                      0                65374        0.019        0.000                      0                65374        6.020        0.000                       0                 29509  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.857ns  (logic 7.007ns (54.498%)  route 5.850ns (45.502%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 16.857 - 14.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.904     3.198    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X54Y102        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     3.716 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/Q
                         net (fo=24, routed)          2.296     6.012    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[6][13]
    SLICE_X85Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.136 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6/O
                         net (fo=1, routed)           0.000     6.136    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6_n_0
    SLICE_X85Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.374 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10/O
                         net (fo=1, routed)           1.190     7.565    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.830    11.395 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2/P[14]
                         net (fo=2, routed)           1.095    12.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_n_91
    SLICE_X98Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.040 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6/CO[3]
                         net (fo=1, routed)           0.009    13.049    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.606 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6/O[1]
                         net (fo=16, routed)          1.260    14.865    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6_n_6
    SLICE_X106Y84        LUT5 (Prop_lut5_I0_O)        0.306    15.171 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][15]_i_4__18/O
                         net (fo=1, routed)           0.000    15.171    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][15]_i_4__18_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.721 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    15.721    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.055 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]_i_2__12/O[1]
                         net (fo=1, routed)           0.000    16.055    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]_i_2__12_n_6
    SLICE_X106Y85        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.678    16.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X106Y85        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]/C
                         clock pessimism              0.129    16.986    
                         clock uncertainty           -0.213    16.773    
    SLICE_X106Y85        FDRE (Setup_fdre_C_D)        0.062    16.835    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -16.055    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 7.033ns (55.328%)  route 5.678ns (44.672%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 16.711 - 14.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.900     3.194    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X59Y112        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.456     3.650 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/Q
                         net (fo=24, routed)          2.398     6.048    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/y1_reg[13][2]
    SLICE_X85Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.172 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47/O
                         net (fo=1, routed)           0.000     6.172    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47_n_0
    SLICE_X85Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     6.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15/O
                         net (fo=1, routed)           0.819     7.208    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15_n_0
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.831    11.039 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1/P[14]
                         net (fo=2, routed)           1.694    12.733    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_n_91
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.857 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10/O
                         net (fo=1, routed)           0.000    12.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.389    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.503    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.617    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.951 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][15]_i_6/O[1]
                         net (fo=8, routed)           0.767    14.718    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_2_in[13]
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.303    15.021 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[7][15]_i_4/O
                         net (fo=1, routed)           0.000    15.021    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[7][15]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.571 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][15]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.905 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.905    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]_i_2_n_6
    SLICE_X59Y86         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.532    16.711    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/s00_axi_aclk
    SLICE_X59Y86         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]/C
                         clock pessimism              0.129    16.840    
                         clock uncertainty           -0.213    16.627    
    SLICE_X59Y86         FDRE (Setup_fdre_C_D)        0.062    16.689    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]
  -------------------------------------------------------------------
                         required time                         16.689    
                         arrival time                         -15.905    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.839ns  (logic 7.007ns (54.576%)  route 5.832ns (45.424%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 16.854 - 14.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.904     3.198    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X54Y102        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     3.716 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/Q
                         net (fo=24, routed)          2.296     6.012    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[6][13]
    SLICE_X85Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.136 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6/O
                         net (fo=1, routed)           0.000     6.136    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6_n_0
    SLICE_X85Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.374 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10/O
                         net (fo=1, routed)           1.190     7.565    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.830    11.395 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2/P[14]
                         net (fo=2, routed)           1.095    12.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_n_91
    SLICE_X98Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.040 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6/CO[3]
                         net (fo=1, routed)           0.009    13.049    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.606 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6/O[1]
                         net (fo=16, routed)          1.241    14.847    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6_n_6
    SLICE_X110Y78        LUT6 (Prop_lut6_I1_O)        0.306    15.153 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[13][15]_i_8__4/O
                         net (fo=1, routed)           0.000    15.153    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[13][15]_i_8__4_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.703 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    15.703    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][15]_i_1__4_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.037 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]_i_2__3/O[1]
                         net (fo=1, routed)           0.000    16.037    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]_i_2__3_n_6
    SLICE_X110Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.675    16.854    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X110Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]/C
                         clock pessimism              0.129    16.983    
                         clock uncertainty           -0.213    16.770    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.062    16.832    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[13][17]
  -------------------------------------------------------------------
                         required time                         16.832    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.989ns  (logic 2.200ns (16.937%)  route 10.789ns (83.063%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 16.777 - 14.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.666     2.960    design_ocr_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y38         FDRE                                         r  design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1711, routed)       10.780    14.258    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/s00_axi_aresetn
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.124    14.382 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j[0]_i_4__18/O
                         net (fo=1, routed)           0.000    14.382    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j[0]_i_4__18_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.915 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[0]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    14.915    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[0]_i_1__27_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[4]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.032    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[4]_i_1__27_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.149 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[8]_i_1__27/CO[3]
                         net (fo=1, routed)           0.009    15.158    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[8]_i_1__27_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.275 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[12]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[12]_i_1__27_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.392 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[16]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.392    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[16]_i_1__27_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.509 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[20]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.509    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[20]_i_1__27_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[24]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.626    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[24]_i_1__27_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.949 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[28]_i_1__27/O[1]
                         net (fo=1, routed)           0.000    15.949    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[28]_i_1__27_n_6
    SLICE_X104Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.598    16.777    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/s00_axi_aclk
    SLICE_X104Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[29]/C
                         clock pessimism              0.115    16.892    
                         clock uncertainty           -0.213    16.679    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.109    16.788    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[29]
  -------------------------------------------------------------------
                         required time                         16.788    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.981ns  (logic 2.192ns (16.886%)  route 10.789ns (83.114%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 16.777 - 14.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.666     2.960    design_ocr_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X34Y38         FDRE                                         r  design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.518     3.478 r  design_ocr_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1711, routed)       10.780    14.258    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/s00_axi_aresetn
    SLICE_X104Y72        LUT6 (Prop_lut6_I0_O)        0.124    14.382 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j[0]_i_4__18/O
                         net (fo=1, routed)           0.000    14.382    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j[0]_i_4__18_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.915 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[0]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    14.915    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[0]_i_1__27_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[4]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.032    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[4]_i_1__27_n_0
    SLICE_X104Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.149 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[8]_i_1__27/CO[3]
                         net (fo=1, routed)           0.009    15.158    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[8]_i_1__27_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.275 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[12]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.275    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[12]_i_1__27_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.392 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[16]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.392    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[16]_i_1__27_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.509 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[20]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.509    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[20]_i_1__27_n_0
    SLICE_X104Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.626 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[24]_i_1__27/CO[3]
                         net (fo=1, routed)           0.000    15.626    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[24]_i_1__27_n_0
    SLICE_X104Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.941 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[28]_i_1__27/O[3]
                         net (fo=1, routed)           0.000    15.941    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[28]_i_1__27_n_4
    SLICE_X104Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.598    16.777    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/s00_axi_aclk
    SLICE_X104Y79        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[31]/C
                         clock pessimism              0.115    16.892    
                         clock uncertainty           -0.213    16.679    
    SLICE_X104Y79        FDRE (Setup_fdre_C_D)        0.109    16.788    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/j_reg[31]
  -------------------------------------------------------------------
                         required time                         16.788    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.647ns  (logic 7.033ns (55.609%)  route 5.614ns (44.391%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 16.712 - 14.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.900     3.194    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X59Y112        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.456     3.650 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/Q
                         net (fo=24, routed)          2.398     6.048    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/y1_reg[13][2]
    SLICE_X85Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.172 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47/O
                         net (fo=1, routed)           0.000     6.172    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47_n_0
    SLICE_X85Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     6.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15/O
                         net (fo=1, routed)           0.819     7.208    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15_n_0
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.831    11.039 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1/P[14]
                         net (fo=2, routed)           1.694    12.733    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_n_91
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.857 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10/O
                         net (fo=1, routed)           0.000    12.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.389    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.503    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.617    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.951 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][15]_i_6/O[1]
                         net (fo=8, routed)           0.703    14.654    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_2_in[13]
    SLICE_X61Y82         LUT6 (Prop_lut6_I3_O)        0.303    14.957 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][15]_i_4/O
                         net (fo=1, routed)           0.000    14.957    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][15]_i_4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.507 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.507    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][15]_i_1_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.841 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.841    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]_i_2_n_6
    SLICE_X61Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.533    16.712    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/s00_axi_aclk
    SLICE_X61Y83         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]/C
                         clock pessimism              0.129    16.841    
                         clock uncertainty           -0.213    16.628    
    SLICE_X61Y83         FDRE (Setup_fdre_C_D)        0.062    16.690    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         16.690    
                         arrival time                         -15.841    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.746ns  (logic 6.896ns (54.102%)  route 5.850ns (45.898%))
  Logic Levels:           10  (CARRY4=6 DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 16.857 - 14.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.904     3.198    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X54Y102        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     3.716 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/Q
                         net (fo=24, routed)          2.296     6.012    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[6][13]
    SLICE_X85Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.136 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6/O
                         net (fo=1, routed)           0.000     6.136    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6_n_0
    SLICE_X85Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.374 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10/O
                         net (fo=1, routed)           1.190     7.565    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.830    11.395 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2/P[14]
                         net (fo=2, routed)           1.095    12.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_n_91
    SLICE_X98Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.040 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6/CO[3]
                         net (fo=1, routed)           0.009    13.049    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.283 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.283    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6_n_0
    SLICE_X98Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.606 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6/O[1]
                         net (fo=16, routed)          1.260    14.865    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][15]_i_7__6_n_6
    SLICE_X106Y84        LUT5 (Prop_lut5_I0_O)        0.306    15.171 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][15]_i_4__18/O
                         net (fo=1, routed)           0.000    15.171    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][15]_i_4__18_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.721 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    15.721    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.944 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]_i_2__12/O[0]
                         net (fo=1, routed)           0.000    15.944    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][17]_i_2__12_n_7
    SLICE_X106Y85        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.678    16.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X106Y85        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][16]/C
                         clock pessimism              0.129    16.986    
                         clock uncertainty           -0.213    16.773    
    SLICE_X106Y85        FDRE (Setup_fdre_C_D)        0.062    16.835    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][16]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                         -15.944    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.600ns  (logic 6.922ns (54.934%)  route 5.678ns (45.066%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 16.711 - 14.000 ) 
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.900     3.194    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X59Y112        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.456     3.650 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[13][2]/Q
                         net (fo=24, routed)          2.398     6.048    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/y1_reg[13][2]
    SLICE_X85Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.172 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47/O
                         net (fo=1, routed)           0.000     6.172    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_47_n_0
    SLICE_X85Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     6.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15/O
                         net (fo=1, routed)           0.819     7.208    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_i_15_n_0
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.831    11.039 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1/P[14]
                         net (fo=2, routed)           1.694    12.733    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_1_out__1_n_91
    SLICE_X65Y83         LUT2 (Prop_lut2_I0_O)        0.124    12.857 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10/O
                         net (fo=1, routed)           0.000    12.857    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[5][3]_i_10_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.389 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.389    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][3]_i_6_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.503    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][7]_i_6_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.617 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.617    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][11]_i_6_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.951 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[5][15]_i_6/O[1]
                         net (fo=8, routed)           0.767    14.718    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/p_2_in[13]
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.303    15.021 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[7][15]_i_4/O
                         net (fo=1, routed)           0.000    15.021    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt[7][15]_i_4_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.571 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.571    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][15]_i_1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.794 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]_i_2/O[0]
                         net (fo=1, routed)           0.000    15.794    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][17]_i_2_n_7
    SLICE_X59Y86         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.532    16.711    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/s00_axi_aclk
    SLICE_X59Y86         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][16]/C
                         clock pessimism              0.129    16.840    
                         clock uncertainty           -0.213    16.627    
    SLICE_X59Y86         FDRE (Setup_fdre_C_D)        0.062    16.689    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/w_nxt_reg[7][16]
  -------------------------------------------------------------------
                         required time                         16.689    
                         arrival time                         -15.794    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.740ns  (logic 6.890ns (54.080%)  route 5.850ns (45.920%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 16.856 - 14.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.904     3.198    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X54Y102        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.518     3.716 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y1_reg[6][13]/Q
                         net (fo=24, routed)          2.296     6.012    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/y1_reg[6][13]
    SLICE_X85Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.136 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6/O
                         net (fo=1, routed)           0.000     6.136    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_24__6_n_0
    SLICE_X85Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.374 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10/O
                         net (fo=1, routed)           1.190     7.565    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_i_4__10_n_0
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_B[13]_P[14])
                                                      3.830    11.395 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2/P[14]
                         net (fo=2, routed)           1.095    12.490    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/p_1_out__2_n_91
    SLICE_X98Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.040 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6/CO[3]
                         net (fo=1, routed)           0.009    13.049    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][3]_i_7__6_n_0
    SLICE_X98Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.166 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6/CO[3]
                         net (fo=1, routed)           0.000    13.166    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][7]_i_7__6_n_0
    SLICE_X98Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.489 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6/O[1]
                         net (fo=16, routed)          1.260    14.748    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[4][11]_i_7__6_n_6
    SLICE_X106Y83        LUT5 (Prop_lut5_I0_O)        0.306    15.054 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][11]_i_4__18/O
                         net (fo=1, routed)           0.000    15.054    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt[2][11]_i_4__18_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.604 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][11]_i_1__16/CO[3]
                         net (fo=1, routed)           0.000    15.604    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][11]_i_1__16_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.938 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16/O[1]
                         net (fo=1, routed)           0.000    15.938    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][15]_i_1__16_n_6
    SLICE_X106Y84        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.677    16.856    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/s00_axi_aclk
    SLICE_X106Y84        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][13]/C
                         clock pessimism              0.129    16.985    
                         clock uncertainty           -0.213    16.772    
    SLICE_X106Y84        FDRE (Setup_fdre_C_D)        0.062    16.834    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/w_nxt_reg[2][13]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_fpga_0 rise@14.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 6.641ns (51.915%)  route 6.151ns (48.085%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 16.734 - 14.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.420ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.717     3.011    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X87Y63         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.419     3.430 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y2_reg[5][7]/Q
                         net (fo=32, routed)          2.779     6.209    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/y2_reg[5][17][7]
    SLICE_X46Y26         LUT6 (Prop_lut6_I1_O)        0.299     6.508 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out__1_i_11__1/O
                         net (fo=1, routed)           1.396     7.904    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out__1_i_11__1_n_0
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[18])
                                                      3.656    11.560 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out__1/P[18]
                         net (fo=2, routed)           1.156    12.716    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out__1_n_87
    SLICE_X20Y21         LUT2 (Prop_lut2_I0_O)        0.124    12.840 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/i__carry__0_i_4__9/O
                         net (fo=1, routed)           0.000    12.840    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/i__carry__0_i_4__9_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.353 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.353    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out_inferred__2/i__carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.470 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.470    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out_inferred__2/i__carry__1_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.793 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_1_out_inferred__2/i__carry__2/O[1]
                         net (fo=4, routed)           0.820    14.613    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/p_2_in[13]
    SLICE_X25Y23         LUT6 (Prop_lut6_I1_O)        0.306    14.919 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt[5][15]_i_8__1/O
                         net (fo=1, routed)           0.000    14.919    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt[5][15]_i_8__1_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.469 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    15.469    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][15]_i_1__1_n_0
    SLICE_X25Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.803 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]_i_2/O[1]
                         net (fo=1, routed)           0.000    15.803    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]_i_2_n_6
    SLICE_X25Y24         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     14.000    14.000 r  
    PS7_X0Y0             PS7                          0.000    14.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    15.088    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.179 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       1.555    16.734    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/s00_axi_aclk
    SLICE_X25Y24         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]/C
                         clock pessimism              0.115    16.849    
                         clock uncertainty           -0.213    16.636    
    SLICE_X25Y24         FDRE (Setup_fdre_C_D)        0.062    16.698    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_3/w_nxt_reg[5][17]
  -------------------------------------------------------------------
                         required time                         16.698    
                         arrival time                         -15.803    
  -------------------------------------------------------------------
                         slack                                  0.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[12][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.047%)  route 0.211ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.591     0.927    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X88Y48         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[12][7]/Q
                         net (fo=1, routed)           0.211     1.279    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[12]__0[7]
    SLICE_X87Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.854     1.220    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X87Y51         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[12][7]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.070     1.260    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/y_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y3_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.547%)  route 0.216ns (60.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.554     0.890    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/s00_axi_aclk
    SLICE_X51Y34         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n3_6/y_reg[8]/Q
                         net (fo=1, routed)           0.216     1.246    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y3_nxt[6]_243[8]
    SLICE_X48Y33         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y3_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.822     1.188    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/s00_axi_aclk
    SLICE_X48Y33         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y3_reg[6][8]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.070     1.223    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/y3_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_nxt_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.923%)  route 0.212ns (60.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.636     0.972    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/s00_axi_aclk
    SLICE_X49Y142        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_nxt_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_nxt_reg[6][3]/Q
                         net (fo=1, routed)           0.212     1.325    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_nxt_reg[6]__0[3]
    SLICE_X51Y139        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.904     1.270    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/s00_axi_aclk
    SLICE_X51Y139        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_reg[6][3]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X51Y139        FDRE (Hold_fdre_C_D)         0.070     1.301    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_6/w_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.488%)  route 0.157ns (51.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.628     0.964    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X50Y132        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y132        FDRE (Prop_fdre_C_Q)         0.148     1.112 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[4][12]/Q
                         net (fo=1, routed)           0.157     1.269    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[4]__0[12]
    SLICE_X49Y131        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.901     1.267    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X49Y131        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[4][12]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y131        FDRE (Hold_fdre_C_D)         0.017     1.245    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_nxt_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.654%)  route 0.224ns (61.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.580     0.916    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/s00_axi_aclk
    SLICE_X60Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_nxt_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_nxt_reg[15][0]/Q
                         net (fo=1, routed)           0.224     1.280    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_nxt_reg[15]__0[0]
    SLICE_X64Y47         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.854     1.220    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/s00_axi_aclk
    SLICE_X64Y47         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_reg[15][0]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.066     1.256    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_2/w_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.358%)  route 0.217ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.629     0.965    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X53Y116        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[1][1]/Q
                         net (fo=1, routed)           0.217     1.323    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[1]__0[1]
    SLICE_X48Y114        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.905     1.271    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X48Y114        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[1][1]/C
                         clock pessimism             -0.039     1.232    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.066     1.298    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.969%)  route 0.230ns (62.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.584     0.920    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X81Y50         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y50         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[5][0]/Q
                         net (fo=1, routed)           0.230     1.291    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_nxt_reg[5]__0[0]
    SLICE_X83Y46         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.858     1.224    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/s00_axi_aclk
    SLICE_X83Y46         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[5][0]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X83Y46         FDRE (Hold_fdre_C_D)         0.070     1.264    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_14/w_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[15][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.482%)  route 0.216ns (60.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.624     0.960    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X51Y128        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[15][13]/Q
                         net (fo=1, routed)           0.216     1.317    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_nxt_reg[15]__0[13]
    SLICE_X46Y129        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.899     1.265    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/s00_axi_aclk
    SLICE_X46Y129        FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[15][13]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X46Y129        FDRE (Hold_fdre_C_D)         0.063     1.289    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n1_13/w_reg[15][13]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.306%)  route 0.190ns (53.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.552     0.888    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X50Y96         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][5]/Q
                         net (fo=1, routed)           0.190     1.242    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2]__0[5]
    SLICE_X42Y95         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.824     1.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.059     1.214    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.286%)  route 0.215ns (56.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.552     0.888    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X50Y95         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2][2]/Q
                         net (fo=1, routed)           0.215     1.266    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_nxt_reg[2]__0[2]
    SLICE_X47Y93         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_ocr_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29669, routed)       0.824     1.190    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/s00_axi_aclk
    SLICE_X47Y93         FDRE                                         r  design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.076     1.231    design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/w_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_ocr_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  design_ocr_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X4Y42     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_6/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X4Y50     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_2/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X4Y33     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_5/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y31     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_1/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y29     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_4/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X2Y48     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_7/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y44     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_3/temp1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X3Y28     design_ocr_i/neural_network_0/inst/neural_network_v1_1_S00_AXI_inst/network_rtl_int/n2_0/temp1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X31Y42    design_ocr_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X32Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X32Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X32Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X32Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y64    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X32Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X30Y61    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         7.000       6.020      SLICE_X26Y66    design_ocr_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



