*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/bbialkowski/VDIC/.dvt/lab04_part02.build
    -F /home/student/bbialkowski/VDIC/lab04part02/tb/tb.f
*** Done analyzing build configuration [13 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/bbialkowski/VDIC/lab04part02/tb/fifomult2024_tb_pkg.svh ...
Loading (2) /home/student/bbialkowski/VDIC/lab04part02/tb/classes/coverage.svh ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/classes/coverage.svh [24 ms, 95 lines, SystemVerilog_2012] ...
Loading (3) /home/student/bbialkowski/VDIC/lab04part02/tb/classes/tpgen.svh ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/classes/tpgen.svh [2 ms, 106 lines, SystemVerilog_2012] ...
Loading (4) /home/student/bbialkowski/VDIC/lab04part02/tb/classes/scoreboard.svh ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/classes/scoreboard.svh [6 ms, 223 lines, SystemVerilog_2012] ...
Loading (5) /home/student/bbialkowski/VDIC/lab04part02/tb/classes/testbench.svh ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/classes/testbench.svh [1 ms, 29 lines, SystemVerilog_2012] ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/fifomult2024_tb_pkg.svh [0 ms, 26 lines, SystemVerilog_2012] ...
Loading (6) /home/student/bbialkowski/VDIC/common/fifomult2024.svp ...
Done /home/student/bbialkowski/VDIC/common/fifomult2024.svp [1 ms, 167 lines, SystemVerilog_2012] ...
Loading (7) /home/student/bbialkowski/VDIC/lab04part02/tb/fifomult2024_bfm.sv ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/fifomult2024_bfm.sv [3 ms, 109 lines, SystemVerilog_2012] ...
Loading (8) /home/student/bbialkowski/VDIC/lab04part02/tb/top.sv ...
Done /home/student/bbialkowski/VDIC/lab04part02/tb/top.sv [2 ms, 42 lines, SystemVerilog_2012] ...
*** Done invocation #1 [34 ms] ***
*** Done parsing [LT 14 ms, PT 34.0 ms] ***
*** Total number of lines [797] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Files summary [8 total, 8 unique, 0 optimized] ***
*** Done SystemVerilog build [47 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file

*** Top design candidates: work.top
Performing mixed post full build step (MIXED - ELAB) [210 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [53 ms] ...
Performing mixed post full build step (VLOG - ELPC) [51 ms] ...
Performing mixed post full build step (VLOG - US) [52 ms] ...
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 56 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'rst_n' is never used
    at line 57 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in' is never used
    at line 58 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_parity' is never used
    at line 59 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_valid' is never used
    at line 60 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'busy_out' is never used
    at line 61 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out' is never used
    at line 62 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out_parity' is never used
    at line 63 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_out_valid' is never used
    at line 64 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Warning: SIGNAL_NEVER_USED: Signal 'data_in_parity_error' is never used
    at line 65 in /home/student/bbialkowski/VDIC/common/fifomult2024.svp [compile index 6]

*** Done mixed mode extension build [559 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [3 ms] ***
*** Total build time [638 ms] ***
