# Logic-Circuits-Course-Final-Project-Verilog
An elevator circuit designed and implemented in Verilog for my Logic Circuits course Final Project
