
*** Running vivado
    with args -log UART2PWM_comparator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART2PWM_comparator_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART2PWM_comparator_0_0.tcl -notrace
Command: synth_design -top UART2PWM_comparator_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'UART2PWM_comparator_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13736
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2370.625 ; gain = 0.000 ; free physical = 16516 ; free virtual = 24052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART2PWM_comparator_0_0' [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_comparator_0_0/synth/UART2PWM_comparator_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'comparator' [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/comparator.vhd:10]
WARNING: [Synth 8-614] signal 'a_sig' is read in the process but is not in the sensitivity list [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/comparator.vhd:15]
WARNING: [Synth 8-614] signal 'b_sig' is read in the process but is not in the sensitivity list [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/comparator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'comparator' (1#1) [/home/therk/emb_sys_vivado/project_2/project_2.srcs/sources_1/imports/components/comparator.vhd:10]
INFO: [Synth 8-6155] done synthesizing module 'UART2PWM_comparator_0_0' (2#1) [/home/therk/emb_sys_vivado/blocks/UART2PWM/ip/UART2PWM_comparator_0_0/synth/UART2PWM_comparator_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2371.520 ; gain = 0.895 ; free physical = 18092 ; free virtual = 25599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2386.363 ; gain = 15.738 ; free physical = 17999 ; free virtual = 25506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.367 ; gain = 23.742 ; free physical = 17990 ; free virtual = 25498
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2403.273 ; gain = 32.648 ; free physical = 17982 ; free virtual = 25491
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2564.023 ; gain = 193.398 ; free physical = 17479 ; free virtual = 25059
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2564.023 ; gain = 193.398 ; free physical = 17458 ; free virtual = 25038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17458 ; free virtual = 25039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |     2|
|3     |LUT4   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    32|
|2     |  inst   |comparator |    32|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17285 ; free virtual = 24905
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.031 ; gain = 201.406 ; free physical = 17291 ; free virtual = 24910
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.039 ; gain = 201.406 ; free physical = 17287 ; free virtual = 24909
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.969 ; gain = 0.000 ; free physical = 17416 ; free virtual = 25050
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.656 ; gain = 0.000 ; free physical = 17140 ; free virtual = 24792
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2654.656 ; gain = 284.137 ; free physical = 17272 ; free virtual = 24918
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_comparator_0_0_synth_1/UART2PWM_comparator_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/UART2PWM_comparator_0_0_synth_1/UART2PWM_comparator_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART2PWM_comparator_0_0_utilization_synth.rpt -pb UART2PWM_comparator_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 08:26:25 2024...
