../STM32_WPAN/Target/linklayer_plat.c:61:6:LINKLAYER_PLAT_ClockInit	8	static
../STM32_WPAN/Target/linklayer_plat.c:82:6:LINKLAYER_PLAT_DelayUs	8	static,ignoring_inline_asm
../STM32_WPAN/Target/linklayer_plat.c:97:6:LINKLAYER_PLAT_Assert	0	static
../STM32_WPAN/Target/linklayer_plat.c:107:6:LINKLAYER_PLAT_WaitHclkRdy	8	static
../STM32_WPAN/Target/linklayer_plat.c:118:6:LINKLAYER_PLAT_AclkCtrl	8	static
../STM32_WPAN/Target/linklayer_plat.c:140:6:LINKLAYER_PLAT_GetRNG	32	static
../STM32_WPAN/Target/linklayer_plat.c:167:6:LINKLAYER_PLAT_SetupRadioIT	8	static
../STM32_WPAN/Target/linklayer_plat.c:179:6:LINKLAYER_PLAT_SetupSwLowIT	8	static
../STM32_WPAN/Target/linklayer_plat.c:192:6:LINKLAYER_PLAT_TriggerSwLowIT	8	static
../STM32_WPAN/Target/linklayer_plat.c:233:6:LINKLAYER_PLAT_EnableIRQ	0	static,ignoring_inline_asm
../STM32_WPAN/Target/linklayer_plat.c:249:6:LINKLAYER_PLAT_DisableIRQ	0	static,ignoring_inline_asm
../STM32_WPAN/Target/linklayer_plat.c:270:6:LINKLAYER_PLAT_EnableSpecificIRQ	8	static,ignoring_inline_asm
../STM32_WPAN/Target/linklayer_plat.c:317:6:LINKLAYER_PLAT_DisableSpecificIRQ	8	static,ignoring_inline_asm
../STM32_WPAN/Target/linklayer_plat.c:361:6:LINKLAYER_PLAT_EnableRadioIT	0	static
../STM32_WPAN/Target/linklayer_plat.c:379:6:LINKLAYER_PLAT_DisableRadioIT	0	static
../STM32_WPAN/Target/linklayer_plat.c:397:6:LINKLAYER_PLAT_StartRadioEvt	0	static
../STM32_WPAN/Target/linklayer_plat.c:411:6:LINKLAYER_PLAT_StopRadioEvt	0	static
../STM32_WPAN/Target/linklayer_plat.c:425:6:LINKLAYER_PLAT_RCOStartClbr	8	static
../STM32_WPAN/Target/linklayer_plat.c:444:6:LINKLAYER_PLAT_RCOStopClbr	8	static
../STM32_WPAN/Target/linklayer_plat.c:463:6:LINKLAYER_PLAT_RequestTemperature	0	static
../STM32_WPAN/Target/linklayer_plat.c:472:6:LINKLAYER_PLAT_EnableOSContextSwitch	0	static
../STM32_WPAN/Target/linklayer_plat.c:481:6:LINKLAYER_PLAT_DisableOSContextSwitch	0	static
../STM32_WPAN/Target/linklayer_plat.c:490:6:LINKLAYER_PLAT_SCHLDR_TIMING_UPDATE_NOT	0	static
