From dbe8408130f7c639cf9b902b362fa610d4f9ff4e Mon Sep 17 00:00:00 2001
From: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>
Date: Mon, 1 Jul 2019 06:11:45 -0400
Subject: [DEVICE-TREE-XLNX PATCH 1/2] Remove the spp/emu dtsi files

Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com>
---
 .../2019.2/BOARD/versal-emu-itr8-cn13940875.dtsi   | 103 ----------
 .../2019.2/BOARD/versal-spp-itr8-cn13940875.dtsi   | 209 ---------------------
 .../kernel_dtsi/2019.2/versal/versal-spp-pm.dtsi   | 209 ---------------------
 3 files changed, 521 deletions(-)
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/versal-emu-itr8-cn13940875.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/BOARD/versal-spp-itr8-cn13940875.dtsi
 delete mode 100644 device_tree/data/kernel_dtsi/2019.2/versal/versal-spp-pm.dtsi

diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-emu-itr8-cn13940875.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-emu-itr8-cn13940875.dtsi
deleted file mode 100644
index b3c1a55..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-emu-itr8-cn13940875.dtsi
+++ /dev/null
@@ -1,103 +0,0 @@
-/ {
-	compatible = "xlnx,versal-emu-itr8", "xlnx,versal-emu", "xlnx,versal";
-	#address-cells = <2>;
-	#size-cells = <2>;
-	model = "Xilinx Versal EMU ITR8 HW 4.0";
-
-	aliases {
-		serial0 = &serial0;
-		mmc0 = &sdhci0;
-		mmc1 = &sdhci1;
-	};
-
-	chosen {
-		bootargs = "console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,9600n8 clk_ignore_unused maxcpus=1";
-		stdout-path = "serial0:9600";
-	};
-
-	memory@0 {
-		device_type = "memory";
-		reg = <0x0 0x0 0x0 0x80000000>;
-	};
-
-	clk0212: clk0212 {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0x0>;
-		clock-frequency = <212000>;
-	};
-
-	clk25: clk25 {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0x0>;
-		clock-frequency = <25000000>;
-	};
-};
-
-&timer {
-        clock-frequency = <440000>;
-};
-
-&serial0 {
-        status = "okay";
-        clocks = <&clk0212 &clk0212>;
-	current-speed = <9600>;
-};
-
-&lpd_dma_chan0 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan0 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan1 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan2 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan3 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan4 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan5 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan6 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&lpd_dma_chan7 {
-	status = "okay";
-	clocks = <&clk0212 &clk0212>;
-};
-
-&sdhci0 {
-	status = "okay";
-	clocks = <&clk25 &clk25>;
-	xlnx,mio_bank = <0>;
-};
-
-&sdhci1 {
-	status = "okay";
-	clocks = <&clk25 &clk25>;
-	xlnx,mio_bank = <0>;
-};
diff --git a/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-spp-itr8-cn13940875.dtsi b/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-spp-itr8-cn13940875.dtsi
deleted file mode 100644
index 8255823..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/BOARD/versal-spp-itr8-cn13940875.dtsi
+++ /dev/null
@@ -1,209 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal
- *
- * (C) Copyright 2017 - 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-
-/ {
-	compatible = "xlnx,versal-spp-itr8-cn13940875", "xlnx,versal-spp-itr8", "xlnx,versal";
-	model = "Xilinx Versal SPP ITR8 HW 4.0";
-	
-	aliases {
-		serial0 = &serial0;
-		ethernet0 = &gem0;
-		ethernet1 = &gem1;
-		spi0 = &qspi;
-		spi1 = &ospi;
-		spi2 = &spi0;
-		spi3 = &spi1;
-		i2c0 = &i2c0;
-		i2c1 = &i2c1;
-		mmc0 = &sdhci0;
-		mmc1 = &sdhci1;
-		usb0 = &usb0;
-	};
-	
-	memory@0 {
-		device_type = "memory";
-		reg = <0 0 0 0x80000000>;
-	};
-	chosen {
-		bootargs = "rdinit=/bin/sh console=ttyAMA0 earlycon=pl011,mmio32,0xFF000000,115200n8 clk_ignore_unused maxcpus=1";
-		stdout-path = "serial0:115200";
-	};
-	
-	clk25: clk25 {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <25000000>;
-	};
-
-	clk100: clk100 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <100000000>;
-	};
-
-	clk125: clk125 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <125000000>;
-	};
-
-	clk200: clk200 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <200000000>;
-	};
-};
-
-&timer {
-	clock-frequency = <2720000>;
-};
-
-&serial0 {
-	status = "okay";
-	clocks = <&clk25 &clk25>;
-};
-
-&lpd_dma_chan0 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan1 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan2 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan3 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan4 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan5 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan6 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&lpd_dma_chan7 {
-	status = "okay";
-	clocks = <&clk100 &clk100>;
-};
-
-&usb0 {
-	status = "okay";
-	clocks = <&clk125 &clk125>;
-};
-
-&dwc3_0 {
-	status = "okay";
-	dr_mode = "host";
-	snps,usb3_lpm_capable;
-	phy-names = "usb3-phy";
-	maximum-speed = "high-speed";
-};
-
-&gem0 {
-	status = "okay";
-	clocks = <&clk125 &clk125 &clk125 &clk125>;
-	phy-handle = <&phy0>;
-	phy-mode = "rgmii-id";
-        phy0: phy@0 {
-		reg = <0x0>;
-		max-speed = <100>;
-		ti,rx-internal-delay = <0xb>;
-		ti,tx-internal-delay = <0xa>;
-		ti,fifo-depth = <0x1>;
-		ti,dp83867-rxctrl-strap-quirk;
-	};
-};
-
-&gem1 {
-	status = "okay";
-	clocks = <&clk125 &clk125 &clk125 &clk125>;
-	phy-handle = <&phy1>;
-	phy-mode = "rgmii-id";
-        phy1: phy@1 {
-		reg = <0x1>;
-		max-speed = <100>;
-		ti,rx-internal-delay = <0xb>;
-		ti,tx-internal-delay = <0xa>;
-		ti,fifo-depth = <0x1>;
-		ti,dp83867-rxctrl-strap-quirk;
-	};
-};
-
-&sdhci0 {
-	status = "okay";
-	clocks = <&clk25 &clk25>;
-	no-1-8-v;
-	xlnx,mio_bank = <0>;
-};
-
-&sdhci1 {
-	status = "okay";
-	clocks = <&clk25 &clk25>;
-	no-1-8-v;
-	xlnx,mio_bank = <0>;
-};
-
-&qspi {
-	status = "okay";
-	num-cs = <0x1>;
-	reg = <0x0 0xf1030000 0x0 0x1000>;
-	clocks = <&clk125 &clk125>;
-	is-dual = <1>;
-	spi-rx-bus-width = <4>;
-	spi-tx-bus-width = <4>;
-	
-	flash@0 {
-		compatible = "n25q512a", "micron,m25p80", "spi-flash";
-		reg = <0x0>;
-		spi-tx-bus-width = <1>;
-		spi-rx-bus-width = <4>;
-		spi-max-frequency = <108000000>;
-
-		partitions {
-			compatible = "fixed-partitions";
-			#address-cells = <1>;
-			#size-cells = <1>;
-
-			partition@0 {
-				label = "qspi-fsbl-uboot";
-				reg = <0x0 0x100000>;
-			};
-			partition@100000 {
-				label = "qspi-linux";
-				reg = <0x100000 0x500000>;
-			};
-			partition@600000 {
-				label = "qspi-device-tree";
-				reg = <0x600000 0x20000>;
-			};
-			partition@620000 {
-				label = "qspi-rootfs";
-				reg = <0x620000 0x5E0000>;
-			};
-		};
-	};
-};
diff --git a/device_tree/data/kernel_dtsi/2019.2/versal/versal-spp-pm.dtsi b/device_tree/data/kernel_dtsi/2019.2/versal/versal-spp-pm.dtsi
deleted file mode 100644
index 04b7940..0000000
--- a/device_tree/data/kernel_dtsi/2019.2/versal/versal-spp-pm.dtsi
+++ /dev/null
@@ -1,209 +0,0 @@
-// SPDX-License-Identifier: GPL-2.0
-/*
- * dts file for Xilinx Versal with PM
- *
- * (C) Copyright 2017 - 2019, Xilinx, Inc.
- *
- * Michal Simek <michal.simek@xilinx.com>
- */
-
-/ {
-	alt_ref_clk: alt_ref_clk {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <33333333>;
-	};
-
-	pl_alt_ref_clk: pl_alt_ref_clk {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <33333333>;
-	};
-
-	ref_clk: ref_clk {
-		u-boot,dm-pre-reloc;
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <33333333>;
-	};
-
-	firmware {
-		versal_firmware: versal-firmware {
-			compatible = "xlnx,versal-firmware-wip";
-			u-boot,dm-pre-reloc;
-			method = "smc";
-			#power-domain-cells = <1>;
-
-			versal_clk: clock-controller {
-				u-boot,dm-pre-reloc;
-				#clock-cells = <1>;
-				compatible = "xlnx,versal-clk";
-				clocks = <&ref_clk>, <&alt_ref_clk>, <&pl_alt_ref_clk>;
-				clock-names = "ref_clk", "alt_ref_clk", "pl_alt_ref_clk";
-			};
-
-			zynqmp_power: zynqmp-power {
-				compatible = "xlnx,zynqmp-power";
-				interrupt-parent = <&gic>;
-				interrupts = <0 30 4>;
-				mboxes = <&ipi_mailbox_pmu1 0>,
-					 <&ipi_mailbox_pmu1 1>;
-				mbox-names = "tx", "rx";
-			};
-		};
-	};
-
-	zynqmp_ipi {
-		compatible = "xlnx,zynqmp-ipi-mailbox";
-		interrupt-parent = <&gic>;
-		interrupts = <0 30 4>;
-		xlnx,ipi-id = <2>;
-		#address-cells = <2>;
-		#size-cells = <2>;
-		ranges;
-
-		ipi_mailbox_pmu1: mailbox@ff3f0440 {
-			reg = <0 0xff3f0440 0 0x20>,
-			      <0 0xff3f0460 0 0x20>,
-			      <0 0xff3f0280 0 0x20>,
-			      <0 0xff3f02a0 0 0x20>;
-			reg-names = "local_request_region", "local_response_region",
-				    "remote_request_region", "remote_response_region";
-			#mbox-cells = <1>;
-			xlnx,ipi-id = <1>;
-		};
-	};
-};
-
-&cpu0 {
-	clocks = <&versal_clk 77>;
-};
-
-&can0 {
-	clocks = <&versal_clk 96>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822401f>;
-};
-
-&can1 {
-	clocks = <&versal_clk 97>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224020>;
-};
-
-&gem0 {
-	clocks = <&versal_clk 82>, <&versal_clk 88>, <&versal_clk 49>, <&versal_clk 48>, <&versal_clk 43>;
-	power-domains = <&versal_firmware 0x18224019>;
-};
-
-&gem1 {
-	clocks = <&versal_clk 82>, <&versal_clk 89>, <&versal_clk 51>, <&versal_clk 50>, <&versal_clk 43>;
-	power-domains = <&versal_firmware 0x1822401a>;
-};
-
-&gpio {
-	clocks = <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224023>;
-};
-
-&i2c0 {
-	clocks = <&versal_clk 98>;
-	power-domains = <&versal_firmware 0x1822401d>;
-};
-
-&i2c1 {
-	clocks = <&versal_clk 99>;
-	power-domains = <&versal_firmware 0x1822401e>;
-};
-
-&lpd_dma_chan0 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224035>;
-};
-
-&lpd_dma_chan1 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224036>;
-};
-
-&lpd_dma_chan2 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224037>;
-};
-
-&lpd_dma_chan3 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224038>;
-};
-
-&lpd_dma_chan4 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224039>;
-};
-
-&lpd_dma_chan5 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822403a>;
-};
-
-&lpd_dma_chan6 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822403b>;
-};
-
-&lpd_dma_chan7 {
-	clocks = <&versal_clk 81>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822403c>;
-};
-
-&qspi {
-	clocks = <&versal_clk 57>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822402b>;
-};
-
-&ospi {
-	clocks = <&versal_clk 58>, <&versal_clk 82>;
-};
-
-&rtc {
-	power-domains = <&versal_firmware 0x18224034>;
-};
-
-&serial0 {
-	clocks = <&versal_clk 92>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224021>;
-};
-
-&serial1 {
-	clocks = <&versal_clk 93>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x18224022>;
-};
-
-&sdhci0 {
-	clocks = <&versal_clk 59>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822402e>;
-};
-
-&sdhci1 {
-	clocks = <&versal_clk 60>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822402f>;
-};
-
-&spi0 {
-	clocks = <&versal_clk 94>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822401b>;
-};
-
-&spi1 {
-	clocks = <&versal_clk 95>, <&versal_clk 82>;
-	power-domains = <&versal_firmware 0x1822401c>;
-};
-
-&usb0 {
-	clocks = <&versal_clk 91>, <&versal_clk 104>;
-	power-domains = <&versal_firmware 0x18224018>;
-};
-
-&watchdog {
-	clocks = <&versal_clk 82>;
-};
-- 
1.8.3.1

