
standalone_IoT-ver_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fec4  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b48  0800ff80  0800ff80  00010f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010ac8  08010ac8  0001236c  2**0
                  CONTENTS
  4 .ARM          00000008  08010ac8  08010ac8  00011ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ad0  08010ad0  0001236c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ad0  08010ad0  00011ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ad4  08010ad4  00011ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000036c  20000000  08010ad8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c98  2000036c  08010e44  0001236c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001004  08010e44  00013004  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0001236c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020e38  00000000  00000000  00012394  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004048  00000000  00000000  000331cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b18  00000000  00000000  00037218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001541  00000000  00000000  00038d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002276f  00000000  00000000  0003a271  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000227a8  00000000  00000000  0005c9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d503f  00000000  00000000  0007f188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001541c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007588  00000000  00000000  0015420c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0015b794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000036c 	.word	0x2000036c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800ff68 	.word	0x0800ff68

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000370 	.word	0x20000370
 8000100:	0800ff68 	.word	0x0800ff68

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f855 	bl	80014e8 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ff95 	bl	8001378 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f847 	bl	80014e8 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f83d 	bl	80014e8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 ffbf 	bl	8001400 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 ffb5 	bl	8001400 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f001 ff94 	bl	8002430 <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f001 ff8f 	bl	8002430 <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	d434      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051a:	469b      	mov	fp, r3
 800051c:	4653      	mov	r3, sl
 800051e:	465a      	mov	r2, fp
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83b      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e079      	b.n	800062a <__udivmoddi4+0x146>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e076      	b.n	8000630 <__udivmoddi4+0x14c>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e029      	b.n	80005b0 <__udivmoddi4+0xcc>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	469b      	mov	fp, r3
 8000588:	2320      	movs	r3, #32
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	4652      	mov	r2, sl
 800058e:	40da      	lsrs	r2, r3
 8000590:	4641      	mov	r1, r8
 8000592:	0013      	movs	r3, r2
 8000594:	464a      	mov	r2, r9
 8000596:	408a      	lsls	r2, r1
 8000598:	0017      	movs	r7, r2
 800059a:	4642      	mov	r2, r8
 800059c:	431f      	orrs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d9c3      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	9200      	str	r2, [sp, #0]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	4643      	mov	r3, r8
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0d8      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b6:	07fb      	lsls	r3, r7, #31
 80005b8:	0872      	lsrs	r2, r6, #1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4646      	mov	r6, r8
 80005be:	087b      	lsrs	r3, r7, #1
 80005c0:	e00e      	b.n	80005e0 <__udivmoddi4+0xfc>
 80005c2:	42ab      	cmp	r3, r5
 80005c4:	d101      	bne.n	80005ca <__udivmoddi4+0xe6>
 80005c6:	42a2      	cmp	r2, r4
 80005c8:	d80c      	bhi.n	80005e4 <__udivmoddi4+0x100>
 80005ca:	1aa4      	subs	r4, r4, r2
 80005cc:	419d      	sbcs	r5, r3
 80005ce:	2001      	movs	r0, #1
 80005d0:	1924      	adds	r4, r4, r4
 80005d2:	416d      	adcs	r5, r5
 80005d4:	2100      	movs	r1, #0
 80005d6:	3e01      	subs	r6, #1
 80005d8:	1824      	adds	r4, r4, r0
 80005da:	414d      	adcs	r5, r1
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d006      	beq.n	80005ee <__udivmoddi4+0x10a>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d9ee      	bls.n	80005c2 <__udivmoddi4+0xde>
 80005e4:	3e01      	subs	r6, #1
 80005e6:	1924      	adds	r4, r4, r4
 80005e8:	416d      	adcs	r5, r5
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1f8      	bne.n	80005e0 <__udivmoddi4+0xfc>
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	465b      	mov	r3, fp
 80005f4:	1900      	adds	r0, r0, r4
 80005f6:	4169      	adcs	r1, r5
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db24      	blt.n	8000646 <__udivmoddi4+0x162>
 80005fc:	002b      	movs	r3, r5
 80005fe:	465a      	mov	r2, fp
 8000600:	4644      	mov	r4, r8
 8000602:	40d3      	lsrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	db2a      	blt.n	8000668 <__udivmoddi4+0x184>
 8000612:	0026      	movs	r6, r4
 8000614:	409e      	lsls	r6, r3
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4647      	mov	r7, r8
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e79e      	b.n	8000568 <__udivmoddi4+0x84>
 800062a:	42a3      	cmp	r3, r4
 800062c:	d8bc      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 800062e:	e782      	b.n	8000536 <__udivmoddi4+0x52>
 8000630:	4642      	mov	r2, r8
 8000632:	2320      	movs	r3, #32
 8000634:	2100      	movs	r1, #0
 8000636:	1a9b      	subs	r3, r3, r2
 8000638:	2200      	movs	r2, #0
 800063a:	9100      	str	r1, [sp, #0]
 800063c:	9201      	str	r2, [sp, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	40da      	lsrs	r2, r3
 8000642:	9201      	str	r2, [sp, #4]
 8000644:	e785      	b.n	8000552 <__udivmoddi4+0x6e>
 8000646:	4642      	mov	r2, r8
 8000648:	2320      	movs	r3, #32
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	002a      	movs	r2, r5
 800064e:	4646      	mov	r6, r8
 8000650:	409a      	lsls	r2, r3
 8000652:	0023      	movs	r3, r4
 8000654:	40f3      	lsrs	r3, r6
 8000656:	4644      	mov	r4, r8
 8000658:	4313      	orrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	dad4      	bge.n	8000612 <__udivmoddi4+0x12e>
 8000668:	4642      	mov	r2, r8
 800066a:	002f      	movs	r7, r5
 800066c:	2320      	movs	r3, #32
 800066e:	0026      	movs	r6, r4
 8000670:	4097      	lsls	r7, r2
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	003b      	movs	r3, r7
 8000678:	4333      	orrs	r3, r6
 800067a:	e7cd      	b.n	8000618 <__udivmoddi4+0x134>

0800067c <__aeabi_dadd>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	4657      	mov	r7, sl
 8000680:	464e      	mov	r6, r9
 8000682:	4645      	mov	r5, r8
 8000684:	46de      	mov	lr, fp
 8000686:	b5e0      	push	{r5, r6, r7, lr}
 8000688:	b083      	sub	sp, #12
 800068a:	9000      	str	r0, [sp, #0]
 800068c:	9101      	str	r1, [sp, #4]
 800068e:	030c      	lsls	r4, r1, #12
 8000690:	004f      	lsls	r7, r1, #1
 8000692:	0fce      	lsrs	r6, r1, #31
 8000694:	0a61      	lsrs	r1, r4, #9
 8000696:	9c00      	ldr	r4, [sp, #0]
 8000698:	031d      	lsls	r5, r3, #12
 800069a:	0f64      	lsrs	r4, r4, #29
 800069c:	430c      	orrs	r4, r1
 800069e:	9900      	ldr	r1, [sp, #0]
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	00c8      	lsls	r0, r1, #3
 80006a6:	0059      	lsls	r1, r3, #1
 80006a8:	0d4b      	lsrs	r3, r1, #21
 80006aa:	4699      	mov	r9, r3
 80006ac:	9a00      	ldr	r2, [sp, #0]
 80006ae:	9b01      	ldr	r3, [sp, #4]
 80006b0:	0a6d      	lsrs	r5, r5, #9
 80006b2:	0fd9      	lsrs	r1, r3, #31
 80006b4:	0f53      	lsrs	r3, r2, #29
 80006b6:	432b      	orrs	r3, r5
 80006b8:	469a      	mov	sl, r3
 80006ba:	9b00      	ldr	r3, [sp, #0]
 80006bc:	0d7f      	lsrs	r7, r7, #21
 80006be:	00da      	lsls	r2, r3, #3
 80006c0:	4694      	mov	ip, r2
 80006c2:	464a      	mov	r2, r9
 80006c4:	46b0      	mov	r8, r6
 80006c6:	1aba      	subs	r2, r7, r2
 80006c8:	428e      	cmp	r6, r1
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x52>
 80006cc:	e0b0      	b.n	8000830 <__aeabi_dadd+0x1b4>
 80006ce:	2a00      	cmp	r2, #0
 80006d0:	dc00      	bgt.n	80006d4 <__aeabi_dadd+0x58>
 80006d2:	e078      	b.n	80007c6 <__aeabi_dadd+0x14a>
 80006d4:	4649      	mov	r1, r9
 80006d6:	2900      	cmp	r1, #0
 80006d8:	d100      	bne.n	80006dc <__aeabi_dadd+0x60>
 80006da:	e0e9      	b.n	80008b0 <__aeabi_dadd+0x234>
 80006dc:	49c9      	ldr	r1, [pc, #804]	@ (8000a04 <__aeabi_dadd+0x388>)
 80006de:	428f      	cmp	r7, r1
 80006e0:	d100      	bne.n	80006e4 <__aeabi_dadd+0x68>
 80006e2:	e195      	b.n	8000a10 <__aeabi_dadd+0x394>
 80006e4:	2501      	movs	r5, #1
 80006e6:	2a38      	cmp	r2, #56	@ 0x38
 80006e8:	dc16      	bgt.n	8000718 <__aeabi_dadd+0x9c>
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	4653      	mov	r3, sl
 80006ee:	0409      	lsls	r1, r1, #16
 80006f0:	430b      	orrs	r3, r1
 80006f2:	469a      	mov	sl, r3
 80006f4:	2a1f      	cmp	r2, #31
 80006f6:	dd00      	ble.n	80006fa <__aeabi_dadd+0x7e>
 80006f8:	e1e7      	b.n	8000aca <__aeabi_dadd+0x44e>
 80006fa:	2120      	movs	r1, #32
 80006fc:	4655      	mov	r5, sl
 80006fe:	1a8b      	subs	r3, r1, r2
 8000700:	4661      	mov	r1, ip
 8000702:	409d      	lsls	r5, r3
 8000704:	40d1      	lsrs	r1, r2
 8000706:	430d      	orrs	r5, r1
 8000708:	4661      	mov	r1, ip
 800070a:	4099      	lsls	r1, r3
 800070c:	1e4b      	subs	r3, r1, #1
 800070e:	4199      	sbcs	r1, r3
 8000710:	4653      	mov	r3, sl
 8000712:	40d3      	lsrs	r3, r2
 8000714:	430d      	orrs	r5, r1
 8000716:	1ae4      	subs	r4, r4, r3
 8000718:	1b45      	subs	r5, r0, r5
 800071a:	42a8      	cmp	r0, r5
 800071c:	4180      	sbcs	r0, r0
 800071e:	4240      	negs	r0, r0
 8000720:	1a24      	subs	r4, r4, r0
 8000722:	0223      	lsls	r3, r4, #8
 8000724:	d400      	bmi.n	8000728 <__aeabi_dadd+0xac>
 8000726:	e10f      	b.n	8000948 <__aeabi_dadd+0x2cc>
 8000728:	0264      	lsls	r4, r4, #9
 800072a:	0a64      	lsrs	r4, r4, #9
 800072c:	2c00      	cmp	r4, #0
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0xb6>
 8000730:	e139      	b.n	80009a6 <__aeabi_dadd+0x32a>
 8000732:	0020      	movs	r0, r4
 8000734:	f001 fe5e 	bl	80023f4 <__clzsi2>
 8000738:	0003      	movs	r3, r0
 800073a:	3b08      	subs	r3, #8
 800073c:	2120      	movs	r1, #32
 800073e:	0028      	movs	r0, r5
 8000740:	1aca      	subs	r2, r1, r3
 8000742:	40d0      	lsrs	r0, r2
 8000744:	409c      	lsls	r4, r3
 8000746:	0002      	movs	r2, r0
 8000748:	409d      	lsls	r5, r3
 800074a:	4322      	orrs	r2, r4
 800074c:	429f      	cmp	r7, r3
 800074e:	dd00      	ble.n	8000752 <__aeabi_dadd+0xd6>
 8000750:	e173      	b.n	8000a3a <__aeabi_dadd+0x3be>
 8000752:	1bd8      	subs	r0, r3, r7
 8000754:	3001      	adds	r0, #1
 8000756:	1a09      	subs	r1, r1, r0
 8000758:	002c      	movs	r4, r5
 800075a:	408d      	lsls	r5, r1
 800075c:	40c4      	lsrs	r4, r0
 800075e:	1e6b      	subs	r3, r5, #1
 8000760:	419d      	sbcs	r5, r3
 8000762:	0013      	movs	r3, r2
 8000764:	40c2      	lsrs	r2, r0
 8000766:	408b      	lsls	r3, r1
 8000768:	4325      	orrs	r5, r4
 800076a:	2700      	movs	r7, #0
 800076c:	0014      	movs	r4, r2
 800076e:	431d      	orrs	r5, r3
 8000770:	076b      	lsls	r3, r5, #29
 8000772:	d009      	beq.n	8000788 <__aeabi_dadd+0x10c>
 8000774:	230f      	movs	r3, #15
 8000776:	402b      	ands	r3, r5
 8000778:	2b04      	cmp	r3, #4
 800077a:	d005      	beq.n	8000788 <__aeabi_dadd+0x10c>
 800077c:	1d2b      	adds	r3, r5, #4
 800077e:	42ab      	cmp	r3, r5
 8000780:	41ad      	sbcs	r5, r5
 8000782:	426d      	negs	r5, r5
 8000784:	1964      	adds	r4, r4, r5
 8000786:	001d      	movs	r5, r3
 8000788:	0223      	lsls	r3, r4, #8
 800078a:	d400      	bmi.n	800078e <__aeabi_dadd+0x112>
 800078c:	e12d      	b.n	80009ea <__aeabi_dadd+0x36e>
 800078e:	4a9d      	ldr	r2, [pc, #628]	@ (8000a04 <__aeabi_dadd+0x388>)
 8000790:	3701      	adds	r7, #1
 8000792:	4297      	cmp	r7, r2
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x11c>
 8000796:	e0d3      	b.n	8000940 <__aeabi_dadd+0x2c4>
 8000798:	4646      	mov	r6, r8
 800079a:	499b      	ldr	r1, [pc, #620]	@ (8000a08 <__aeabi_dadd+0x38c>)
 800079c:	08ed      	lsrs	r5, r5, #3
 800079e:	4021      	ands	r1, r4
 80007a0:	074a      	lsls	r2, r1, #29
 80007a2:	432a      	orrs	r2, r5
 80007a4:	057c      	lsls	r4, r7, #21
 80007a6:	024d      	lsls	r5, r1, #9
 80007a8:	0b2d      	lsrs	r5, r5, #12
 80007aa:	0d64      	lsrs	r4, r4, #21
 80007ac:	0524      	lsls	r4, r4, #20
 80007ae:	432c      	orrs	r4, r5
 80007b0:	07f6      	lsls	r6, r6, #31
 80007b2:	4334      	orrs	r4, r6
 80007b4:	0010      	movs	r0, r2
 80007b6:	0021      	movs	r1, r4
 80007b8:	b003      	add	sp, #12
 80007ba:	bcf0      	pop	{r4, r5, r6, r7}
 80007bc:	46bb      	mov	fp, r7
 80007be:	46b2      	mov	sl, r6
 80007c0:	46a9      	mov	r9, r5
 80007c2:	46a0      	mov	r8, r4
 80007c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007c6:	2a00      	cmp	r2, #0
 80007c8:	d100      	bne.n	80007cc <__aeabi_dadd+0x150>
 80007ca:	e084      	b.n	80008d6 <__aeabi_dadd+0x25a>
 80007cc:	464a      	mov	r2, r9
 80007ce:	1bd2      	subs	r2, r2, r7
 80007d0:	2f00      	cmp	r7, #0
 80007d2:	d000      	beq.n	80007d6 <__aeabi_dadd+0x15a>
 80007d4:	e16d      	b.n	8000ab2 <__aeabi_dadd+0x436>
 80007d6:	0025      	movs	r5, r4
 80007d8:	4305      	orrs	r5, r0
 80007da:	d100      	bne.n	80007de <__aeabi_dadd+0x162>
 80007dc:	e127      	b.n	8000a2e <__aeabi_dadd+0x3b2>
 80007de:	1e56      	subs	r6, r2, #1
 80007e0:	2a01      	cmp	r2, #1
 80007e2:	d100      	bne.n	80007e6 <__aeabi_dadd+0x16a>
 80007e4:	e23b      	b.n	8000c5e <__aeabi_dadd+0x5e2>
 80007e6:	4d87      	ldr	r5, [pc, #540]	@ (8000a04 <__aeabi_dadd+0x388>)
 80007e8:	42aa      	cmp	r2, r5
 80007ea:	d100      	bne.n	80007ee <__aeabi_dadd+0x172>
 80007ec:	e26a      	b.n	8000cc4 <__aeabi_dadd+0x648>
 80007ee:	2501      	movs	r5, #1
 80007f0:	2e38      	cmp	r6, #56	@ 0x38
 80007f2:	dc12      	bgt.n	800081a <__aeabi_dadd+0x19e>
 80007f4:	0032      	movs	r2, r6
 80007f6:	2a1f      	cmp	r2, #31
 80007f8:	dd00      	ble.n	80007fc <__aeabi_dadd+0x180>
 80007fa:	e1f8      	b.n	8000bee <__aeabi_dadd+0x572>
 80007fc:	2620      	movs	r6, #32
 80007fe:	0025      	movs	r5, r4
 8000800:	1ab6      	subs	r6, r6, r2
 8000802:	0007      	movs	r7, r0
 8000804:	4653      	mov	r3, sl
 8000806:	40b0      	lsls	r0, r6
 8000808:	40d4      	lsrs	r4, r2
 800080a:	40b5      	lsls	r5, r6
 800080c:	40d7      	lsrs	r7, r2
 800080e:	1e46      	subs	r6, r0, #1
 8000810:	41b0      	sbcs	r0, r6
 8000812:	1b1b      	subs	r3, r3, r4
 8000814:	469a      	mov	sl, r3
 8000816:	433d      	orrs	r5, r7
 8000818:	4305      	orrs	r5, r0
 800081a:	4662      	mov	r2, ip
 800081c:	1b55      	subs	r5, r2, r5
 800081e:	45ac      	cmp	ip, r5
 8000820:	4192      	sbcs	r2, r2
 8000822:	4653      	mov	r3, sl
 8000824:	4252      	negs	r2, r2
 8000826:	000e      	movs	r6, r1
 8000828:	464f      	mov	r7, r9
 800082a:	4688      	mov	r8, r1
 800082c:	1a9c      	subs	r4, r3, r2
 800082e:	e778      	b.n	8000722 <__aeabi_dadd+0xa6>
 8000830:	2a00      	cmp	r2, #0
 8000832:	dc00      	bgt.n	8000836 <__aeabi_dadd+0x1ba>
 8000834:	e08e      	b.n	8000954 <__aeabi_dadd+0x2d8>
 8000836:	4649      	mov	r1, r9
 8000838:	2900      	cmp	r1, #0
 800083a:	d175      	bne.n	8000928 <__aeabi_dadd+0x2ac>
 800083c:	4661      	mov	r1, ip
 800083e:	4653      	mov	r3, sl
 8000840:	4319      	orrs	r1, r3
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x1ca>
 8000844:	e0f6      	b.n	8000a34 <__aeabi_dadd+0x3b8>
 8000846:	1e51      	subs	r1, r2, #1
 8000848:	2a01      	cmp	r2, #1
 800084a:	d100      	bne.n	800084e <__aeabi_dadd+0x1d2>
 800084c:	e191      	b.n	8000b72 <__aeabi_dadd+0x4f6>
 800084e:	4d6d      	ldr	r5, [pc, #436]	@ (8000a04 <__aeabi_dadd+0x388>)
 8000850:	42aa      	cmp	r2, r5
 8000852:	d100      	bne.n	8000856 <__aeabi_dadd+0x1da>
 8000854:	e0dc      	b.n	8000a10 <__aeabi_dadd+0x394>
 8000856:	2501      	movs	r5, #1
 8000858:	2938      	cmp	r1, #56	@ 0x38
 800085a:	dc14      	bgt.n	8000886 <__aeabi_dadd+0x20a>
 800085c:	000a      	movs	r2, r1
 800085e:	2a1f      	cmp	r2, #31
 8000860:	dd00      	ble.n	8000864 <__aeabi_dadd+0x1e8>
 8000862:	e1a2      	b.n	8000baa <__aeabi_dadd+0x52e>
 8000864:	2120      	movs	r1, #32
 8000866:	4653      	mov	r3, sl
 8000868:	1a89      	subs	r1, r1, r2
 800086a:	408b      	lsls	r3, r1
 800086c:	001d      	movs	r5, r3
 800086e:	4663      	mov	r3, ip
 8000870:	40d3      	lsrs	r3, r2
 8000872:	431d      	orrs	r5, r3
 8000874:	4663      	mov	r3, ip
 8000876:	408b      	lsls	r3, r1
 8000878:	0019      	movs	r1, r3
 800087a:	1e4b      	subs	r3, r1, #1
 800087c:	4199      	sbcs	r1, r3
 800087e:	4653      	mov	r3, sl
 8000880:	40d3      	lsrs	r3, r2
 8000882:	430d      	orrs	r5, r1
 8000884:	18e4      	adds	r4, r4, r3
 8000886:	182d      	adds	r5, r5, r0
 8000888:	4285      	cmp	r5, r0
 800088a:	4180      	sbcs	r0, r0
 800088c:	4240      	negs	r0, r0
 800088e:	1824      	adds	r4, r4, r0
 8000890:	0223      	lsls	r3, r4, #8
 8000892:	d559      	bpl.n	8000948 <__aeabi_dadd+0x2cc>
 8000894:	4b5b      	ldr	r3, [pc, #364]	@ (8000a04 <__aeabi_dadd+0x388>)
 8000896:	3701      	adds	r7, #1
 8000898:	429f      	cmp	r7, r3
 800089a:	d051      	beq.n	8000940 <__aeabi_dadd+0x2c4>
 800089c:	2101      	movs	r1, #1
 800089e:	4b5a      	ldr	r3, [pc, #360]	@ (8000a08 <__aeabi_dadd+0x38c>)
 80008a0:	086a      	lsrs	r2, r5, #1
 80008a2:	401c      	ands	r4, r3
 80008a4:	4029      	ands	r1, r5
 80008a6:	430a      	orrs	r2, r1
 80008a8:	07e5      	lsls	r5, r4, #31
 80008aa:	4315      	orrs	r5, r2
 80008ac:	0864      	lsrs	r4, r4, #1
 80008ae:	e75f      	b.n	8000770 <__aeabi_dadd+0xf4>
 80008b0:	4661      	mov	r1, ip
 80008b2:	4653      	mov	r3, sl
 80008b4:	4319      	orrs	r1, r3
 80008b6:	d100      	bne.n	80008ba <__aeabi_dadd+0x23e>
 80008b8:	e0bc      	b.n	8000a34 <__aeabi_dadd+0x3b8>
 80008ba:	1e51      	subs	r1, r2, #1
 80008bc:	2a01      	cmp	r2, #1
 80008be:	d100      	bne.n	80008c2 <__aeabi_dadd+0x246>
 80008c0:	e164      	b.n	8000b8c <__aeabi_dadd+0x510>
 80008c2:	4d50      	ldr	r5, [pc, #320]	@ (8000a04 <__aeabi_dadd+0x388>)
 80008c4:	42aa      	cmp	r2, r5
 80008c6:	d100      	bne.n	80008ca <__aeabi_dadd+0x24e>
 80008c8:	e16a      	b.n	8000ba0 <__aeabi_dadd+0x524>
 80008ca:	2501      	movs	r5, #1
 80008cc:	2938      	cmp	r1, #56	@ 0x38
 80008ce:	dd00      	ble.n	80008d2 <__aeabi_dadd+0x256>
 80008d0:	e722      	b.n	8000718 <__aeabi_dadd+0x9c>
 80008d2:	000a      	movs	r2, r1
 80008d4:	e70e      	b.n	80006f4 <__aeabi_dadd+0x78>
 80008d6:	4a4d      	ldr	r2, [pc, #308]	@ (8000a0c <__aeabi_dadd+0x390>)
 80008d8:	1c7d      	adds	r5, r7, #1
 80008da:	4215      	tst	r5, r2
 80008dc:	d000      	beq.n	80008e0 <__aeabi_dadd+0x264>
 80008de:	e0d0      	b.n	8000a82 <__aeabi_dadd+0x406>
 80008e0:	0025      	movs	r5, r4
 80008e2:	4662      	mov	r2, ip
 80008e4:	4653      	mov	r3, sl
 80008e6:	4305      	orrs	r5, r0
 80008e8:	431a      	orrs	r2, r3
 80008ea:	2f00      	cmp	r7, #0
 80008ec:	d000      	beq.n	80008f0 <__aeabi_dadd+0x274>
 80008ee:	e137      	b.n	8000b60 <__aeabi_dadd+0x4e4>
 80008f0:	2d00      	cmp	r5, #0
 80008f2:	d100      	bne.n	80008f6 <__aeabi_dadd+0x27a>
 80008f4:	e1a8      	b.n	8000c48 <__aeabi_dadd+0x5cc>
 80008f6:	2a00      	cmp	r2, #0
 80008f8:	d100      	bne.n	80008fc <__aeabi_dadd+0x280>
 80008fa:	e16a      	b.n	8000bd2 <__aeabi_dadd+0x556>
 80008fc:	4663      	mov	r3, ip
 80008fe:	1ac5      	subs	r5, r0, r3
 8000900:	4653      	mov	r3, sl
 8000902:	1ae2      	subs	r2, r4, r3
 8000904:	42a8      	cmp	r0, r5
 8000906:	419b      	sbcs	r3, r3
 8000908:	425b      	negs	r3, r3
 800090a:	1ad3      	subs	r3, r2, r3
 800090c:	021a      	lsls	r2, r3, #8
 800090e:	d400      	bmi.n	8000912 <__aeabi_dadd+0x296>
 8000910:	e203      	b.n	8000d1a <__aeabi_dadd+0x69e>
 8000912:	4663      	mov	r3, ip
 8000914:	1a1d      	subs	r5, r3, r0
 8000916:	45ac      	cmp	ip, r5
 8000918:	4192      	sbcs	r2, r2
 800091a:	4653      	mov	r3, sl
 800091c:	4252      	negs	r2, r2
 800091e:	1b1c      	subs	r4, r3, r4
 8000920:	000e      	movs	r6, r1
 8000922:	4688      	mov	r8, r1
 8000924:	1aa4      	subs	r4, r4, r2
 8000926:	e723      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000928:	4936      	ldr	r1, [pc, #216]	@ (8000a04 <__aeabi_dadd+0x388>)
 800092a:	428f      	cmp	r7, r1
 800092c:	d070      	beq.n	8000a10 <__aeabi_dadd+0x394>
 800092e:	2501      	movs	r5, #1
 8000930:	2a38      	cmp	r2, #56	@ 0x38
 8000932:	dca8      	bgt.n	8000886 <__aeabi_dadd+0x20a>
 8000934:	2180      	movs	r1, #128	@ 0x80
 8000936:	4653      	mov	r3, sl
 8000938:	0409      	lsls	r1, r1, #16
 800093a:	430b      	orrs	r3, r1
 800093c:	469a      	mov	sl, r3
 800093e:	e78e      	b.n	800085e <__aeabi_dadd+0x1e2>
 8000940:	003c      	movs	r4, r7
 8000942:	2500      	movs	r5, #0
 8000944:	2200      	movs	r2, #0
 8000946:	e731      	b.n	80007ac <__aeabi_dadd+0x130>
 8000948:	2307      	movs	r3, #7
 800094a:	402b      	ands	r3, r5
 800094c:	2b00      	cmp	r3, #0
 800094e:	d000      	beq.n	8000952 <__aeabi_dadd+0x2d6>
 8000950:	e710      	b.n	8000774 <__aeabi_dadd+0xf8>
 8000952:	e093      	b.n	8000a7c <__aeabi_dadd+0x400>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d074      	beq.n	8000a42 <__aeabi_dadd+0x3c6>
 8000958:	464a      	mov	r2, r9
 800095a:	1bd2      	subs	r2, r2, r7
 800095c:	2f00      	cmp	r7, #0
 800095e:	d100      	bne.n	8000962 <__aeabi_dadd+0x2e6>
 8000960:	e0c7      	b.n	8000af2 <__aeabi_dadd+0x476>
 8000962:	4928      	ldr	r1, [pc, #160]	@ (8000a04 <__aeabi_dadd+0x388>)
 8000964:	4589      	cmp	r9, r1
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x2ee>
 8000968:	e185      	b.n	8000c76 <__aeabi_dadd+0x5fa>
 800096a:	2501      	movs	r5, #1
 800096c:	2a38      	cmp	r2, #56	@ 0x38
 800096e:	dc12      	bgt.n	8000996 <__aeabi_dadd+0x31a>
 8000970:	2180      	movs	r1, #128	@ 0x80
 8000972:	0409      	lsls	r1, r1, #16
 8000974:	430c      	orrs	r4, r1
 8000976:	2a1f      	cmp	r2, #31
 8000978:	dd00      	ble.n	800097c <__aeabi_dadd+0x300>
 800097a:	e1ab      	b.n	8000cd4 <__aeabi_dadd+0x658>
 800097c:	2120      	movs	r1, #32
 800097e:	0025      	movs	r5, r4
 8000980:	1a89      	subs	r1, r1, r2
 8000982:	0007      	movs	r7, r0
 8000984:	4088      	lsls	r0, r1
 8000986:	408d      	lsls	r5, r1
 8000988:	40d7      	lsrs	r7, r2
 800098a:	1e41      	subs	r1, r0, #1
 800098c:	4188      	sbcs	r0, r1
 800098e:	40d4      	lsrs	r4, r2
 8000990:	433d      	orrs	r5, r7
 8000992:	4305      	orrs	r5, r0
 8000994:	44a2      	add	sl, r4
 8000996:	4465      	add	r5, ip
 8000998:	4565      	cmp	r5, ip
 800099a:	4192      	sbcs	r2, r2
 800099c:	4252      	negs	r2, r2
 800099e:	4452      	add	r2, sl
 80009a0:	0014      	movs	r4, r2
 80009a2:	464f      	mov	r7, r9
 80009a4:	e774      	b.n	8000890 <__aeabi_dadd+0x214>
 80009a6:	0028      	movs	r0, r5
 80009a8:	f001 fd24 	bl	80023f4 <__clzsi2>
 80009ac:	0003      	movs	r3, r0
 80009ae:	3318      	adds	r3, #24
 80009b0:	2b1f      	cmp	r3, #31
 80009b2:	dc00      	bgt.n	80009b6 <__aeabi_dadd+0x33a>
 80009b4:	e6c2      	b.n	800073c <__aeabi_dadd+0xc0>
 80009b6:	002a      	movs	r2, r5
 80009b8:	3808      	subs	r0, #8
 80009ba:	4082      	lsls	r2, r0
 80009bc:	429f      	cmp	r7, r3
 80009be:	dd00      	ble.n	80009c2 <__aeabi_dadd+0x346>
 80009c0:	e0a9      	b.n	8000b16 <__aeabi_dadd+0x49a>
 80009c2:	1bdb      	subs	r3, r3, r7
 80009c4:	1c58      	adds	r0, r3, #1
 80009c6:	281f      	cmp	r0, #31
 80009c8:	dc00      	bgt.n	80009cc <__aeabi_dadd+0x350>
 80009ca:	e1ac      	b.n	8000d26 <__aeabi_dadd+0x6aa>
 80009cc:	0015      	movs	r5, r2
 80009ce:	3b1f      	subs	r3, #31
 80009d0:	40dd      	lsrs	r5, r3
 80009d2:	2820      	cmp	r0, #32
 80009d4:	d005      	beq.n	80009e2 <__aeabi_dadd+0x366>
 80009d6:	2340      	movs	r3, #64	@ 0x40
 80009d8:	1a1b      	subs	r3, r3, r0
 80009da:	409a      	lsls	r2, r3
 80009dc:	1e53      	subs	r3, r2, #1
 80009de:	419a      	sbcs	r2, r3
 80009e0:	4315      	orrs	r5, r2
 80009e2:	2307      	movs	r3, #7
 80009e4:	2700      	movs	r7, #0
 80009e6:	402b      	ands	r3, r5
 80009e8:	e7b0      	b.n	800094c <__aeabi_dadd+0x2d0>
 80009ea:	08ed      	lsrs	r5, r5, #3
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <__aeabi_dadd+0x388>)
 80009ee:	0762      	lsls	r2, r4, #29
 80009f0:	432a      	orrs	r2, r5
 80009f2:	08e4      	lsrs	r4, r4, #3
 80009f4:	429f      	cmp	r7, r3
 80009f6:	d00f      	beq.n	8000a18 <__aeabi_dadd+0x39c>
 80009f8:	0324      	lsls	r4, r4, #12
 80009fa:	0b25      	lsrs	r5, r4, #12
 80009fc:	057c      	lsls	r4, r7, #21
 80009fe:	0d64      	lsrs	r4, r4, #21
 8000a00:	e6d4      	b.n	80007ac <__aeabi_dadd+0x130>
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	000007ff 	.word	0x000007ff
 8000a08:	ff7fffff 	.word	0xff7fffff
 8000a0c:	000007fe 	.word	0x000007fe
 8000a10:	08c0      	lsrs	r0, r0, #3
 8000a12:	0762      	lsls	r2, r4, #29
 8000a14:	4302      	orrs	r2, r0
 8000a16:	08e4      	lsrs	r4, r4, #3
 8000a18:	0013      	movs	r3, r2
 8000a1a:	4323      	orrs	r3, r4
 8000a1c:	d100      	bne.n	8000a20 <__aeabi_dadd+0x3a4>
 8000a1e:	e186      	b.n	8000d2e <__aeabi_dadd+0x6b2>
 8000a20:	2580      	movs	r5, #128	@ 0x80
 8000a22:	032d      	lsls	r5, r5, #12
 8000a24:	4325      	orrs	r5, r4
 8000a26:	032d      	lsls	r5, r5, #12
 8000a28:	4cc3      	ldr	r4, [pc, #780]	@ (8000d38 <__aeabi_dadd+0x6bc>)
 8000a2a:	0b2d      	lsrs	r5, r5, #12
 8000a2c:	e6be      	b.n	80007ac <__aeabi_dadd+0x130>
 8000a2e:	4660      	mov	r0, ip
 8000a30:	4654      	mov	r4, sl
 8000a32:	000e      	movs	r6, r1
 8000a34:	0017      	movs	r7, r2
 8000a36:	08c5      	lsrs	r5, r0, #3
 8000a38:	e7d8      	b.n	80009ec <__aeabi_dadd+0x370>
 8000a3a:	4cc0      	ldr	r4, [pc, #768]	@ (8000d3c <__aeabi_dadd+0x6c0>)
 8000a3c:	1aff      	subs	r7, r7, r3
 8000a3e:	4014      	ands	r4, r2
 8000a40:	e696      	b.n	8000770 <__aeabi_dadd+0xf4>
 8000a42:	4abf      	ldr	r2, [pc, #764]	@ (8000d40 <__aeabi_dadd+0x6c4>)
 8000a44:	1c79      	adds	r1, r7, #1
 8000a46:	4211      	tst	r1, r2
 8000a48:	d16b      	bne.n	8000b22 <__aeabi_dadd+0x4a6>
 8000a4a:	0022      	movs	r2, r4
 8000a4c:	4302      	orrs	r2, r0
 8000a4e:	2f00      	cmp	r7, #0
 8000a50:	d000      	beq.n	8000a54 <__aeabi_dadd+0x3d8>
 8000a52:	e0db      	b.n	8000c0c <__aeabi_dadd+0x590>
 8000a54:	2a00      	cmp	r2, #0
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x3de>
 8000a58:	e12d      	b.n	8000cb6 <__aeabi_dadd+0x63a>
 8000a5a:	4662      	mov	r2, ip
 8000a5c:	4653      	mov	r3, sl
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x3e8>
 8000a62:	e0b6      	b.n	8000bd2 <__aeabi_dadd+0x556>
 8000a64:	4663      	mov	r3, ip
 8000a66:	18c5      	adds	r5, r0, r3
 8000a68:	4285      	cmp	r5, r0
 8000a6a:	4180      	sbcs	r0, r0
 8000a6c:	4454      	add	r4, sl
 8000a6e:	4240      	negs	r0, r0
 8000a70:	1824      	adds	r4, r4, r0
 8000a72:	0223      	lsls	r3, r4, #8
 8000a74:	d502      	bpl.n	8000a7c <__aeabi_dadd+0x400>
 8000a76:	000f      	movs	r7, r1
 8000a78:	4bb0      	ldr	r3, [pc, #704]	@ (8000d3c <__aeabi_dadd+0x6c0>)
 8000a7a:	401c      	ands	r4, r3
 8000a7c:	003a      	movs	r2, r7
 8000a7e:	0028      	movs	r0, r5
 8000a80:	e7d8      	b.n	8000a34 <__aeabi_dadd+0x3b8>
 8000a82:	4662      	mov	r2, ip
 8000a84:	1a85      	subs	r5, r0, r2
 8000a86:	42a8      	cmp	r0, r5
 8000a88:	4192      	sbcs	r2, r2
 8000a8a:	4653      	mov	r3, sl
 8000a8c:	4252      	negs	r2, r2
 8000a8e:	4691      	mov	r9, r2
 8000a90:	1ae3      	subs	r3, r4, r3
 8000a92:	001a      	movs	r2, r3
 8000a94:	464b      	mov	r3, r9
 8000a96:	1ad2      	subs	r2, r2, r3
 8000a98:	0013      	movs	r3, r2
 8000a9a:	4691      	mov	r9, r2
 8000a9c:	021a      	lsls	r2, r3, #8
 8000a9e:	d454      	bmi.n	8000b4a <__aeabi_dadd+0x4ce>
 8000aa0:	464a      	mov	r2, r9
 8000aa2:	464c      	mov	r4, r9
 8000aa4:	432a      	orrs	r2, r5
 8000aa6:	d000      	beq.n	8000aaa <__aeabi_dadd+0x42e>
 8000aa8:	e640      	b.n	800072c <__aeabi_dadd+0xb0>
 8000aaa:	2600      	movs	r6, #0
 8000aac:	2400      	movs	r4, #0
 8000aae:	2500      	movs	r5, #0
 8000ab0:	e67c      	b.n	80007ac <__aeabi_dadd+0x130>
 8000ab2:	4da1      	ldr	r5, [pc, #644]	@ (8000d38 <__aeabi_dadd+0x6bc>)
 8000ab4:	45a9      	cmp	r9, r5
 8000ab6:	d100      	bne.n	8000aba <__aeabi_dadd+0x43e>
 8000ab8:	e090      	b.n	8000bdc <__aeabi_dadd+0x560>
 8000aba:	2501      	movs	r5, #1
 8000abc:	2a38      	cmp	r2, #56	@ 0x38
 8000abe:	dd00      	ble.n	8000ac2 <__aeabi_dadd+0x446>
 8000ac0:	e6ab      	b.n	800081a <__aeabi_dadd+0x19e>
 8000ac2:	2580      	movs	r5, #128	@ 0x80
 8000ac4:	042d      	lsls	r5, r5, #16
 8000ac6:	432c      	orrs	r4, r5
 8000ac8:	e695      	b.n	80007f6 <__aeabi_dadd+0x17a>
 8000aca:	0011      	movs	r1, r2
 8000acc:	4655      	mov	r5, sl
 8000ace:	3920      	subs	r1, #32
 8000ad0:	40cd      	lsrs	r5, r1
 8000ad2:	46a9      	mov	r9, r5
 8000ad4:	2a20      	cmp	r2, #32
 8000ad6:	d006      	beq.n	8000ae6 <__aeabi_dadd+0x46a>
 8000ad8:	2140      	movs	r1, #64	@ 0x40
 8000ada:	4653      	mov	r3, sl
 8000adc:	1a8a      	subs	r2, r1, r2
 8000ade:	4093      	lsls	r3, r2
 8000ae0:	4662      	mov	r2, ip
 8000ae2:	431a      	orrs	r2, r3
 8000ae4:	4694      	mov	ip, r2
 8000ae6:	4665      	mov	r5, ip
 8000ae8:	1e6b      	subs	r3, r5, #1
 8000aea:	419d      	sbcs	r5, r3
 8000aec:	464b      	mov	r3, r9
 8000aee:	431d      	orrs	r5, r3
 8000af0:	e612      	b.n	8000718 <__aeabi_dadd+0x9c>
 8000af2:	0021      	movs	r1, r4
 8000af4:	4301      	orrs	r1, r0
 8000af6:	d100      	bne.n	8000afa <__aeabi_dadd+0x47e>
 8000af8:	e0c4      	b.n	8000c84 <__aeabi_dadd+0x608>
 8000afa:	1e51      	subs	r1, r2, #1
 8000afc:	2a01      	cmp	r2, #1
 8000afe:	d100      	bne.n	8000b02 <__aeabi_dadd+0x486>
 8000b00:	e0fb      	b.n	8000cfa <__aeabi_dadd+0x67e>
 8000b02:	4d8d      	ldr	r5, [pc, #564]	@ (8000d38 <__aeabi_dadd+0x6bc>)
 8000b04:	42aa      	cmp	r2, r5
 8000b06:	d100      	bne.n	8000b0a <__aeabi_dadd+0x48e>
 8000b08:	e0b5      	b.n	8000c76 <__aeabi_dadd+0x5fa>
 8000b0a:	2501      	movs	r5, #1
 8000b0c:	2938      	cmp	r1, #56	@ 0x38
 8000b0e:	dd00      	ble.n	8000b12 <__aeabi_dadd+0x496>
 8000b10:	e741      	b.n	8000996 <__aeabi_dadd+0x31a>
 8000b12:	000a      	movs	r2, r1
 8000b14:	e72f      	b.n	8000976 <__aeabi_dadd+0x2fa>
 8000b16:	4c89      	ldr	r4, [pc, #548]	@ (8000d3c <__aeabi_dadd+0x6c0>)
 8000b18:	1aff      	subs	r7, r7, r3
 8000b1a:	4014      	ands	r4, r2
 8000b1c:	0762      	lsls	r2, r4, #29
 8000b1e:	08e4      	lsrs	r4, r4, #3
 8000b20:	e76a      	b.n	80009f8 <__aeabi_dadd+0x37c>
 8000b22:	4a85      	ldr	r2, [pc, #532]	@ (8000d38 <__aeabi_dadd+0x6bc>)
 8000b24:	4291      	cmp	r1, r2
 8000b26:	d100      	bne.n	8000b2a <__aeabi_dadd+0x4ae>
 8000b28:	e0e3      	b.n	8000cf2 <__aeabi_dadd+0x676>
 8000b2a:	4663      	mov	r3, ip
 8000b2c:	18c2      	adds	r2, r0, r3
 8000b2e:	4282      	cmp	r2, r0
 8000b30:	4180      	sbcs	r0, r0
 8000b32:	0023      	movs	r3, r4
 8000b34:	4240      	negs	r0, r0
 8000b36:	4453      	add	r3, sl
 8000b38:	181b      	adds	r3, r3, r0
 8000b3a:	07dd      	lsls	r5, r3, #31
 8000b3c:	085c      	lsrs	r4, r3, #1
 8000b3e:	2307      	movs	r3, #7
 8000b40:	0852      	lsrs	r2, r2, #1
 8000b42:	4315      	orrs	r5, r2
 8000b44:	000f      	movs	r7, r1
 8000b46:	402b      	ands	r3, r5
 8000b48:	e700      	b.n	800094c <__aeabi_dadd+0x2d0>
 8000b4a:	4663      	mov	r3, ip
 8000b4c:	1a1d      	subs	r5, r3, r0
 8000b4e:	45ac      	cmp	ip, r5
 8000b50:	4192      	sbcs	r2, r2
 8000b52:	4653      	mov	r3, sl
 8000b54:	4252      	negs	r2, r2
 8000b56:	1b1c      	subs	r4, r3, r4
 8000b58:	000e      	movs	r6, r1
 8000b5a:	4688      	mov	r8, r1
 8000b5c:	1aa4      	subs	r4, r4, r2
 8000b5e:	e5e5      	b.n	800072c <__aeabi_dadd+0xb0>
 8000b60:	2d00      	cmp	r5, #0
 8000b62:	d000      	beq.n	8000b66 <__aeabi_dadd+0x4ea>
 8000b64:	e091      	b.n	8000c8a <__aeabi_dadd+0x60e>
 8000b66:	2a00      	cmp	r2, #0
 8000b68:	d138      	bne.n	8000bdc <__aeabi_dadd+0x560>
 8000b6a:	2480      	movs	r4, #128	@ 0x80
 8000b6c:	2600      	movs	r6, #0
 8000b6e:	0324      	lsls	r4, r4, #12
 8000b70:	e756      	b.n	8000a20 <__aeabi_dadd+0x3a4>
 8000b72:	4663      	mov	r3, ip
 8000b74:	18c5      	adds	r5, r0, r3
 8000b76:	4285      	cmp	r5, r0
 8000b78:	4180      	sbcs	r0, r0
 8000b7a:	4454      	add	r4, sl
 8000b7c:	4240      	negs	r0, r0
 8000b7e:	1824      	adds	r4, r4, r0
 8000b80:	2701      	movs	r7, #1
 8000b82:	0223      	lsls	r3, r4, #8
 8000b84:	d400      	bmi.n	8000b88 <__aeabi_dadd+0x50c>
 8000b86:	e6df      	b.n	8000948 <__aeabi_dadd+0x2cc>
 8000b88:	2702      	movs	r7, #2
 8000b8a:	e687      	b.n	800089c <__aeabi_dadd+0x220>
 8000b8c:	4663      	mov	r3, ip
 8000b8e:	1ac5      	subs	r5, r0, r3
 8000b90:	42a8      	cmp	r0, r5
 8000b92:	4180      	sbcs	r0, r0
 8000b94:	4653      	mov	r3, sl
 8000b96:	4240      	negs	r0, r0
 8000b98:	1ae4      	subs	r4, r4, r3
 8000b9a:	2701      	movs	r7, #1
 8000b9c:	1a24      	subs	r4, r4, r0
 8000b9e:	e5c0      	b.n	8000722 <__aeabi_dadd+0xa6>
 8000ba0:	0762      	lsls	r2, r4, #29
 8000ba2:	08c0      	lsrs	r0, r0, #3
 8000ba4:	4302      	orrs	r2, r0
 8000ba6:	08e4      	lsrs	r4, r4, #3
 8000ba8:	e736      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000baa:	0011      	movs	r1, r2
 8000bac:	4653      	mov	r3, sl
 8000bae:	3920      	subs	r1, #32
 8000bb0:	40cb      	lsrs	r3, r1
 8000bb2:	4699      	mov	r9, r3
 8000bb4:	2a20      	cmp	r2, #32
 8000bb6:	d006      	beq.n	8000bc6 <__aeabi_dadd+0x54a>
 8000bb8:	2140      	movs	r1, #64	@ 0x40
 8000bba:	4653      	mov	r3, sl
 8000bbc:	1a8a      	subs	r2, r1, r2
 8000bbe:	4093      	lsls	r3, r2
 8000bc0:	4662      	mov	r2, ip
 8000bc2:	431a      	orrs	r2, r3
 8000bc4:	4694      	mov	ip, r2
 8000bc6:	4665      	mov	r5, ip
 8000bc8:	1e6b      	subs	r3, r5, #1
 8000bca:	419d      	sbcs	r5, r3
 8000bcc:	464b      	mov	r3, r9
 8000bce:	431d      	orrs	r5, r3
 8000bd0:	e659      	b.n	8000886 <__aeabi_dadd+0x20a>
 8000bd2:	0762      	lsls	r2, r4, #29
 8000bd4:	08c0      	lsrs	r0, r0, #3
 8000bd6:	4302      	orrs	r2, r0
 8000bd8:	08e4      	lsrs	r4, r4, #3
 8000bda:	e70d      	b.n	80009f8 <__aeabi_dadd+0x37c>
 8000bdc:	4653      	mov	r3, sl
 8000bde:	075a      	lsls	r2, r3, #29
 8000be0:	4663      	mov	r3, ip
 8000be2:	08d8      	lsrs	r0, r3, #3
 8000be4:	4653      	mov	r3, sl
 8000be6:	000e      	movs	r6, r1
 8000be8:	4302      	orrs	r2, r0
 8000bea:	08dc      	lsrs	r4, r3, #3
 8000bec:	e714      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000bee:	0015      	movs	r5, r2
 8000bf0:	0026      	movs	r6, r4
 8000bf2:	3d20      	subs	r5, #32
 8000bf4:	40ee      	lsrs	r6, r5
 8000bf6:	2a20      	cmp	r2, #32
 8000bf8:	d003      	beq.n	8000c02 <__aeabi_dadd+0x586>
 8000bfa:	2540      	movs	r5, #64	@ 0x40
 8000bfc:	1aaa      	subs	r2, r5, r2
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	4320      	orrs	r0, r4
 8000c02:	1e42      	subs	r2, r0, #1
 8000c04:	4190      	sbcs	r0, r2
 8000c06:	0005      	movs	r5, r0
 8000c08:	4335      	orrs	r5, r6
 8000c0a:	e606      	b.n	800081a <__aeabi_dadd+0x19e>
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	d07c      	beq.n	8000d0a <__aeabi_dadd+0x68e>
 8000c10:	4662      	mov	r2, ip
 8000c12:	4653      	mov	r3, sl
 8000c14:	08c0      	lsrs	r0, r0, #3
 8000c16:	431a      	orrs	r2, r3
 8000c18:	d100      	bne.n	8000c1c <__aeabi_dadd+0x5a0>
 8000c1a:	e6fa      	b.n	8000a12 <__aeabi_dadd+0x396>
 8000c1c:	0762      	lsls	r2, r4, #29
 8000c1e:	4310      	orrs	r0, r2
 8000c20:	2280      	movs	r2, #128	@ 0x80
 8000c22:	08e4      	lsrs	r4, r4, #3
 8000c24:	0312      	lsls	r2, r2, #12
 8000c26:	4214      	tst	r4, r2
 8000c28:	d008      	beq.n	8000c3c <__aeabi_dadd+0x5c0>
 8000c2a:	08d9      	lsrs	r1, r3, #3
 8000c2c:	4211      	tst	r1, r2
 8000c2e:	d105      	bne.n	8000c3c <__aeabi_dadd+0x5c0>
 8000c30:	4663      	mov	r3, ip
 8000c32:	08d8      	lsrs	r0, r3, #3
 8000c34:	4653      	mov	r3, sl
 8000c36:	000c      	movs	r4, r1
 8000c38:	075b      	lsls	r3, r3, #29
 8000c3a:	4318      	orrs	r0, r3
 8000c3c:	0f42      	lsrs	r2, r0, #29
 8000c3e:	00c0      	lsls	r0, r0, #3
 8000c40:	08c0      	lsrs	r0, r0, #3
 8000c42:	0752      	lsls	r2, r2, #29
 8000c44:	4302      	orrs	r2, r0
 8000c46:	e6e7      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000c48:	2a00      	cmp	r2, #0
 8000c4a:	d100      	bne.n	8000c4e <__aeabi_dadd+0x5d2>
 8000c4c:	e72d      	b.n	8000aaa <__aeabi_dadd+0x42e>
 8000c4e:	4663      	mov	r3, ip
 8000c50:	08d8      	lsrs	r0, r3, #3
 8000c52:	4653      	mov	r3, sl
 8000c54:	075a      	lsls	r2, r3, #29
 8000c56:	000e      	movs	r6, r1
 8000c58:	4302      	orrs	r2, r0
 8000c5a:	08dc      	lsrs	r4, r3, #3
 8000c5c:	e6cc      	b.n	80009f8 <__aeabi_dadd+0x37c>
 8000c5e:	4663      	mov	r3, ip
 8000c60:	1a1d      	subs	r5, r3, r0
 8000c62:	45ac      	cmp	ip, r5
 8000c64:	4192      	sbcs	r2, r2
 8000c66:	4653      	mov	r3, sl
 8000c68:	4252      	negs	r2, r2
 8000c6a:	1b1c      	subs	r4, r3, r4
 8000c6c:	000e      	movs	r6, r1
 8000c6e:	4688      	mov	r8, r1
 8000c70:	1aa4      	subs	r4, r4, r2
 8000c72:	3701      	adds	r7, #1
 8000c74:	e555      	b.n	8000722 <__aeabi_dadd+0xa6>
 8000c76:	4663      	mov	r3, ip
 8000c78:	08d9      	lsrs	r1, r3, #3
 8000c7a:	4653      	mov	r3, sl
 8000c7c:	075a      	lsls	r2, r3, #29
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	08dc      	lsrs	r4, r3, #3
 8000c82:	e6c9      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000c84:	4660      	mov	r0, ip
 8000c86:	4654      	mov	r4, sl
 8000c88:	e6d4      	b.n	8000a34 <__aeabi_dadd+0x3b8>
 8000c8a:	08c0      	lsrs	r0, r0, #3
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d100      	bne.n	8000c92 <__aeabi_dadd+0x616>
 8000c90:	e6bf      	b.n	8000a12 <__aeabi_dadd+0x396>
 8000c92:	0762      	lsls	r2, r4, #29
 8000c94:	4310      	orrs	r0, r2
 8000c96:	2280      	movs	r2, #128	@ 0x80
 8000c98:	08e4      	lsrs	r4, r4, #3
 8000c9a:	0312      	lsls	r2, r2, #12
 8000c9c:	4214      	tst	r4, r2
 8000c9e:	d0cd      	beq.n	8000c3c <__aeabi_dadd+0x5c0>
 8000ca0:	08dd      	lsrs	r5, r3, #3
 8000ca2:	4215      	tst	r5, r2
 8000ca4:	d1ca      	bne.n	8000c3c <__aeabi_dadd+0x5c0>
 8000ca6:	4663      	mov	r3, ip
 8000ca8:	08d8      	lsrs	r0, r3, #3
 8000caa:	4653      	mov	r3, sl
 8000cac:	075b      	lsls	r3, r3, #29
 8000cae:	000e      	movs	r6, r1
 8000cb0:	002c      	movs	r4, r5
 8000cb2:	4318      	orrs	r0, r3
 8000cb4:	e7c2      	b.n	8000c3c <__aeabi_dadd+0x5c0>
 8000cb6:	4663      	mov	r3, ip
 8000cb8:	08d9      	lsrs	r1, r3, #3
 8000cba:	4653      	mov	r3, sl
 8000cbc:	075a      	lsls	r2, r3, #29
 8000cbe:	430a      	orrs	r2, r1
 8000cc0:	08dc      	lsrs	r4, r3, #3
 8000cc2:	e699      	b.n	80009f8 <__aeabi_dadd+0x37c>
 8000cc4:	4663      	mov	r3, ip
 8000cc6:	08d8      	lsrs	r0, r3, #3
 8000cc8:	4653      	mov	r3, sl
 8000cca:	075a      	lsls	r2, r3, #29
 8000ccc:	000e      	movs	r6, r1
 8000cce:	4302      	orrs	r2, r0
 8000cd0:	08dc      	lsrs	r4, r3, #3
 8000cd2:	e6a1      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000cd4:	0011      	movs	r1, r2
 8000cd6:	0027      	movs	r7, r4
 8000cd8:	3920      	subs	r1, #32
 8000cda:	40cf      	lsrs	r7, r1
 8000cdc:	2a20      	cmp	r2, #32
 8000cde:	d003      	beq.n	8000ce8 <__aeabi_dadd+0x66c>
 8000ce0:	2140      	movs	r1, #64	@ 0x40
 8000ce2:	1a8a      	subs	r2, r1, r2
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	4320      	orrs	r0, r4
 8000ce8:	1e42      	subs	r2, r0, #1
 8000cea:	4190      	sbcs	r0, r2
 8000cec:	0005      	movs	r5, r0
 8000cee:	433d      	orrs	r5, r7
 8000cf0:	e651      	b.n	8000996 <__aeabi_dadd+0x31a>
 8000cf2:	000c      	movs	r4, r1
 8000cf4:	2500      	movs	r5, #0
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	e558      	b.n	80007ac <__aeabi_dadd+0x130>
 8000cfa:	4460      	add	r0, ip
 8000cfc:	4560      	cmp	r0, ip
 8000cfe:	4192      	sbcs	r2, r2
 8000d00:	4454      	add	r4, sl
 8000d02:	4252      	negs	r2, r2
 8000d04:	0005      	movs	r5, r0
 8000d06:	18a4      	adds	r4, r4, r2
 8000d08:	e73a      	b.n	8000b80 <__aeabi_dadd+0x504>
 8000d0a:	4653      	mov	r3, sl
 8000d0c:	075a      	lsls	r2, r3, #29
 8000d0e:	4663      	mov	r3, ip
 8000d10:	08d9      	lsrs	r1, r3, #3
 8000d12:	4653      	mov	r3, sl
 8000d14:	430a      	orrs	r2, r1
 8000d16:	08dc      	lsrs	r4, r3, #3
 8000d18:	e67e      	b.n	8000a18 <__aeabi_dadd+0x39c>
 8000d1a:	001a      	movs	r2, r3
 8000d1c:	001c      	movs	r4, r3
 8000d1e:	432a      	orrs	r2, r5
 8000d20:	d000      	beq.n	8000d24 <__aeabi_dadd+0x6a8>
 8000d22:	e6ab      	b.n	8000a7c <__aeabi_dadd+0x400>
 8000d24:	e6c1      	b.n	8000aaa <__aeabi_dadd+0x42e>
 8000d26:	2120      	movs	r1, #32
 8000d28:	2500      	movs	r5, #0
 8000d2a:	1a09      	subs	r1, r1, r0
 8000d2c:	e519      	b.n	8000762 <__aeabi_dadd+0xe6>
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2500      	movs	r5, #0
 8000d32:	4c01      	ldr	r4, [pc, #4]	@ (8000d38 <__aeabi_dadd+0x6bc>)
 8000d34:	e53a      	b.n	80007ac <__aeabi_dadd+0x130>
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	000007ff 	.word	0x000007ff
 8000d3c:	ff7fffff 	.word	0xff7fffff
 8000d40:	000007fe 	.word	0x000007fe

08000d44 <__aeabi_ddiv>:
 8000d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d46:	46de      	mov	lr, fp
 8000d48:	4645      	mov	r5, r8
 8000d4a:	4657      	mov	r7, sl
 8000d4c:	464e      	mov	r6, r9
 8000d4e:	b5e0      	push	{r5, r6, r7, lr}
 8000d50:	b087      	sub	sp, #28
 8000d52:	9200      	str	r2, [sp, #0]
 8000d54:	9301      	str	r3, [sp, #4]
 8000d56:	030b      	lsls	r3, r1, #12
 8000d58:	0b1b      	lsrs	r3, r3, #12
 8000d5a:	469b      	mov	fp, r3
 8000d5c:	0fca      	lsrs	r2, r1, #31
 8000d5e:	004b      	lsls	r3, r1, #1
 8000d60:	0004      	movs	r4, r0
 8000d62:	4680      	mov	r8, r0
 8000d64:	0d5b      	lsrs	r3, r3, #21
 8000d66:	9202      	str	r2, [sp, #8]
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x28>
 8000d6a:	e16a      	b.n	8001042 <__aeabi_ddiv+0x2fe>
 8000d6c:	4ad4      	ldr	r2, [pc, #848]	@ (80010c0 <__aeabi_ddiv+0x37c>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d100      	bne.n	8000d74 <__aeabi_ddiv+0x30>
 8000d72:	e18c      	b.n	800108e <__aeabi_ddiv+0x34a>
 8000d74:	4659      	mov	r1, fp
 8000d76:	0f42      	lsrs	r2, r0, #29
 8000d78:	00c9      	lsls	r1, r1, #3
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	2180      	movs	r1, #128	@ 0x80
 8000d7e:	0409      	lsls	r1, r1, #16
 8000d80:	4311      	orrs	r1, r2
 8000d82:	00c2      	lsls	r2, r0, #3
 8000d84:	4690      	mov	r8, r2
 8000d86:	4acf      	ldr	r2, [pc, #828]	@ (80010c4 <__aeabi_ddiv+0x380>)
 8000d88:	4689      	mov	r9, r1
 8000d8a:	4692      	mov	sl, r2
 8000d8c:	449a      	add	sl, r3
 8000d8e:	2300      	movs	r3, #0
 8000d90:	2400      	movs	r4, #0
 8000d92:	9303      	str	r3, [sp, #12]
 8000d94:	9e00      	ldr	r6, [sp, #0]
 8000d96:	9f01      	ldr	r7, [sp, #4]
 8000d98:	033b      	lsls	r3, r7, #12
 8000d9a:	0b1b      	lsrs	r3, r3, #12
 8000d9c:	469b      	mov	fp, r3
 8000d9e:	007b      	lsls	r3, r7, #1
 8000da0:	0030      	movs	r0, r6
 8000da2:	0d5b      	lsrs	r3, r3, #21
 8000da4:	0ffd      	lsrs	r5, r7, #31
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d100      	bne.n	8000dac <__aeabi_ddiv+0x68>
 8000daa:	e128      	b.n	8000ffe <__aeabi_ddiv+0x2ba>
 8000dac:	4ac4      	ldr	r2, [pc, #784]	@ (80010c0 <__aeabi_ddiv+0x37c>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d100      	bne.n	8000db4 <__aeabi_ddiv+0x70>
 8000db2:	e177      	b.n	80010a4 <__aeabi_ddiv+0x360>
 8000db4:	4659      	mov	r1, fp
 8000db6:	0f72      	lsrs	r2, r6, #29
 8000db8:	00c9      	lsls	r1, r1, #3
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	2180      	movs	r1, #128	@ 0x80
 8000dbe:	0409      	lsls	r1, r1, #16
 8000dc0:	4311      	orrs	r1, r2
 8000dc2:	468b      	mov	fp, r1
 8000dc4:	49bf      	ldr	r1, [pc, #764]	@ (80010c4 <__aeabi_ddiv+0x380>)
 8000dc6:	00f2      	lsls	r2, r6, #3
 8000dc8:	468c      	mov	ip, r1
 8000dca:	4651      	mov	r1, sl
 8000dcc:	4463      	add	r3, ip
 8000dce:	1acb      	subs	r3, r1, r3
 8000dd0:	469a      	mov	sl, r3
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	9e02      	ldr	r6, [sp, #8]
 8000dd6:	406e      	eors	r6, r5
 8000dd8:	2c0f      	cmp	r4, #15
 8000dda:	d827      	bhi.n	8000e2c <__aeabi_ddiv+0xe8>
 8000ddc:	49ba      	ldr	r1, [pc, #744]	@ (80010c8 <__aeabi_ddiv+0x384>)
 8000dde:	00a4      	lsls	r4, r4, #2
 8000de0:	5909      	ldr	r1, [r1, r4]
 8000de2:	468f      	mov	pc, r1
 8000de4:	46cb      	mov	fp, r9
 8000de6:	4642      	mov	r2, r8
 8000de8:	9e02      	ldr	r6, [sp, #8]
 8000dea:	9b03      	ldr	r3, [sp, #12]
 8000dec:	2b02      	cmp	r3, #2
 8000dee:	d016      	beq.n	8000e1e <__aeabi_ddiv+0xda>
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	d100      	bne.n	8000df6 <__aeabi_ddiv+0xb2>
 8000df4:	e2a6      	b.n	8001344 <__aeabi_ddiv+0x600>
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d000      	beq.n	8000dfc <__aeabi_ddiv+0xb8>
 8000dfa:	e0df      	b.n	8000fbc <__aeabi_ddiv+0x278>
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2300      	movs	r3, #0
 8000e00:	2400      	movs	r4, #0
 8000e02:	4690      	mov	r8, r2
 8000e04:	051b      	lsls	r3, r3, #20
 8000e06:	4323      	orrs	r3, r4
 8000e08:	07f6      	lsls	r6, r6, #31
 8000e0a:	4333      	orrs	r3, r6
 8000e0c:	4640      	mov	r0, r8
 8000e0e:	0019      	movs	r1, r3
 8000e10:	b007      	add	sp, #28
 8000e12:	bcf0      	pop	{r4, r5, r6, r7}
 8000e14:	46bb      	mov	fp, r7
 8000e16:	46b2      	mov	sl, r6
 8000e18:	46a9      	mov	r9, r5
 8000e1a:	46a0      	mov	r8, r4
 8000e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2400      	movs	r4, #0
 8000e22:	4690      	mov	r8, r2
 8000e24:	4ba6      	ldr	r3, [pc, #664]	@ (80010c0 <__aeabi_ddiv+0x37c>)
 8000e26:	e7ed      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 8000e28:	002e      	movs	r6, r5
 8000e2a:	e7df      	b.n	8000dec <__aeabi_ddiv+0xa8>
 8000e2c:	45cb      	cmp	fp, r9
 8000e2e:	d200      	bcs.n	8000e32 <__aeabi_ddiv+0xee>
 8000e30:	e1d4      	b.n	80011dc <__aeabi_ddiv+0x498>
 8000e32:	d100      	bne.n	8000e36 <__aeabi_ddiv+0xf2>
 8000e34:	e1cf      	b.n	80011d6 <__aeabi_ddiv+0x492>
 8000e36:	2301      	movs	r3, #1
 8000e38:	425b      	negs	r3, r3
 8000e3a:	469c      	mov	ip, r3
 8000e3c:	4644      	mov	r4, r8
 8000e3e:	4648      	mov	r0, r9
 8000e40:	2700      	movs	r7, #0
 8000e42:	44e2      	add	sl, ip
 8000e44:	465b      	mov	r3, fp
 8000e46:	0e15      	lsrs	r5, r2, #24
 8000e48:	021b      	lsls	r3, r3, #8
 8000e4a:	431d      	orrs	r5, r3
 8000e4c:	0c19      	lsrs	r1, r3, #16
 8000e4e:	042b      	lsls	r3, r5, #16
 8000e50:	0212      	lsls	r2, r2, #8
 8000e52:	9500      	str	r5, [sp, #0]
 8000e54:	0c1d      	lsrs	r5, r3, #16
 8000e56:	4691      	mov	r9, r2
 8000e58:	9102      	str	r1, [sp, #8]
 8000e5a:	9503      	str	r5, [sp, #12]
 8000e5c:	f7ff f9f4 	bl	8000248 <__aeabi_uidivmod>
 8000e60:	0002      	movs	r2, r0
 8000e62:	436a      	muls	r2, r5
 8000e64:	040b      	lsls	r3, r1, #16
 8000e66:	0c21      	lsrs	r1, r4, #16
 8000e68:	4680      	mov	r8, r0
 8000e6a:	4319      	orrs	r1, r3
 8000e6c:	428a      	cmp	r2, r1
 8000e6e:	d909      	bls.n	8000e84 <__aeabi_ddiv+0x140>
 8000e70:	9d00      	ldr	r5, [sp, #0]
 8000e72:	2301      	movs	r3, #1
 8000e74:	46ac      	mov	ip, r5
 8000e76:	425b      	negs	r3, r3
 8000e78:	4461      	add	r1, ip
 8000e7a:	469c      	mov	ip, r3
 8000e7c:	44e0      	add	r8, ip
 8000e7e:	428d      	cmp	r5, r1
 8000e80:	d800      	bhi.n	8000e84 <__aeabi_ddiv+0x140>
 8000e82:	e1fb      	b.n	800127c <__aeabi_ddiv+0x538>
 8000e84:	1a88      	subs	r0, r1, r2
 8000e86:	9902      	ldr	r1, [sp, #8]
 8000e88:	f7ff f9de 	bl	8000248 <__aeabi_uidivmod>
 8000e8c:	9a03      	ldr	r2, [sp, #12]
 8000e8e:	0424      	lsls	r4, r4, #16
 8000e90:	4342      	muls	r2, r0
 8000e92:	0409      	lsls	r1, r1, #16
 8000e94:	0c24      	lsrs	r4, r4, #16
 8000e96:	0003      	movs	r3, r0
 8000e98:	430c      	orrs	r4, r1
 8000e9a:	42a2      	cmp	r2, r4
 8000e9c:	d906      	bls.n	8000eac <__aeabi_ddiv+0x168>
 8000e9e:	9900      	ldr	r1, [sp, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	468c      	mov	ip, r1
 8000ea4:	4464      	add	r4, ip
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	d800      	bhi.n	8000eac <__aeabi_ddiv+0x168>
 8000eaa:	e1e1      	b.n	8001270 <__aeabi_ddiv+0x52c>
 8000eac:	1aa0      	subs	r0, r4, r2
 8000eae:	4642      	mov	r2, r8
 8000eb0:	0412      	lsls	r2, r2, #16
 8000eb2:	431a      	orrs	r2, r3
 8000eb4:	4693      	mov	fp, r2
 8000eb6:	464b      	mov	r3, r9
 8000eb8:	4659      	mov	r1, fp
 8000eba:	0c1b      	lsrs	r3, r3, #16
 8000ebc:	001d      	movs	r5, r3
 8000ebe:	9304      	str	r3, [sp, #16]
 8000ec0:	040b      	lsls	r3, r1, #16
 8000ec2:	4649      	mov	r1, r9
 8000ec4:	0409      	lsls	r1, r1, #16
 8000ec6:	0c09      	lsrs	r1, r1, #16
 8000ec8:	000c      	movs	r4, r1
 8000eca:	0c1b      	lsrs	r3, r3, #16
 8000ecc:	435c      	muls	r4, r3
 8000ece:	0c12      	lsrs	r2, r2, #16
 8000ed0:	436b      	muls	r3, r5
 8000ed2:	4688      	mov	r8, r1
 8000ed4:	4351      	muls	r1, r2
 8000ed6:	436a      	muls	r2, r5
 8000ed8:	0c25      	lsrs	r5, r4, #16
 8000eda:	46ac      	mov	ip, r5
 8000edc:	185b      	adds	r3, r3, r1
 8000ede:	4463      	add	r3, ip
 8000ee0:	4299      	cmp	r1, r3
 8000ee2:	d903      	bls.n	8000eec <__aeabi_ddiv+0x1a8>
 8000ee4:	2180      	movs	r1, #128	@ 0x80
 8000ee6:	0249      	lsls	r1, r1, #9
 8000ee8:	468c      	mov	ip, r1
 8000eea:	4462      	add	r2, ip
 8000eec:	0c19      	lsrs	r1, r3, #16
 8000eee:	0424      	lsls	r4, r4, #16
 8000ef0:	041b      	lsls	r3, r3, #16
 8000ef2:	0c24      	lsrs	r4, r4, #16
 8000ef4:	188a      	adds	r2, r1, r2
 8000ef6:	191c      	adds	r4, r3, r4
 8000ef8:	4290      	cmp	r0, r2
 8000efa:	d302      	bcc.n	8000f02 <__aeabi_ddiv+0x1be>
 8000efc:	d116      	bne.n	8000f2c <__aeabi_ddiv+0x1e8>
 8000efe:	42a7      	cmp	r7, r4
 8000f00:	d214      	bcs.n	8000f2c <__aeabi_ddiv+0x1e8>
 8000f02:	465b      	mov	r3, fp
 8000f04:	9d00      	ldr	r5, [sp, #0]
 8000f06:	3b01      	subs	r3, #1
 8000f08:	444f      	add	r7, r9
 8000f0a:	9305      	str	r3, [sp, #20]
 8000f0c:	454f      	cmp	r7, r9
 8000f0e:	419b      	sbcs	r3, r3
 8000f10:	46ac      	mov	ip, r5
 8000f12:	425b      	negs	r3, r3
 8000f14:	4463      	add	r3, ip
 8000f16:	18c0      	adds	r0, r0, r3
 8000f18:	4285      	cmp	r5, r0
 8000f1a:	d300      	bcc.n	8000f1e <__aeabi_ddiv+0x1da>
 8000f1c:	e1a1      	b.n	8001262 <__aeabi_ddiv+0x51e>
 8000f1e:	4282      	cmp	r2, r0
 8000f20:	d900      	bls.n	8000f24 <__aeabi_ddiv+0x1e0>
 8000f22:	e1f6      	b.n	8001312 <__aeabi_ddiv+0x5ce>
 8000f24:	d100      	bne.n	8000f28 <__aeabi_ddiv+0x1e4>
 8000f26:	e1f1      	b.n	800130c <__aeabi_ddiv+0x5c8>
 8000f28:	9b05      	ldr	r3, [sp, #20]
 8000f2a:	469b      	mov	fp, r3
 8000f2c:	1b3c      	subs	r4, r7, r4
 8000f2e:	42a7      	cmp	r7, r4
 8000f30:	41bf      	sbcs	r7, r7
 8000f32:	9d00      	ldr	r5, [sp, #0]
 8000f34:	1a80      	subs	r0, r0, r2
 8000f36:	427f      	negs	r7, r7
 8000f38:	1bc0      	subs	r0, r0, r7
 8000f3a:	4285      	cmp	r5, r0
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_ddiv+0x1fc>
 8000f3e:	e1d0      	b.n	80012e2 <__aeabi_ddiv+0x59e>
 8000f40:	9902      	ldr	r1, [sp, #8]
 8000f42:	f7ff f981 	bl	8000248 <__aeabi_uidivmod>
 8000f46:	9a03      	ldr	r2, [sp, #12]
 8000f48:	040b      	lsls	r3, r1, #16
 8000f4a:	4342      	muls	r2, r0
 8000f4c:	0c21      	lsrs	r1, r4, #16
 8000f4e:	0007      	movs	r7, r0
 8000f50:	4319      	orrs	r1, r3
 8000f52:	428a      	cmp	r2, r1
 8000f54:	d900      	bls.n	8000f58 <__aeabi_ddiv+0x214>
 8000f56:	e178      	b.n	800124a <__aeabi_ddiv+0x506>
 8000f58:	1a88      	subs	r0, r1, r2
 8000f5a:	9902      	ldr	r1, [sp, #8]
 8000f5c:	f7ff f974 	bl	8000248 <__aeabi_uidivmod>
 8000f60:	9a03      	ldr	r2, [sp, #12]
 8000f62:	0424      	lsls	r4, r4, #16
 8000f64:	4342      	muls	r2, r0
 8000f66:	0409      	lsls	r1, r1, #16
 8000f68:	0c24      	lsrs	r4, r4, #16
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	430c      	orrs	r4, r1
 8000f6e:	42a2      	cmp	r2, r4
 8000f70:	d900      	bls.n	8000f74 <__aeabi_ddiv+0x230>
 8000f72:	e15d      	b.n	8001230 <__aeabi_ddiv+0x4ec>
 8000f74:	4641      	mov	r1, r8
 8000f76:	1aa4      	subs	r4, r4, r2
 8000f78:	043a      	lsls	r2, r7, #16
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	9d04      	ldr	r5, [sp, #16]
 8000f7e:	0413      	lsls	r3, r2, #16
 8000f80:	0c1b      	lsrs	r3, r3, #16
 8000f82:	4359      	muls	r1, r3
 8000f84:	4647      	mov	r7, r8
 8000f86:	436b      	muls	r3, r5
 8000f88:	469c      	mov	ip, r3
 8000f8a:	0c10      	lsrs	r0, r2, #16
 8000f8c:	4347      	muls	r7, r0
 8000f8e:	0c0b      	lsrs	r3, r1, #16
 8000f90:	44bc      	add	ip, r7
 8000f92:	4463      	add	r3, ip
 8000f94:	4368      	muls	r0, r5
 8000f96:	429f      	cmp	r7, r3
 8000f98:	d903      	bls.n	8000fa2 <__aeabi_ddiv+0x25e>
 8000f9a:	2580      	movs	r5, #128	@ 0x80
 8000f9c:	026d      	lsls	r5, r5, #9
 8000f9e:	46ac      	mov	ip, r5
 8000fa0:	4460      	add	r0, ip
 8000fa2:	0c1f      	lsrs	r7, r3, #16
 8000fa4:	0409      	lsls	r1, r1, #16
 8000fa6:	041b      	lsls	r3, r3, #16
 8000fa8:	0c09      	lsrs	r1, r1, #16
 8000faa:	183f      	adds	r7, r7, r0
 8000fac:	185b      	adds	r3, r3, r1
 8000fae:	42bc      	cmp	r4, r7
 8000fb0:	d200      	bcs.n	8000fb4 <__aeabi_ddiv+0x270>
 8000fb2:	e102      	b.n	80011ba <__aeabi_ddiv+0x476>
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_ddiv+0x274>
 8000fb6:	e0fd      	b.n	80011b4 <__aeabi_ddiv+0x470>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	431a      	orrs	r2, r3
 8000fbc:	4b43      	ldr	r3, [pc, #268]	@ (80010cc <__aeabi_ddiv+0x388>)
 8000fbe:	4453      	add	r3, sl
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	dc00      	bgt.n	8000fc6 <__aeabi_ddiv+0x282>
 8000fc4:	e0ae      	b.n	8001124 <__aeabi_ddiv+0x3e0>
 8000fc6:	0751      	lsls	r1, r2, #29
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_ddiv+0x288>
 8000fca:	e198      	b.n	80012fe <__aeabi_ddiv+0x5ba>
 8000fcc:	4659      	mov	r1, fp
 8000fce:	01c9      	lsls	r1, r1, #7
 8000fd0:	d506      	bpl.n	8000fe0 <__aeabi_ddiv+0x29c>
 8000fd2:	4659      	mov	r1, fp
 8000fd4:	4b3e      	ldr	r3, [pc, #248]	@ (80010d0 <__aeabi_ddiv+0x38c>)
 8000fd6:	4019      	ands	r1, r3
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	468b      	mov	fp, r1
 8000fdc:	00db      	lsls	r3, r3, #3
 8000fde:	4453      	add	r3, sl
 8000fe0:	493c      	ldr	r1, [pc, #240]	@ (80010d4 <__aeabi_ddiv+0x390>)
 8000fe2:	428b      	cmp	r3, r1
 8000fe4:	dd00      	ble.n	8000fe8 <__aeabi_ddiv+0x2a4>
 8000fe6:	e71a      	b.n	8000e1e <__aeabi_ddiv+0xda>
 8000fe8:	4659      	mov	r1, fp
 8000fea:	08d2      	lsrs	r2, r2, #3
 8000fec:	0749      	lsls	r1, r1, #29
 8000fee:	4311      	orrs	r1, r2
 8000ff0:	465a      	mov	r2, fp
 8000ff2:	055b      	lsls	r3, r3, #21
 8000ff4:	0254      	lsls	r4, r2, #9
 8000ff6:	4688      	mov	r8, r1
 8000ff8:	0b24      	lsrs	r4, r4, #12
 8000ffa:	0d5b      	lsrs	r3, r3, #21
 8000ffc:	e702      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 8000ffe:	465a      	mov	r2, fp
 8001000:	9b00      	ldr	r3, [sp, #0]
 8001002:	431a      	orrs	r2, r3
 8001004:	d100      	bne.n	8001008 <__aeabi_ddiv+0x2c4>
 8001006:	e07e      	b.n	8001106 <__aeabi_ddiv+0x3c2>
 8001008:	465b      	mov	r3, fp
 800100a:	2b00      	cmp	r3, #0
 800100c:	d100      	bne.n	8001010 <__aeabi_ddiv+0x2cc>
 800100e:	e100      	b.n	8001212 <__aeabi_ddiv+0x4ce>
 8001010:	4658      	mov	r0, fp
 8001012:	f001 f9ef 	bl	80023f4 <__clzsi2>
 8001016:	0002      	movs	r2, r0
 8001018:	0003      	movs	r3, r0
 800101a:	3a0b      	subs	r2, #11
 800101c:	271d      	movs	r7, #29
 800101e:	9e00      	ldr	r6, [sp, #0]
 8001020:	1aba      	subs	r2, r7, r2
 8001022:	0019      	movs	r1, r3
 8001024:	4658      	mov	r0, fp
 8001026:	40d6      	lsrs	r6, r2
 8001028:	3908      	subs	r1, #8
 800102a:	4088      	lsls	r0, r1
 800102c:	0032      	movs	r2, r6
 800102e:	4302      	orrs	r2, r0
 8001030:	4693      	mov	fp, r2
 8001032:	9a00      	ldr	r2, [sp, #0]
 8001034:	408a      	lsls	r2, r1
 8001036:	4928      	ldr	r1, [pc, #160]	@ (80010d8 <__aeabi_ddiv+0x394>)
 8001038:	4453      	add	r3, sl
 800103a:	468a      	mov	sl, r1
 800103c:	449a      	add	sl, r3
 800103e:	2300      	movs	r3, #0
 8001040:	e6c8      	b.n	8000dd4 <__aeabi_ddiv+0x90>
 8001042:	465b      	mov	r3, fp
 8001044:	4303      	orrs	r3, r0
 8001046:	4699      	mov	r9, r3
 8001048:	d056      	beq.n	80010f8 <__aeabi_ddiv+0x3b4>
 800104a:	465b      	mov	r3, fp
 800104c:	2b00      	cmp	r3, #0
 800104e:	d100      	bne.n	8001052 <__aeabi_ddiv+0x30e>
 8001050:	e0cd      	b.n	80011ee <__aeabi_ddiv+0x4aa>
 8001052:	4658      	mov	r0, fp
 8001054:	f001 f9ce 	bl	80023f4 <__clzsi2>
 8001058:	230b      	movs	r3, #11
 800105a:	425b      	negs	r3, r3
 800105c:	469c      	mov	ip, r3
 800105e:	0002      	movs	r2, r0
 8001060:	4484      	add	ip, r0
 8001062:	4666      	mov	r6, ip
 8001064:	231d      	movs	r3, #29
 8001066:	1b9b      	subs	r3, r3, r6
 8001068:	0026      	movs	r6, r4
 800106a:	0011      	movs	r1, r2
 800106c:	4658      	mov	r0, fp
 800106e:	40de      	lsrs	r6, r3
 8001070:	3908      	subs	r1, #8
 8001072:	4088      	lsls	r0, r1
 8001074:	0033      	movs	r3, r6
 8001076:	4303      	orrs	r3, r0
 8001078:	4699      	mov	r9, r3
 800107a:	0023      	movs	r3, r4
 800107c:	408b      	lsls	r3, r1
 800107e:	4698      	mov	r8, r3
 8001080:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <__aeabi_ddiv+0x398>)
 8001082:	2400      	movs	r4, #0
 8001084:	1a9b      	subs	r3, r3, r2
 8001086:	469a      	mov	sl, r3
 8001088:	2300      	movs	r3, #0
 800108a:	9303      	str	r3, [sp, #12]
 800108c:	e682      	b.n	8000d94 <__aeabi_ddiv+0x50>
 800108e:	465a      	mov	r2, fp
 8001090:	4302      	orrs	r2, r0
 8001092:	4691      	mov	r9, r2
 8001094:	d12a      	bne.n	80010ec <__aeabi_ddiv+0x3a8>
 8001096:	2200      	movs	r2, #0
 8001098:	469a      	mov	sl, r3
 800109a:	2302      	movs	r3, #2
 800109c:	4690      	mov	r8, r2
 800109e:	2408      	movs	r4, #8
 80010a0:	9303      	str	r3, [sp, #12]
 80010a2:	e677      	b.n	8000d94 <__aeabi_ddiv+0x50>
 80010a4:	465a      	mov	r2, fp
 80010a6:	9b00      	ldr	r3, [sp, #0]
 80010a8:	431a      	orrs	r2, r3
 80010aa:	4b0d      	ldr	r3, [pc, #52]	@ (80010e0 <__aeabi_ddiv+0x39c>)
 80010ac:	469c      	mov	ip, r3
 80010ae:	44e2      	add	sl, ip
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	d117      	bne.n	80010e4 <__aeabi_ddiv+0x3a0>
 80010b4:	2302      	movs	r3, #2
 80010b6:	431c      	orrs	r4, r3
 80010b8:	2300      	movs	r3, #0
 80010ba:	469b      	mov	fp, r3
 80010bc:	3302      	adds	r3, #2
 80010be:	e689      	b.n	8000dd4 <__aeabi_ddiv+0x90>
 80010c0:	000007ff 	.word	0x000007ff
 80010c4:	fffffc01 	.word	0xfffffc01
 80010c8:	0801067c 	.word	0x0801067c
 80010cc:	000003ff 	.word	0x000003ff
 80010d0:	feffffff 	.word	0xfeffffff
 80010d4:	000007fe 	.word	0x000007fe
 80010d8:	000003f3 	.word	0x000003f3
 80010dc:	fffffc0d 	.word	0xfffffc0d
 80010e0:	fffff801 	.word	0xfffff801
 80010e4:	2303      	movs	r3, #3
 80010e6:	0032      	movs	r2, r6
 80010e8:	431c      	orrs	r4, r3
 80010ea:	e673      	b.n	8000dd4 <__aeabi_ddiv+0x90>
 80010ec:	469a      	mov	sl, r3
 80010ee:	2303      	movs	r3, #3
 80010f0:	46d9      	mov	r9, fp
 80010f2:	240c      	movs	r4, #12
 80010f4:	9303      	str	r3, [sp, #12]
 80010f6:	e64d      	b.n	8000d94 <__aeabi_ddiv+0x50>
 80010f8:	2300      	movs	r3, #0
 80010fa:	4698      	mov	r8, r3
 80010fc:	469a      	mov	sl, r3
 80010fe:	3301      	adds	r3, #1
 8001100:	2404      	movs	r4, #4
 8001102:	9303      	str	r3, [sp, #12]
 8001104:	e646      	b.n	8000d94 <__aeabi_ddiv+0x50>
 8001106:	2301      	movs	r3, #1
 8001108:	431c      	orrs	r4, r3
 800110a:	2300      	movs	r3, #0
 800110c:	469b      	mov	fp, r3
 800110e:	3301      	adds	r3, #1
 8001110:	e660      	b.n	8000dd4 <__aeabi_ddiv+0x90>
 8001112:	2300      	movs	r3, #0
 8001114:	2480      	movs	r4, #128	@ 0x80
 8001116:	4698      	mov	r8, r3
 8001118:	2600      	movs	r6, #0
 800111a:	4b92      	ldr	r3, [pc, #584]	@ (8001364 <__aeabi_ddiv+0x620>)
 800111c:	0324      	lsls	r4, r4, #12
 800111e:	e671      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 8001120:	2201      	movs	r2, #1
 8001122:	4252      	negs	r2, r2
 8001124:	2101      	movs	r1, #1
 8001126:	1ac9      	subs	r1, r1, r3
 8001128:	2938      	cmp	r1, #56	@ 0x38
 800112a:	dd00      	ble.n	800112e <__aeabi_ddiv+0x3ea>
 800112c:	e666      	b.n	8000dfc <__aeabi_ddiv+0xb8>
 800112e:	291f      	cmp	r1, #31
 8001130:	dc00      	bgt.n	8001134 <__aeabi_ddiv+0x3f0>
 8001132:	e0ab      	b.n	800128c <__aeabi_ddiv+0x548>
 8001134:	201f      	movs	r0, #31
 8001136:	4240      	negs	r0, r0
 8001138:	1ac3      	subs	r3, r0, r3
 800113a:	4658      	mov	r0, fp
 800113c:	40d8      	lsrs	r0, r3
 800113e:	0003      	movs	r3, r0
 8001140:	2920      	cmp	r1, #32
 8001142:	d004      	beq.n	800114e <__aeabi_ddiv+0x40a>
 8001144:	4658      	mov	r0, fp
 8001146:	4988      	ldr	r1, [pc, #544]	@ (8001368 <__aeabi_ddiv+0x624>)
 8001148:	4451      	add	r1, sl
 800114a:	4088      	lsls	r0, r1
 800114c:	4302      	orrs	r2, r0
 800114e:	1e51      	subs	r1, r2, #1
 8001150:	418a      	sbcs	r2, r1
 8001152:	431a      	orrs	r2, r3
 8001154:	2307      	movs	r3, #7
 8001156:	0019      	movs	r1, r3
 8001158:	2400      	movs	r4, #0
 800115a:	4011      	ands	r1, r2
 800115c:	4213      	tst	r3, r2
 800115e:	d00c      	beq.n	800117a <__aeabi_ddiv+0x436>
 8001160:	230f      	movs	r3, #15
 8001162:	4013      	ands	r3, r2
 8001164:	2b04      	cmp	r3, #4
 8001166:	d100      	bne.n	800116a <__aeabi_ddiv+0x426>
 8001168:	e0f9      	b.n	800135e <__aeabi_ddiv+0x61a>
 800116a:	1d11      	adds	r1, r2, #4
 800116c:	4291      	cmp	r1, r2
 800116e:	419b      	sbcs	r3, r3
 8001170:	000a      	movs	r2, r1
 8001172:	425b      	negs	r3, r3
 8001174:	0759      	lsls	r1, r3, #29
 8001176:	025b      	lsls	r3, r3, #9
 8001178:	0b1c      	lsrs	r4, r3, #12
 800117a:	08d2      	lsrs	r2, r2, #3
 800117c:	430a      	orrs	r2, r1
 800117e:	4690      	mov	r8, r2
 8001180:	2300      	movs	r3, #0
 8001182:	e63f      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 8001184:	2480      	movs	r4, #128	@ 0x80
 8001186:	464b      	mov	r3, r9
 8001188:	0324      	lsls	r4, r4, #12
 800118a:	4223      	tst	r3, r4
 800118c:	d009      	beq.n	80011a2 <__aeabi_ddiv+0x45e>
 800118e:	465b      	mov	r3, fp
 8001190:	4223      	tst	r3, r4
 8001192:	d106      	bne.n	80011a2 <__aeabi_ddiv+0x45e>
 8001194:	431c      	orrs	r4, r3
 8001196:	0324      	lsls	r4, r4, #12
 8001198:	002e      	movs	r6, r5
 800119a:	4690      	mov	r8, r2
 800119c:	4b71      	ldr	r3, [pc, #452]	@ (8001364 <__aeabi_ddiv+0x620>)
 800119e:	0b24      	lsrs	r4, r4, #12
 80011a0:	e630      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 80011a2:	2480      	movs	r4, #128	@ 0x80
 80011a4:	464b      	mov	r3, r9
 80011a6:	0324      	lsls	r4, r4, #12
 80011a8:	431c      	orrs	r4, r3
 80011aa:	0324      	lsls	r4, r4, #12
 80011ac:	9e02      	ldr	r6, [sp, #8]
 80011ae:	4b6d      	ldr	r3, [pc, #436]	@ (8001364 <__aeabi_ddiv+0x620>)
 80011b0:	0b24      	lsrs	r4, r4, #12
 80011b2:	e627      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d100      	bne.n	80011ba <__aeabi_ddiv+0x476>
 80011b8:	e700      	b.n	8000fbc <__aeabi_ddiv+0x278>
 80011ba:	9800      	ldr	r0, [sp, #0]
 80011bc:	1e51      	subs	r1, r2, #1
 80011be:	4684      	mov	ip, r0
 80011c0:	4464      	add	r4, ip
 80011c2:	4284      	cmp	r4, r0
 80011c4:	d200      	bcs.n	80011c8 <__aeabi_ddiv+0x484>
 80011c6:	e084      	b.n	80012d2 <__aeabi_ddiv+0x58e>
 80011c8:	42bc      	cmp	r4, r7
 80011ca:	d200      	bcs.n	80011ce <__aeabi_ddiv+0x48a>
 80011cc:	e0ae      	b.n	800132c <__aeabi_ddiv+0x5e8>
 80011ce:	d100      	bne.n	80011d2 <__aeabi_ddiv+0x48e>
 80011d0:	e0c1      	b.n	8001356 <__aeabi_ddiv+0x612>
 80011d2:	000a      	movs	r2, r1
 80011d4:	e6f0      	b.n	8000fb8 <__aeabi_ddiv+0x274>
 80011d6:	4542      	cmp	r2, r8
 80011d8:	d900      	bls.n	80011dc <__aeabi_ddiv+0x498>
 80011da:	e62c      	b.n	8000e36 <__aeabi_ddiv+0xf2>
 80011dc:	464b      	mov	r3, r9
 80011de:	07dc      	lsls	r4, r3, #31
 80011e0:	0858      	lsrs	r0, r3, #1
 80011e2:	4643      	mov	r3, r8
 80011e4:	085b      	lsrs	r3, r3, #1
 80011e6:	431c      	orrs	r4, r3
 80011e8:	4643      	mov	r3, r8
 80011ea:	07df      	lsls	r7, r3, #31
 80011ec:	e62a      	b.n	8000e44 <__aeabi_ddiv+0x100>
 80011ee:	f001 f901 	bl	80023f4 <__clzsi2>
 80011f2:	2315      	movs	r3, #21
 80011f4:	469c      	mov	ip, r3
 80011f6:	4484      	add	ip, r0
 80011f8:	0002      	movs	r2, r0
 80011fa:	4663      	mov	r3, ip
 80011fc:	3220      	adds	r2, #32
 80011fe:	2b1c      	cmp	r3, #28
 8001200:	dc00      	bgt.n	8001204 <__aeabi_ddiv+0x4c0>
 8001202:	e72e      	b.n	8001062 <__aeabi_ddiv+0x31e>
 8001204:	0023      	movs	r3, r4
 8001206:	3808      	subs	r0, #8
 8001208:	4083      	lsls	r3, r0
 800120a:	4699      	mov	r9, r3
 800120c:	2300      	movs	r3, #0
 800120e:	4698      	mov	r8, r3
 8001210:	e736      	b.n	8001080 <__aeabi_ddiv+0x33c>
 8001212:	f001 f8ef 	bl	80023f4 <__clzsi2>
 8001216:	0002      	movs	r2, r0
 8001218:	0003      	movs	r3, r0
 800121a:	3215      	adds	r2, #21
 800121c:	3320      	adds	r3, #32
 800121e:	2a1c      	cmp	r2, #28
 8001220:	dc00      	bgt.n	8001224 <__aeabi_ddiv+0x4e0>
 8001222:	e6fb      	b.n	800101c <__aeabi_ddiv+0x2d8>
 8001224:	9900      	ldr	r1, [sp, #0]
 8001226:	3808      	subs	r0, #8
 8001228:	4081      	lsls	r1, r0
 800122a:	2200      	movs	r2, #0
 800122c:	468b      	mov	fp, r1
 800122e:	e702      	b.n	8001036 <__aeabi_ddiv+0x2f2>
 8001230:	9900      	ldr	r1, [sp, #0]
 8001232:	3b01      	subs	r3, #1
 8001234:	468c      	mov	ip, r1
 8001236:	4464      	add	r4, ip
 8001238:	42a1      	cmp	r1, r4
 800123a:	d900      	bls.n	800123e <__aeabi_ddiv+0x4fa>
 800123c:	e69a      	b.n	8000f74 <__aeabi_ddiv+0x230>
 800123e:	42a2      	cmp	r2, r4
 8001240:	d800      	bhi.n	8001244 <__aeabi_ddiv+0x500>
 8001242:	e697      	b.n	8000f74 <__aeabi_ddiv+0x230>
 8001244:	1e83      	subs	r3, r0, #2
 8001246:	4464      	add	r4, ip
 8001248:	e694      	b.n	8000f74 <__aeabi_ddiv+0x230>
 800124a:	46ac      	mov	ip, r5
 800124c:	4461      	add	r1, ip
 800124e:	3f01      	subs	r7, #1
 8001250:	428d      	cmp	r5, r1
 8001252:	d900      	bls.n	8001256 <__aeabi_ddiv+0x512>
 8001254:	e680      	b.n	8000f58 <__aeabi_ddiv+0x214>
 8001256:	428a      	cmp	r2, r1
 8001258:	d800      	bhi.n	800125c <__aeabi_ddiv+0x518>
 800125a:	e67d      	b.n	8000f58 <__aeabi_ddiv+0x214>
 800125c:	1e87      	subs	r7, r0, #2
 800125e:	4461      	add	r1, ip
 8001260:	e67a      	b.n	8000f58 <__aeabi_ddiv+0x214>
 8001262:	4285      	cmp	r5, r0
 8001264:	d000      	beq.n	8001268 <__aeabi_ddiv+0x524>
 8001266:	e65f      	b.n	8000f28 <__aeabi_ddiv+0x1e4>
 8001268:	45b9      	cmp	r9, r7
 800126a:	d900      	bls.n	800126e <__aeabi_ddiv+0x52a>
 800126c:	e65c      	b.n	8000f28 <__aeabi_ddiv+0x1e4>
 800126e:	e656      	b.n	8000f1e <__aeabi_ddiv+0x1da>
 8001270:	42a2      	cmp	r2, r4
 8001272:	d800      	bhi.n	8001276 <__aeabi_ddiv+0x532>
 8001274:	e61a      	b.n	8000eac <__aeabi_ddiv+0x168>
 8001276:	1e83      	subs	r3, r0, #2
 8001278:	4464      	add	r4, ip
 800127a:	e617      	b.n	8000eac <__aeabi_ddiv+0x168>
 800127c:	428a      	cmp	r2, r1
 800127e:	d800      	bhi.n	8001282 <__aeabi_ddiv+0x53e>
 8001280:	e600      	b.n	8000e84 <__aeabi_ddiv+0x140>
 8001282:	46ac      	mov	ip, r5
 8001284:	1e83      	subs	r3, r0, #2
 8001286:	4698      	mov	r8, r3
 8001288:	4461      	add	r1, ip
 800128a:	e5fb      	b.n	8000e84 <__aeabi_ddiv+0x140>
 800128c:	4837      	ldr	r0, [pc, #220]	@ (800136c <__aeabi_ddiv+0x628>)
 800128e:	0014      	movs	r4, r2
 8001290:	4450      	add	r0, sl
 8001292:	4082      	lsls	r2, r0
 8001294:	465b      	mov	r3, fp
 8001296:	0017      	movs	r7, r2
 8001298:	4083      	lsls	r3, r0
 800129a:	40cc      	lsrs	r4, r1
 800129c:	1e7a      	subs	r2, r7, #1
 800129e:	4197      	sbcs	r7, r2
 80012a0:	4323      	orrs	r3, r4
 80012a2:	433b      	orrs	r3, r7
 80012a4:	001a      	movs	r2, r3
 80012a6:	465b      	mov	r3, fp
 80012a8:	40cb      	lsrs	r3, r1
 80012aa:	0751      	lsls	r1, r2, #29
 80012ac:	d009      	beq.n	80012c2 <__aeabi_ddiv+0x57e>
 80012ae:	210f      	movs	r1, #15
 80012b0:	4011      	ands	r1, r2
 80012b2:	2904      	cmp	r1, #4
 80012b4:	d005      	beq.n	80012c2 <__aeabi_ddiv+0x57e>
 80012b6:	1d11      	adds	r1, r2, #4
 80012b8:	4291      	cmp	r1, r2
 80012ba:	4192      	sbcs	r2, r2
 80012bc:	4252      	negs	r2, r2
 80012be:	189b      	adds	r3, r3, r2
 80012c0:	000a      	movs	r2, r1
 80012c2:	0219      	lsls	r1, r3, #8
 80012c4:	d400      	bmi.n	80012c8 <__aeabi_ddiv+0x584>
 80012c6:	e755      	b.n	8001174 <__aeabi_ddiv+0x430>
 80012c8:	2200      	movs	r2, #0
 80012ca:	2301      	movs	r3, #1
 80012cc:	2400      	movs	r4, #0
 80012ce:	4690      	mov	r8, r2
 80012d0:	e598      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 80012d2:	000a      	movs	r2, r1
 80012d4:	42bc      	cmp	r4, r7
 80012d6:	d000      	beq.n	80012da <__aeabi_ddiv+0x596>
 80012d8:	e66e      	b.n	8000fb8 <__aeabi_ddiv+0x274>
 80012da:	454b      	cmp	r3, r9
 80012dc:	d000      	beq.n	80012e0 <__aeabi_ddiv+0x59c>
 80012de:	e66b      	b.n	8000fb8 <__aeabi_ddiv+0x274>
 80012e0:	e66c      	b.n	8000fbc <__aeabi_ddiv+0x278>
 80012e2:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <__aeabi_ddiv+0x62c>)
 80012e4:	4a23      	ldr	r2, [pc, #140]	@ (8001374 <__aeabi_ddiv+0x630>)
 80012e6:	4453      	add	r3, sl
 80012e8:	4592      	cmp	sl, r2
 80012ea:	da00      	bge.n	80012ee <__aeabi_ddiv+0x5aa>
 80012ec:	e718      	b.n	8001120 <__aeabi_ddiv+0x3dc>
 80012ee:	2101      	movs	r1, #1
 80012f0:	4249      	negs	r1, r1
 80012f2:	1d0a      	adds	r2, r1, #4
 80012f4:	428a      	cmp	r2, r1
 80012f6:	4189      	sbcs	r1, r1
 80012f8:	4249      	negs	r1, r1
 80012fa:	448b      	add	fp, r1
 80012fc:	e666      	b.n	8000fcc <__aeabi_ddiv+0x288>
 80012fe:	210f      	movs	r1, #15
 8001300:	4011      	ands	r1, r2
 8001302:	2904      	cmp	r1, #4
 8001304:	d100      	bne.n	8001308 <__aeabi_ddiv+0x5c4>
 8001306:	e661      	b.n	8000fcc <__aeabi_ddiv+0x288>
 8001308:	0011      	movs	r1, r2
 800130a:	e7f2      	b.n	80012f2 <__aeabi_ddiv+0x5ae>
 800130c:	42bc      	cmp	r4, r7
 800130e:	d800      	bhi.n	8001312 <__aeabi_ddiv+0x5ce>
 8001310:	e60a      	b.n	8000f28 <__aeabi_ddiv+0x1e4>
 8001312:	2302      	movs	r3, #2
 8001314:	425b      	negs	r3, r3
 8001316:	469c      	mov	ip, r3
 8001318:	9900      	ldr	r1, [sp, #0]
 800131a:	444f      	add	r7, r9
 800131c:	454f      	cmp	r7, r9
 800131e:	419b      	sbcs	r3, r3
 8001320:	44e3      	add	fp, ip
 8001322:	468c      	mov	ip, r1
 8001324:	425b      	negs	r3, r3
 8001326:	4463      	add	r3, ip
 8001328:	18c0      	adds	r0, r0, r3
 800132a:	e5ff      	b.n	8000f2c <__aeabi_ddiv+0x1e8>
 800132c:	4649      	mov	r1, r9
 800132e:	9d00      	ldr	r5, [sp, #0]
 8001330:	0048      	lsls	r0, r1, #1
 8001332:	4548      	cmp	r0, r9
 8001334:	4189      	sbcs	r1, r1
 8001336:	46ac      	mov	ip, r5
 8001338:	4249      	negs	r1, r1
 800133a:	4461      	add	r1, ip
 800133c:	4681      	mov	r9, r0
 800133e:	3a02      	subs	r2, #2
 8001340:	1864      	adds	r4, r4, r1
 8001342:	e7c7      	b.n	80012d4 <__aeabi_ddiv+0x590>
 8001344:	2480      	movs	r4, #128	@ 0x80
 8001346:	465b      	mov	r3, fp
 8001348:	0324      	lsls	r4, r4, #12
 800134a:	431c      	orrs	r4, r3
 800134c:	0324      	lsls	r4, r4, #12
 800134e:	4690      	mov	r8, r2
 8001350:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <__aeabi_ddiv+0x620>)
 8001352:	0b24      	lsrs	r4, r4, #12
 8001354:	e556      	b.n	8000e04 <__aeabi_ddiv+0xc0>
 8001356:	4599      	cmp	r9, r3
 8001358:	d3e8      	bcc.n	800132c <__aeabi_ddiv+0x5e8>
 800135a:	000a      	movs	r2, r1
 800135c:	e7bd      	b.n	80012da <__aeabi_ddiv+0x596>
 800135e:	2300      	movs	r3, #0
 8001360:	e708      	b.n	8001174 <__aeabi_ddiv+0x430>
 8001362:	46c0      	nop			@ (mov r8, r8)
 8001364:	000007ff 	.word	0x000007ff
 8001368:	0000043e 	.word	0x0000043e
 800136c:	0000041e 	.word	0x0000041e
 8001370:	000003ff 	.word	0x000003ff
 8001374:	fffffc02 	.word	0xfffffc02

08001378 <__eqdf2>:
 8001378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800137a:	4657      	mov	r7, sl
 800137c:	46de      	mov	lr, fp
 800137e:	464e      	mov	r6, r9
 8001380:	4645      	mov	r5, r8
 8001382:	b5e0      	push	{r5, r6, r7, lr}
 8001384:	000d      	movs	r5, r1
 8001386:	0004      	movs	r4, r0
 8001388:	0fe8      	lsrs	r0, r5, #31
 800138a:	4683      	mov	fp, r0
 800138c:	0309      	lsls	r1, r1, #12
 800138e:	0fd8      	lsrs	r0, r3, #31
 8001390:	0b09      	lsrs	r1, r1, #12
 8001392:	4682      	mov	sl, r0
 8001394:	4819      	ldr	r0, [pc, #100]	@ (80013fc <__eqdf2+0x84>)
 8001396:	468c      	mov	ip, r1
 8001398:	031f      	lsls	r7, r3, #12
 800139a:	0069      	lsls	r1, r5, #1
 800139c:	005e      	lsls	r6, r3, #1
 800139e:	0d49      	lsrs	r1, r1, #21
 80013a0:	0b3f      	lsrs	r7, r7, #12
 80013a2:	0d76      	lsrs	r6, r6, #21
 80013a4:	4281      	cmp	r1, r0
 80013a6:	d018      	beq.n	80013da <__eqdf2+0x62>
 80013a8:	4286      	cmp	r6, r0
 80013aa:	d00f      	beq.n	80013cc <__eqdf2+0x54>
 80013ac:	2001      	movs	r0, #1
 80013ae:	42b1      	cmp	r1, r6
 80013b0:	d10d      	bne.n	80013ce <__eqdf2+0x56>
 80013b2:	45bc      	cmp	ip, r7
 80013b4:	d10b      	bne.n	80013ce <__eqdf2+0x56>
 80013b6:	4294      	cmp	r4, r2
 80013b8:	d109      	bne.n	80013ce <__eqdf2+0x56>
 80013ba:	45d3      	cmp	fp, sl
 80013bc:	d01c      	beq.n	80013f8 <__eqdf2+0x80>
 80013be:	2900      	cmp	r1, #0
 80013c0:	d105      	bne.n	80013ce <__eqdf2+0x56>
 80013c2:	4660      	mov	r0, ip
 80013c4:	4320      	orrs	r0, r4
 80013c6:	1e43      	subs	r3, r0, #1
 80013c8:	4198      	sbcs	r0, r3
 80013ca:	e000      	b.n	80013ce <__eqdf2+0x56>
 80013cc:	2001      	movs	r0, #1
 80013ce:	bcf0      	pop	{r4, r5, r6, r7}
 80013d0:	46bb      	mov	fp, r7
 80013d2:	46b2      	mov	sl, r6
 80013d4:	46a9      	mov	r9, r5
 80013d6:	46a0      	mov	r8, r4
 80013d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013da:	2001      	movs	r0, #1
 80013dc:	428e      	cmp	r6, r1
 80013de:	d1f6      	bne.n	80013ce <__eqdf2+0x56>
 80013e0:	4661      	mov	r1, ip
 80013e2:	4339      	orrs	r1, r7
 80013e4:	000f      	movs	r7, r1
 80013e6:	4317      	orrs	r7, r2
 80013e8:	4327      	orrs	r7, r4
 80013ea:	d1f0      	bne.n	80013ce <__eqdf2+0x56>
 80013ec:	465b      	mov	r3, fp
 80013ee:	4652      	mov	r2, sl
 80013f0:	1a98      	subs	r0, r3, r2
 80013f2:	1e43      	subs	r3, r0, #1
 80013f4:	4198      	sbcs	r0, r3
 80013f6:	e7ea      	b.n	80013ce <__eqdf2+0x56>
 80013f8:	2000      	movs	r0, #0
 80013fa:	e7e8      	b.n	80013ce <__eqdf2+0x56>
 80013fc:	000007ff 	.word	0x000007ff

08001400 <__gedf2>:
 8001400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001402:	4657      	mov	r7, sl
 8001404:	464e      	mov	r6, r9
 8001406:	4645      	mov	r5, r8
 8001408:	46de      	mov	lr, fp
 800140a:	b5e0      	push	{r5, r6, r7, lr}
 800140c:	000d      	movs	r5, r1
 800140e:	030f      	lsls	r7, r1, #12
 8001410:	0b39      	lsrs	r1, r7, #12
 8001412:	b083      	sub	sp, #12
 8001414:	0004      	movs	r4, r0
 8001416:	4680      	mov	r8, r0
 8001418:	9101      	str	r1, [sp, #4]
 800141a:	0058      	lsls	r0, r3, #1
 800141c:	0fe9      	lsrs	r1, r5, #31
 800141e:	4f31      	ldr	r7, [pc, #196]	@ (80014e4 <__gedf2+0xe4>)
 8001420:	0d40      	lsrs	r0, r0, #21
 8001422:	468c      	mov	ip, r1
 8001424:	006e      	lsls	r6, r5, #1
 8001426:	0319      	lsls	r1, r3, #12
 8001428:	4682      	mov	sl, r0
 800142a:	4691      	mov	r9, r2
 800142c:	0d76      	lsrs	r6, r6, #21
 800142e:	0b09      	lsrs	r1, r1, #12
 8001430:	0fd8      	lsrs	r0, r3, #31
 8001432:	42be      	cmp	r6, r7
 8001434:	d01f      	beq.n	8001476 <__gedf2+0x76>
 8001436:	45ba      	cmp	sl, r7
 8001438:	d00f      	beq.n	800145a <__gedf2+0x5a>
 800143a:	2e00      	cmp	r6, #0
 800143c:	d12f      	bne.n	800149e <__gedf2+0x9e>
 800143e:	4655      	mov	r5, sl
 8001440:	9e01      	ldr	r6, [sp, #4]
 8001442:	4334      	orrs	r4, r6
 8001444:	2d00      	cmp	r5, #0
 8001446:	d127      	bne.n	8001498 <__gedf2+0x98>
 8001448:	430a      	orrs	r2, r1
 800144a:	d03a      	beq.n	80014c2 <__gedf2+0xc2>
 800144c:	2c00      	cmp	r4, #0
 800144e:	d145      	bne.n	80014dc <__gedf2+0xdc>
 8001450:	2800      	cmp	r0, #0
 8001452:	d11a      	bne.n	800148a <__gedf2+0x8a>
 8001454:	2001      	movs	r0, #1
 8001456:	4240      	negs	r0, r0
 8001458:	e017      	b.n	800148a <__gedf2+0x8a>
 800145a:	4311      	orrs	r1, r2
 800145c:	d13b      	bne.n	80014d6 <__gedf2+0xd6>
 800145e:	2e00      	cmp	r6, #0
 8001460:	d102      	bne.n	8001468 <__gedf2+0x68>
 8001462:	9f01      	ldr	r7, [sp, #4]
 8001464:	4327      	orrs	r7, r4
 8001466:	d0f3      	beq.n	8001450 <__gedf2+0x50>
 8001468:	4584      	cmp	ip, r0
 800146a:	d109      	bne.n	8001480 <__gedf2+0x80>
 800146c:	4663      	mov	r3, ip
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <__gedf2+0x54>
 8001472:	4660      	mov	r0, ip
 8001474:	e009      	b.n	800148a <__gedf2+0x8a>
 8001476:	9f01      	ldr	r7, [sp, #4]
 8001478:	4327      	orrs	r7, r4
 800147a:	d12c      	bne.n	80014d6 <__gedf2+0xd6>
 800147c:	45b2      	cmp	sl, r6
 800147e:	d024      	beq.n	80014ca <__gedf2+0xca>
 8001480:	4663      	mov	r3, ip
 8001482:	2002      	movs	r0, #2
 8001484:	3b01      	subs	r3, #1
 8001486:	4018      	ands	r0, r3
 8001488:	3801      	subs	r0, #1
 800148a:	b003      	add	sp, #12
 800148c:	bcf0      	pop	{r4, r5, r6, r7}
 800148e:	46bb      	mov	fp, r7
 8001490:	46b2      	mov	sl, r6
 8001492:	46a9      	mov	r9, r5
 8001494:	46a0      	mov	r8, r4
 8001496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001498:	2c00      	cmp	r4, #0
 800149a:	d0d9      	beq.n	8001450 <__gedf2+0x50>
 800149c:	e7e4      	b.n	8001468 <__gedf2+0x68>
 800149e:	4654      	mov	r4, sl
 80014a0:	2c00      	cmp	r4, #0
 80014a2:	d0ed      	beq.n	8001480 <__gedf2+0x80>
 80014a4:	4584      	cmp	ip, r0
 80014a6:	d1eb      	bne.n	8001480 <__gedf2+0x80>
 80014a8:	4556      	cmp	r6, sl
 80014aa:	dce9      	bgt.n	8001480 <__gedf2+0x80>
 80014ac:	dbde      	blt.n	800146c <__gedf2+0x6c>
 80014ae:	9b01      	ldr	r3, [sp, #4]
 80014b0:	428b      	cmp	r3, r1
 80014b2:	d8e5      	bhi.n	8001480 <__gedf2+0x80>
 80014b4:	d1da      	bne.n	800146c <__gedf2+0x6c>
 80014b6:	45c8      	cmp	r8, r9
 80014b8:	d8e2      	bhi.n	8001480 <__gedf2+0x80>
 80014ba:	2000      	movs	r0, #0
 80014bc:	45c8      	cmp	r8, r9
 80014be:	d2e4      	bcs.n	800148a <__gedf2+0x8a>
 80014c0:	e7d4      	b.n	800146c <__gedf2+0x6c>
 80014c2:	2000      	movs	r0, #0
 80014c4:	2c00      	cmp	r4, #0
 80014c6:	d0e0      	beq.n	800148a <__gedf2+0x8a>
 80014c8:	e7da      	b.n	8001480 <__gedf2+0x80>
 80014ca:	4311      	orrs	r1, r2
 80014cc:	d103      	bne.n	80014d6 <__gedf2+0xd6>
 80014ce:	4584      	cmp	ip, r0
 80014d0:	d1d6      	bne.n	8001480 <__gedf2+0x80>
 80014d2:	2000      	movs	r0, #0
 80014d4:	e7d9      	b.n	800148a <__gedf2+0x8a>
 80014d6:	2002      	movs	r0, #2
 80014d8:	4240      	negs	r0, r0
 80014da:	e7d6      	b.n	800148a <__gedf2+0x8a>
 80014dc:	4584      	cmp	ip, r0
 80014de:	d0e6      	beq.n	80014ae <__gedf2+0xae>
 80014e0:	e7ce      	b.n	8001480 <__gedf2+0x80>
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	000007ff 	.word	0x000007ff

080014e8 <__ledf2>:
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	4657      	mov	r7, sl
 80014ec:	464e      	mov	r6, r9
 80014ee:	4645      	mov	r5, r8
 80014f0:	46de      	mov	lr, fp
 80014f2:	b5e0      	push	{r5, r6, r7, lr}
 80014f4:	000d      	movs	r5, r1
 80014f6:	030f      	lsls	r7, r1, #12
 80014f8:	0004      	movs	r4, r0
 80014fa:	4680      	mov	r8, r0
 80014fc:	0fe8      	lsrs	r0, r5, #31
 80014fe:	0b39      	lsrs	r1, r7, #12
 8001500:	4684      	mov	ip, r0
 8001502:	b083      	sub	sp, #12
 8001504:	0058      	lsls	r0, r3, #1
 8001506:	4f30      	ldr	r7, [pc, #192]	@ (80015c8 <__ledf2+0xe0>)
 8001508:	0d40      	lsrs	r0, r0, #21
 800150a:	9101      	str	r1, [sp, #4]
 800150c:	031e      	lsls	r6, r3, #12
 800150e:	0069      	lsls	r1, r5, #1
 8001510:	4682      	mov	sl, r0
 8001512:	4691      	mov	r9, r2
 8001514:	0d49      	lsrs	r1, r1, #21
 8001516:	0b36      	lsrs	r6, r6, #12
 8001518:	0fd8      	lsrs	r0, r3, #31
 800151a:	42b9      	cmp	r1, r7
 800151c:	d020      	beq.n	8001560 <__ledf2+0x78>
 800151e:	45ba      	cmp	sl, r7
 8001520:	d00f      	beq.n	8001542 <__ledf2+0x5a>
 8001522:	2900      	cmp	r1, #0
 8001524:	d12b      	bne.n	800157e <__ledf2+0x96>
 8001526:	9901      	ldr	r1, [sp, #4]
 8001528:	430c      	orrs	r4, r1
 800152a:	4651      	mov	r1, sl
 800152c:	2900      	cmp	r1, #0
 800152e:	d137      	bne.n	80015a0 <__ledf2+0xb8>
 8001530:	4332      	orrs	r2, r6
 8001532:	d038      	beq.n	80015a6 <__ledf2+0xbe>
 8001534:	2c00      	cmp	r4, #0
 8001536:	d144      	bne.n	80015c2 <__ledf2+0xda>
 8001538:	2800      	cmp	r0, #0
 800153a:	d119      	bne.n	8001570 <__ledf2+0x88>
 800153c:	2001      	movs	r0, #1
 800153e:	4240      	negs	r0, r0
 8001540:	e016      	b.n	8001570 <__ledf2+0x88>
 8001542:	4316      	orrs	r6, r2
 8001544:	d113      	bne.n	800156e <__ledf2+0x86>
 8001546:	2900      	cmp	r1, #0
 8001548:	d102      	bne.n	8001550 <__ledf2+0x68>
 800154a:	9f01      	ldr	r7, [sp, #4]
 800154c:	4327      	orrs	r7, r4
 800154e:	d0f3      	beq.n	8001538 <__ledf2+0x50>
 8001550:	4584      	cmp	ip, r0
 8001552:	d020      	beq.n	8001596 <__ledf2+0xae>
 8001554:	4663      	mov	r3, ip
 8001556:	2002      	movs	r0, #2
 8001558:	3b01      	subs	r3, #1
 800155a:	4018      	ands	r0, r3
 800155c:	3801      	subs	r0, #1
 800155e:	e007      	b.n	8001570 <__ledf2+0x88>
 8001560:	9f01      	ldr	r7, [sp, #4]
 8001562:	4327      	orrs	r7, r4
 8001564:	d103      	bne.n	800156e <__ledf2+0x86>
 8001566:	458a      	cmp	sl, r1
 8001568:	d1f4      	bne.n	8001554 <__ledf2+0x6c>
 800156a:	4316      	orrs	r6, r2
 800156c:	d01f      	beq.n	80015ae <__ledf2+0xc6>
 800156e:	2002      	movs	r0, #2
 8001570:	b003      	add	sp, #12
 8001572:	bcf0      	pop	{r4, r5, r6, r7}
 8001574:	46bb      	mov	fp, r7
 8001576:	46b2      	mov	sl, r6
 8001578:	46a9      	mov	r9, r5
 800157a:	46a0      	mov	r8, r4
 800157c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800157e:	4654      	mov	r4, sl
 8001580:	2c00      	cmp	r4, #0
 8001582:	d0e7      	beq.n	8001554 <__ledf2+0x6c>
 8001584:	4584      	cmp	ip, r0
 8001586:	d1e5      	bne.n	8001554 <__ledf2+0x6c>
 8001588:	4551      	cmp	r1, sl
 800158a:	dce3      	bgt.n	8001554 <__ledf2+0x6c>
 800158c:	db03      	blt.n	8001596 <__ledf2+0xae>
 800158e:	9b01      	ldr	r3, [sp, #4]
 8001590:	42b3      	cmp	r3, r6
 8001592:	d8df      	bhi.n	8001554 <__ledf2+0x6c>
 8001594:	d00f      	beq.n	80015b6 <__ledf2+0xce>
 8001596:	4663      	mov	r3, ip
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0cf      	beq.n	800153c <__ledf2+0x54>
 800159c:	4660      	mov	r0, ip
 800159e:	e7e7      	b.n	8001570 <__ledf2+0x88>
 80015a0:	2c00      	cmp	r4, #0
 80015a2:	d0c9      	beq.n	8001538 <__ledf2+0x50>
 80015a4:	e7d4      	b.n	8001550 <__ledf2+0x68>
 80015a6:	2000      	movs	r0, #0
 80015a8:	2c00      	cmp	r4, #0
 80015aa:	d0e1      	beq.n	8001570 <__ledf2+0x88>
 80015ac:	e7d2      	b.n	8001554 <__ledf2+0x6c>
 80015ae:	4584      	cmp	ip, r0
 80015b0:	d1d0      	bne.n	8001554 <__ledf2+0x6c>
 80015b2:	2000      	movs	r0, #0
 80015b4:	e7dc      	b.n	8001570 <__ledf2+0x88>
 80015b6:	45c8      	cmp	r8, r9
 80015b8:	d8cc      	bhi.n	8001554 <__ledf2+0x6c>
 80015ba:	2000      	movs	r0, #0
 80015bc:	45c8      	cmp	r8, r9
 80015be:	d2d7      	bcs.n	8001570 <__ledf2+0x88>
 80015c0:	e7e9      	b.n	8001596 <__ledf2+0xae>
 80015c2:	4584      	cmp	ip, r0
 80015c4:	d0e3      	beq.n	800158e <__ledf2+0xa6>
 80015c6:	e7c5      	b.n	8001554 <__ledf2+0x6c>
 80015c8:	000007ff 	.word	0x000007ff

080015cc <__aeabi_dmul>:
 80015cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ce:	4657      	mov	r7, sl
 80015d0:	46de      	mov	lr, fp
 80015d2:	464e      	mov	r6, r9
 80015d4:	4645      	mov	r5, r8
 80015d6:	b5e0      	push	{r5, r6, r7, lr}
 80015d8:	001f      	movs	r7, r3
 80015da:	030b      	lsls	r3, r1, #12
 80015dc:	0b1b      	lsrs	r3, r3, #12
 80015de:	0016      	movs	r6, r2
 80015e0:	469a      	mov	sl, r3
 80015e2:	0fca      	lsrs	r2, r1, #31
 80015e4:	004b      	lsls	r3, r1, #1
 80015e6:	0004      	movs	r4, r0
 80015e8:	4693      	mov	fp, r2
 80015ea:	b087      	sub	sp, #28
 80015ec:	0d5b      	lsrs	r3, r3, #21
 80015ee:	d100      	bne.n	80015f2 <__aeabi_dmul+0x26>
 80015f0:	e0d5      	b.n	800179e <__aeabi_dmul+0x1d2>
 80015f2:	4abb      	ldr	r2, [pc, #748]	@ (80018e0 <__aeabi_dmul+0x314>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d100      	bne.n	80015fa <__aeabi_dmul+0x2e>
 80015f8:	e0f8      	b.n	80017ec <__aeabi_dmul+0x220>
 80015fa:	4651      	mov	r1, sl
 80015fc:	0f42      	lsrs	r2, r0, #29
 80015fe:	00c9      	lsls	r1, r1, #3
 8001600:	430a      	orrs	r2, r1
 8001602:	2180      	movs	r1, #128	@ 0x80
 8001604:	0409      	lsls	r1, r1, #16
 8001606:	4311      	orrs	r1, r2
 8001608:	00c2      	lsls	r2, r0, #3
 800160a:	4691      	mov	r9, r2
 800160c:	4ab5      	ldr	r2, [pc, #724]	@ (80018e4 <__aeabi_dmul+0x318>)
 800160e:	468a      	mov	sl, r1
 8001610:	189d      	adds	r5, r3, r2
 8001612:	2300      	movs	r3, #0
 8001614:	4698      	mov	r8, r3
 8001616:	9302      	str	r3, [sp, #8]
 8001618:	033c      	lsls	r4, r7, #12
 800161a:	007b      	lsls	r3, r7, #1
 800161c:	0ffa      	lsrs	r2, r7, #31
 800161e:	0030      	movs	r0, r6
 8001620:	0b24      	lsrs	r4, r4, #12
 8001622:	0d5b      	lsrs	r3, r3, #21
 8001624:	9200      	str	r2, [sp, #0]
 8001626:	d100      	bne.n	800162a <__aeabi_dmul+0x5e>
 8001628:	e096      	b.n	8001758 <__aeabi_dmul+0x18c>
 800162a:	4aad      	ldr	r2, [pc, #692]	@ (80018e0 <__aeabi_dmul+0x314>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d031      	beq.n	8001694 <__aeabi_dmul+0xc8>
 8001630:	0f72      	lsrs	r2, r6, #29
 8001632:	00e4      	lsls	r4, r4, #3
 8001634:	4322      	orrs	r2, r4
 8001636:	2480      	movs	r4, #128	@ 0x80
 8001638:	0424      	lsls	r4, r4, #16
 800163a:	4314      	orrs	r4, r2
 800163c:	4aa9      	ldr	r2, [pc, #676]	@ (80018e4 <__aeabi_dmul+0x318>)
 800163e:	00f0      	lsls	r0, r6, #3
 8001640:	4694      	mov	ip, r2
 8001642:	4463      	add	r3, ip
 8001644:	195b      	adds	r3, r3, r5
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	9201      	str	r2, [sp, #4]
 800164a:	4642      	mov	r2, r8
 800164c:	2600      	movs	r6, #0
 800164e:	2a0a      	cmp	r2, #10
 8001650:	dc42      	bgt.n	80016d8 <__aeabi_dmul+0x10c>
 8001652:	465a      	mov	r2, fp
 8001654:	9900      	ldr	r1, [sp, #0]
 8001656:	404a      	eors	r2, r1
 8001658:	4693      	mov	fp, r2
 800165a:	4642      	mov	r2, r8
 800165c:	2a02      	cmp	r2, #2
 800165e:	dc32      	bgt.n	80016c6 <__aeabi_dmul+0xfa>
 8001660:	3a01      	subs	r2, #1
 8001662:	2a01      	cmp	r2, #1
 8001664:	d900      	bls.n	8001668 <__aeabi_dmul+0x9c>
 8001666:	e149      	b.n	80018fc <__aeabi_dmul+0x330>
 8001668:	2e02      	cmp	r6, #2
 800166a:	d100      	bne.n	800166e <__aeabi_dmul+0xa2>
 800166c:	e0ca      	b.n	8001804 <__aeabi_dmul+0x238>
 800166e:	2e01      	cmp	r6, #1
 8001670:	d13d      	bne.n	80016ee <__aeabi_dmul+0x122>
 8001672:	2300      	movs	r3, #0
 8001674:	2400      	movs	r4, #0
 8001676:	2200      	movs	r2, #0
 8001678:	0010      	movs	r0, r2
 800167a:	465a      	mov	r2, fp
 800167c:	051b      	lsls	r3, r3, #20
 800167e:	4323      	orrs	r3, r4
 8001680:	07d2      	lsls	r2, r2, #31
 8001682:	4313      	orrs	r3, r2
 8001684:	0019      	movs	r1, r3
 8001686:	b007      	add	sp, #28
 8001688:	bcf0      	pop	{r4, r5, r6, r7}
 800168a:	46bb      	mov	fp, r7
 800168c:	46b2      	mov	sl, r6
 800168e:	46a9      	mov	r9, r5
 8001690:	46a0      	mov	r8, r4
 8001692:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001694:	4b92      	ldr	r3, [pc, #584]	@ (80018e0 <__aeabi_dmul+0x314>)
 8001696:	4326      	orrs	r6, r4
 8001698:	18eb      	adds	r3, r5, r3
 800169a:	2e00      	cmp	r6, #0
 800169c:	d100      	bne.n	80016a0 <__aeabi_dmul+0xd4>
 800169e:	e0bb      	b.n	8001818 <__aeabi_dmul+0x24c>
 80016a0:	2203      	movs	r2, #3
 80016a2:	4641      	mov	r1, r8
 80016a4:	4311      	orrs	r1, r2
 80016a6:	465a      	mov	r2, fp
 80016a8:	4688      	mov	r8, r1
 80016aa:	9900      	ldr	r1, [sp, #0]
 80016ac:	404a      	eors	r2, r1
 80016ae:	2180      	movs	r1, #128	@ 0x80
 80016b0:	0109      	lsls	r1, r1, #4
 80016b2:	468c      	mov	ip, r1
 80016b4:	0029      	movs	r1, r5
 80016b6:	4461      	add	r1, ip
 80016b8:	9101      	str	r1, [sp, #4]
 80016ba:	4641      	mov	r1, r8
 80016bc:	290a      	cmp	r1, #10
 80016be:	dd00      	ble.n	80016c2 <__aeabi_dmul+0xf6>
 80016c0:	e233      	b.n	8001b2a <__aeabi_dmul+0x55e>
 80016c2:	4693      	mov	fp, r2
 80016c4:	2603      	movs	r6, #3
 80016c6:	4642      	mov	r2, r8
 80016c8:	2701      	movs	r7, #1
 80016ca:	4097      	lsls	r7, r2
 80016cc:	21a6      	movs	r1, #166	@ 0xa6
 80016ce:	003a      	movs	r2, r7
 80016d0:	00c9      	lsls	r1, r1, #3
 80016d2:	400a      	ands	r2, r1
 80016d4:	420f      	tst	r7, r1
 80016d6:	d031      	beq.n	800173c <__aeabi_dmul+0x170>
 80016d8:	9e02      	ldr	r6, [sp, #8]
 80016da:	2e02      	cmp	r6, #2
 80016dc:	d100      	bne.n	80016e0 <__aeabi_dmul+0x114>
 80016de:	e235      	b.n	8001b4c <__aeabi_dmul+0x580>
 80016e0:	2e03      	cmp	r6, #3
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dmul+0x11a>
 80016e4:	e1d2      	b.n	8001a8c <__aeabi_dmul+0x4c0>
 80016e6:	4654      	mov	r4, sl
 80016e8:	4648      	mov	r0, r9
 80016ea:	2e01      	cmp	r6, #1
 80016ec:	d0c1      	beq.n	8001672 <__aeabi_dmul+0xa6>
 80016ee:	9a01      	ldr	r2, [sp, #4]
 80016f0:	4b7d      	ldr	r3, [pc, #500]	@ (80018e8 <__aeabi_dmul+0x31c>)
 80016f2:	4694      	mov	ip, r2
 80016f4:	4463      	add	r3, ip
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	dc00      	bgt.n	80016fc <__aeabi_dmul+0x130>
 80016fa:	e0c0      	b.n	800187e <__aeabi_dmul+0x2b2>
 80016fc:	0742      	lsls	r2, r0, #29
 80016fe:	d009      	beq.n	8001714 <__aeabi_dmul+0x148>
 8001700:	220f      	movs	r2, #15
 8001702:	4002      	ands	r2, r0
 8001704:	2a04      	cmp	r2, #4
 8001706:	d005      	beq.n	8001714 <__aeabi_dmul+0x148>
 8001708:	1d02      	adds	r2, r0, #4
 800170a:	4282      	cmp	r2, r0
 800170c:	4180      	sbcs	r0, r0
 800170e:	4240      	negs	r0, r0
 8001710:	1824      	adds	r4, r4, r0
 8001712:	0010      	movs	r0, r2
 8001714:	01e2      	lsls	r2, r4, #7
 8001716:	d506      	bpl.n	8001726 <__aeabi_dmul+0x15a>
 8001718:	4b74      	ldr	r3, [pc, #464]	@ (80018ec <__aeabi_dmul+0x320>)
 800171a:	9a01      	ldr	r2, [sp, #4]
 800171c:	401c      	ands	r4, r3
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	4694      	mov	ip, r2
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	4463      	add	r3, ip
 8001726:	4a72      	ldr	r2, [pc, #456]	@ (80018f0 <__aeabi_dmul+0x324>)
 8001728:	4293      	cmp	r3, r2
 800172a:	dc6b      	bgt.n	8001804 <__aeabi_dmul+0x238>
 800172c:	0762      	lsls	r2, r4, #29
 800172e:	08c0      	lsrs	r0, r0, #3
 8001730:	0264      	lsls	r4, r4, #9
 8001732:	055b      	lsls	r3, r3, #21
 8001734:	4302      	orrs	r2, r0
 8001736:	0b24      	lsrs	r4, r4, #12
 8001738:	0d5b      	lsrs	r3, r3, #21
 800173a:	e79d      	b.n	8001678 <__aeabi_dmul+0xac>
 800173c:	2190      	movs	r1, #144	@ 0x90
 800173e:	0089      	lsls	r1, r1, #2
 8001740:	420f      	tst	r7, r1
 8001742:	d163      	bne.n	800180c <__aeabi_dmul+0x240>
 8001744:	2288      	movs	r2, #136	@ 0x88
 8001746:	423a      	tst	r2, r7
 8001748:	d100      	bne.n	800174c <__aeabi_dmul+0x180>
 800174a:	e0d7      	b.n	80018fc <__aeabi_dmul+0x330>
 800174c:	9b00      	ldr	r3, [sp, #0]
 800174e:	46a2      	mov	sl, r4
 8001750:	469b      	mov	fp, r3
 8001752:	4681      	mov	r9, r0
 8001754:	9602      	str	r6, [sp, #8]
 8001756:	e7bf      	b.n	80016d8 <__aeabi_dmul+0x10c>
 8001758:	0023      	movs	r3, r4
 800175a:	4333      	orrs	r3, r6
 800175c:	d100      	bne.n	8001760 <__aeabi_dmul+0x194>
 800175e:	e07f      	b.n	8001860 <__aeabi_dmul+0x294>
 8001760:	2c00      	cmp	r4, #0
 8001762:	d100      	bne.n	8001766 <__aeabi_dmul+0x19a>
 8001764:	e1ad      	b.n	8001ac2 <__aeabi_dmul+0x4f6>
 8001766:	0020      	movs	r0, r4
 8001768:	f000 fe44 	bl	80023f4 <__clzsi2>
 800176c:	0002      	movs	r2, r0
 800176e:	0003      	movs	r3, r0
 8001770:	3a0b      	subs	r2, #11
 8001772:	201d      	movs	r0, #29
 8001774:	0019      	movs	r1, r3
 8001776:	1a82      	subs	r2, r0, r2
 8001778:	0030      	movs	r0, r6
 800177a:	3908      	subs	r1, #8
 800177c:	40d0      	lsrs	r0, r2
 800177e:	408c      	lsls	r4, r1
 8001780:	4304      	orrs	r4, r0
 8001782:	0030      	movs	r0, r6
 8001784:	4088      	lsls	r0, r1
 8001786:	4a5b      	ldr	r2, [pc, #364]	@ (80018f4 <__aeabi_dmul+0x328>)
 8001788:	1aeb      	subs	r3, r5, r3
 800178a:	4694      	mov	ip, r2
 800178c:	4463      	add	r3, ip
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	9201      	str	r2, [sp, #4]
 8001792:	4642      	mov	r2, r8
 8001794:	2600      	movs	r6, #0
 8001796:	2a0a      	cmp	r2, #10
 8001798:	dc00      	bgt.n	800179c <__aeabi_dmul+0x1d0>
 800179a:	e75a      	b.n	8001652 <__aeabi_dmul+0x86>
 800179c:	e79c      	b.n	80016d8 <__aeabi_dmul+0x10c>
 800179e:	4653      	mov	r3, sl
 80017a0:	4303      	orrs	r3, r0
 80017a2:	4699      	mov	r9, r3
 80017a4:	d054      	beq.n	8001850 <__aeabi_dmul+0x284>
 80017a6:	4653      	mov	r3, sl
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d100      	bne.n	80017ae <__aeabi_dmul+0x1e2>
 80017ac:	e177      	b.n	8001a9e <__aeabi_dmul+0x4d2>
 80017ae:	4650      	mov	r0, sl
 80017b0:	f000 fe20 	bl	80023f4 <__clzsi2>
 80017b4:	230b      	movs	r3, #11
 80017b6:	425b      	negs	r3, r3
 80017b8:	469c      	mov	ip, r3
 80017ba:	0002      	movs	r2, r0
 80017bc:	4484      	add	ip, r0
 80017be:	0011      	movs	r1, r2
 80017c0:	4650      	mov	r0, sl
 80017c2:	3908      	subs	r1, #8
 80017c4:	4088      	lsls	r0, r1
 80017c6:	231d      	movs	r3, #29
 80017c8:	4680      	mov	r8, r0
 80017ca:	4660      	mov	r0, ip
 80017cc:	1a1b      	subs	r3, r3, r0
 80017ce:	0020      	movs	r0, r4
 80017d0:	40d8      	lsrs	r0, r3
 80017d2:	0003      	movs	r3, r0
 80017d4:	4640      	mov	r0, r8
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469a      	mov	sl, r3
 80017da:	0023      	movs	r3, r4
 80017dc:	408b      	lsls	r3, r1
 80017de:	4699      	mov	r9, r3
 80017e0:	2300      	movs	r3, #0
 80017e2:	4d44      	ldr	r5, [pc, #272]	@ (80018f4 <__aeabi_dmul+0x328>)
 80017e4:	4698      	mov	r8, r3
 80017e6:	1aad      	subs	r5, r5, r2
 80017e8:	9302      	str	r3, [sp, #8]
 80017ea:	e715      	b.n	8001618 <__aeabi_dmul+0x4c>
 80017ec:	4652      	mov	r2, sl
 80017ee:	4302      	orrs	r2, r0
 80017f0:	4691      	mov	r9, r2
 80017f2:	d126      	bne.n	8001842 <__aeabi_dmul+0x276>
 80017f4:	2200      	movs	r2, #0
 80017f6:	001d      	movs	r5, r3
 80017f8:	2302      	movs	r3, #2
 80017fa:	4692      	mov	sl, r2
 80017fc:	3208      	adds	r2, #8
 80017fe:	4690      	mov	r8, r2
 8001800:	9302      	str	r3, [sp, #8]
 8001802:	e709      	b.n	8001618 <__aeabi_dmul+0x4c>
 8001804:	2400      	movs	r4, #0
 8001806:	2200      	movs	r2, #0
 8001808:	4b35      	ldr	r3, [pc, #212]	@ (80018e0 <__aeabi_dmul+0x314>)
 800180a:	e735      	b.n	8001678 <__aeabi_dmul+0xac>
 800180c:	2300      	movs	r3, #0
 800180e:	2480      	movs	r4, #128	@ 0x80
 8001810:	469b      	mov	fp, r3
 8001812:	0324      	lsls	r4, r4, #12
 8001814:	4b32      	ldr	r3, [pc, #200]	@ (80018e0 <__aeabi_dmul+0x314>)
 8001816:	e72f      	b.n	8001678 <__aeabi_dmul+0xac>
 8001818:	2202      	movs	r2, #2
 800181a:	4641      	mov	r1, r8
 800181c:	4311      	orrs	r1, r2
 800181e:	2280      	movs	r2, #128	@ 0x80
 8001820:	0112      	lsls	r2, r2, #4
 8001822:	4694      	mov	ip, r2
 8001824:	002a      	movs	r2, r5
 8001826:	4462      	add	r2, ip
 8001828:	4688      	mov	r8, r1
 800182a:	9201      	str	r2, [sp, #4]
 800182c:	290a      	cmp	r1, #10
 800182e:	dd00      	ble.n	8001832 <__aeabi_dmul+0x266>
 8001830:	e752      	b.n	80016d8 <__aeabi_dmul+0x10c>
 8001832:	465a      	mov	r2, fp
 8001834:	2000      	movs	r0, #0
 8001836:	9900      	ldr	r1, [sp, #0]
 8001838:	0004      	movs	r4, r0
 800183a:	404a      	eors	r2, r1
 800183c:	4693      	mov	fp, r2
 800183e:	2602      	movs	r6, #2
 8001840:	e70b      	b.n	800165a <__aeabi_dmul+0x8e>
 8001842:	220c      	movs	r2, #12
 8001844:	001d      	movs	r5, r3
 8001846:	2303      	movs	r3, #3
 8001848:	4681      	mov	r9, r0
 800184a:	4690      	mov	r8, r2
 800184c:	9302      	str	r3, [sp, #8]
 800184e:	e6e3      	b.n	8001618 <__aeabi_dmul+0x4c>
 8001850:	2300      	movs	r3, #0
 8001852:	469a      	mov	sl, r3
 8001854:	3304      	adds	r3, #4
 8001856:	4698      	mov	r8, r3
 8001858:	3b03      	subs	r3, #3
 800185a:	2500      	movs	r5, #0
 800185c:	9302      	str	r3, [sp, #8]
 800185e:	e6db      	b.n	8001618 <__aeabi_dmul+0x4c>
 8001860:	4642      	mov	r2, r8
 8001862:	3301      	adds	r3, #1
 8001864:	431a      	orrs	r2, r3
 8001866:	002b      	movs	r3, r5
 8001868:	4690      	mov	r8, r2
 800186a:	1c5a      	adds	r2, r3, #1
 800186c:	9201      	str	r2, [sp, #4]
 800186e:	4642      	mov	r2, r8
 8001870:	2400      	movs	r4, #0
 8001872:	2000      	movs	r0, #0
 8001874:	2601      	movs	r6, #1
 8001876:	2a0a      	cmp	r2, #10
 8001878:	dc00      	bgt.n	800187c <__aeabi_dmul+0x2b0>
 800187a:	e6ea      	b.n	8001652 <__aeabi_dmul+0x86>
 800187c:	e72c      	b.n	80016d8 <__aeabi_dmul+0x10c>
 800187e:	2201      	movs	r2, #1
 8001880:	1ad2      	subs	r2, r2, r3
 8001882:	2a38      	cmp	r2, #56	@ 0x38
 8001884:	dd00      	ble.n	8001888 <__aeabi_dmul+0x2bc>
 8001886:	e6f4      	b.n	8001672 <__aeabi_dmul+0xa6>
 8001888:	2a1f      	cmp	r2, #31
 800188a:	dc00      	bgt.n	800188e <__aeabi_dmul+0x2c2>
 800188c:	e12a      	b.n	8001ae4 <__aeabi_dmul+0x518>
 800188e:	211f      	movs	r1, #31
 8001890:	4249      	negs	r1, r1
 8001892:	1acb      	subs	r3, r1, r3
 8001894:	0021      	movs	r1, r4
 8001896:	40d9      	lsrs	r1, r3
 8001898:	000b      	movs	r3, r1
 800189a:	2a20      	cmp	r2, #32
 800189c:	d005      	beq.n	80018aa <__aeabi_dmul+0x2de>
 800189e:	4a16      	ldr	r2, [pc, #88]	@ (80018f8 <__aeabi_dmul+0x32c>)
 80018a0:	9d01      	ldr	r5, [sp, #4]
 80018a2:	4694      	mov	ip, r2
 80018a4:	4465      	add	r5, ip
 80018a6:	40ac      	lsls	r4, r5
 80018a8:	4320      	orrs	r0, r4
 80018aa:	1e42      	subs	r2, r0, #1
 80018ac:	4190      	sbcs	r0, r2
 80018ae:	4318      	orrs	r0, r3
 80018b0:	2307      	movs	r3, #7
 80018b2:	0019      	movs	r1, r3
 80018b4:	2400      	movs	r4, #0
 80018b6:	4001      	ands	r1, r0
 80018b8:	4203      	tst	r3, r0
 80018ba:	d00c      	beq.n	80018d6 <__aeabi_dmul+0x30a>
 80018bc:	230f      	movs	r3, #15
 80018be:	4003      	ands	r3, r0
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d100      	bne.n	80018c6 <__aeabi_dmul+0x2fa>
 80018c4:	e140      	b.n	8001b48 <__aeabi_dmul+0x57c>
 80018c6:	1d03      	adds	r3, r0, #4
 80018c8:	4283      	cmp	r3, r0
 80018ca:	41a4      	sbcs	r4, r4
 80018cc:	0018      	movs	r0, r3
 80018ce:	4264      	negs	r4, r4
 80018d0:	0761      	lsls	r1, r4, #29
 80018d2:	0264      	lsls	r4, r4, #9
 80018d4:	0b24      	lsrs	r4, r4, #12
 80018d6:	08c2      	lsrs	r2, r0, #3
 80018d8:	2300      	movs	r3, #0
 80018da:	430a      	orrs	r2, r1
 80018dc:	e6cc      	b.n	8001678 <__aeabi_dmul+0xac>
 80018de:	46c0      	nop			@ (mov r8, r8)
 80018e0:	000007ff 	.word	0x000007ff
 80018e4:	fffffc01 	.word	0xfffffc01
 80018e8:	000003ff 	.word	0x000003ff
 80018ec:	feffffff 	.word	0xfeffffff
 80018f0:	000007fe 	.word	0x000007fe
 80018f4:	fffffc0d 	.word	0xfffffc0d
 80018f8:	0000043e 	.word	0x0000043e
 80018fc:	4649      	mov	r1, r9
 80018fe:	464a      	mov	r2, r9
 8001900:	0409      	lsls	r1, r1, #16
 8001902:	0c09      	lsrs	r1, r1, #16
 8001904:	000d      	movs	r5, r1
 8001906:	0c16      	lsrs	r6, r2, #16
 8001908:	0c02      	lsrs	r2, r0, #16
 800190a:	0400      	lsls	r0, r0, #16
 800190c:	0c00      	lsrs	r0, r0, #16
 800190e:	4345      	muls	r5, r0
 8001910:	46ac      	mov	ip, r5
 8001912:	0005      	movs	r5, r0
 8001914:	4375      	muls	r5, r6
 8001916:	46a8      	mov	r8, r5
 8001918:	0015      	movs	r5, r2
 800191a:	000f      	movs	r7, r1
 800191c:	4375      	muls	r5, r6
 800191e:	9200      	str	r2, [sp, #0]
 8001920:	9502      	str	r5, [sp, #8]
 8001922:	002a      	movs	r2, r5
 8001924:	9d00      	ldr	r5, [sp, #0]
 8001926:	436f      	muls	r7, r5
 8001928:	4665      	mov	r5, ip
 800192a:	0c2d      	lsrs	r5, r5, #16
 800192c:	46a9      	mov	r9, r5
 800192e:	4447      	add	r7, r8
 8001930:	444f      	add	r7, r9
 8001932:	45b8      	cmp	r8, r7
 8001934:	d905      	bls.n	8001942 <__aeabi_dmul+0x376>
 8001936:	0015      	movs	r5, r2
 8001938:	2280      	movs	r2, #128	@ 0x80
 800193a:	0252      	lsls	r2, r2, #9
 800193c:	4690      	mov	r8, r2
 800193e:	4445      	add	r5, r8
 8001940:	9502      	str	r5, [sp, #8]
 8001942:	0c3d      	lsrs	r5, r7, #16
 8001944:	9503      	str	r5, [sp, #12]
 8001946:	4665      	mov	r5, ip
 8001948:	042d      	lsls	r5, r5, #16
 800194a:	043f      	lsls	r7, r7, #16
 800194c:	0c2d      	lsrs	r5, r5, #16
 800194e:	46ac      	mov	ip, r5
 8001950:	003d      	movs	r5, r7
 8001952:	4465      	add	r5, ip
 8001954:	9504      	str	r5, [sp, #16]
 8001956:	0c25      	lsrs	r5, r4, #16
 8001958:	0424      	lsls	r4, r4, #16
 800195a:	0c24      	lsrs	r4, r4, #16
 800195c:	46ac      	mov	ip, r5
 800195e:	0025      	movs	r5, r4
 8001960:	4375      	muls	r5, r6
 8001962:	46a8      	mov	r8, r5
 8001964:	4665      	mov	r5, ip
 8001966:	000f      	movs	r7, r1
 8001968:	4369      	muls	r1, r5
 800196a:	4441      	add	r1, r8
 800196c:	4689      	mov	r9, r1
 800196e:	4367      	muls	r7, r4
 8001970:	0c39      	lsrs	r1, r7, #16
 8001972:	4449      	add	r1, r9
 8001974:	436e      	muls	r6, r5
 8001976:	4588      	cmp	r8, r1
 8001978:	d903      	bls.n	8001982 <__aeabi_dmul+0x3b6>
 800197a:	2280      	movs	r2, #128	@ 0x80
 800197c:	0252      	lsls	r2, r2, #9
 800197e:	4690      	mov	r8, r2
 8001980:	4446      	add	r6, r8
 8001982:	0c0d      	lsrs	r5, r1, #16
 8001984:	46a8      	mov	r8, r5
 8001986:	0035      	movs	r5, r6
 8001988:	4445      	add	r5, r8
 800198a:	9505      	str	r5, [sp, #20]
 800198c:	9d03      	ldr	r5, [sp, #12]
 800198e:	043f      	lsls	r7, r7, #16
 8001990:	46a8      	mov	r8, r5
 8001992:	0c3f      	lsrs	r7, r7, #16
 8001994:	0409      	lsls	r1, r1, #16
 8001996:	19c9      	adds	r1, r1, r7
 8001998:	4488      	add	r8, r1
 800199a:	4645      	mov	r5, r8
 800199c:	9503      	str	r5, [sp, #12]
 800199e:	4655      	mov	r5, sl
 80019a0:	042e      	lsls	r6, r5, #16
 80019a2:	0c36      	lsrs	r6, r6, #16
 80019a4:	0c2f      	lsrs	r7, r5, #16
 80019a6:	0035      	movs	r5, r6
 80019a8:	4345      	muls	r5, r0
 80019aa:	4378      	muls	r0, r7
 80019ac:	4681      	mov	r9, r0
 80019ae:	0038      	movs	r0, r7
 80019b0:	46a8      	mov	r8, r5
 80019b2:	0c2d      	lsrs	r5, r5, #16
 80019b4:	46aa      	mov	sl, r5
 80019b6:	9a00      	ldr	r2, [sp, #0]
 80019b8:	4350      	muls	r0, r2
 80019ba:	4372      	muls	r2, r6
 80019bc:	444a      	add	r2, r9
 80019be:	4452      	add	r2, sl
 80019c0:	4591      	cmp	r9, r2
 80019c2:	d903      	bls.n	80019cc <__aeabi_dmul+0x400>
 80019c4:	2580      	movs	r5, #128	@ 0x80
 80019c6:	026d      	lsls	r5, r5, #9
 80019c8:	46a9      	mov	r9, r5
 80019ca:	4448      	add	r0, r9
 80019cc:	0c15      	lsrs	r5, r2, #16
 80019ce:	46a9      	mov	r9, r5
 80019d0:	4645      	mov	r5, r8
 80019d2:	042d      	lsls	r5, r5, #16
 80019d4:	0c2d      	lsrs	r5, r5, #16
 80019d6:	46a8      	mov	r8, r5
 80019d8:	4665      	mov	r5, ip
 80019da:	437d      	muls	r5, r7
 80019dc:	0412      	lsls	r2, r2, #16
 80019de:	4448      	add	r0, r9
 80019e0:	4490      	add	r8, r2
 80019e2:	46a9      	mov	r9, r5
 80019e4:	0032      	movs	r2, r6
 80019e6:	4665      	mov	r5, ip
 80019e8:	4362      	muls	r2, r4
 80019ea:	436e      	muls	r6, r5
 80019ec:	437c      	muls	r4, r7
 80019ee:	0c17      	lsrs	r7, r2, #16
 80019f0:	1936      	adds	r6, r6, r4
 80019f2:	19bf      	adds	r7, r7, r6
 80019f4:	42bc      	cmp	r4, r7
 80019f6:	d903      	bls.n	8001a00 <__aeabi_dmul+0x434>
 80019f8:	2480      	movs	r4, #128	@ 0x80
 80019fa:	0264      	lsls	r4, r4, #9
 80019fc:	46a4      	mov	ip, r4
 80019fe:	44e1      	add	r9, ip
 8001a00:	9c02      	ldr	r4, [sp, #8]
 8001a02:	9e03      	ldr	r6, [sp, #12]
 8001a04:	46a4      	mov	ip, r4
 8001a06:	9d05      	ldr	r5, [sp, #20]
 8001a08:	4466      	add	r6, ip
 8001a0a:	428e      	cmp	r6, r1
 8001a0c:	4189      	sbcs	r1, r1
 8001a0e:	46ac      	mov	ip, r5
 8001a10:	0412      	lsls	r2, r2, #16
 8001a12:	043c      	lsls	r4, r7, #16
 8001a14:	0c12      	lsrs	r2, r2, #16
 8001a16:	18a2      	adds	r2, r4, r2
 8001a18:	4462      	add	r2, ip
 8001a1a:	4249      	negs	r1, r1
 8001a1c:	1854      	adds	r4, r2, r1
 8001a1e:	4446      	add	r6, r8
 8001a20:	46a4      	mov	ip, r4
 8001a22:	4546      	cmp	r6, r8
 8001a24:	41a4      	sbcs	r4, r4
 8001a26:	4682      	mov	sl, r0
 8001a28:	4264      	negs	r4, r4
 8001a2a:	46a0      	mov	r8, r4
 8001a2c:	42aa      	cmp	r2, r5
 8001a2e:	4192      	sbcs	r2, r2
 8001a30:	458c      	cmp	ip, r1
 8001a32:	4189      	sbcs	r1, r1
 8001a34:	44e2      	add	sl, ip
 8001a36:	44d0      	add	r8, sl
 8001a38:	4249      	negs	r1, r1
 8001a3a:	4252      	negs	r2, r2
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	45a0      	cmp	r8, r4
 8001a40:	41a4      	sbcs	r4, r4
 8001a42:	4582      	cmp	sl, r0
 8001a44:	4189      	sbcs	r1, r1
 8001a46:	4264      	negs	r4, r4
 8001a48:	4249      	negs	r1, r1
 8001a4a:	430c      	orrs	r4, r1
 8001a4c:	4641      	mov	r1, r8
 8001a4e:	0c3f      	lsrs	r7, r7, #16
 8001a50:	19d2      	adds	r2, r2, r7
 8001a52:	1912      	adds	r2, r2, r4
 8001a54:	0dcc      	lsrs	r4, r1, #23
 8001a56:	9904      	ldr	r1, [sp, #16]
 8001a58:	0270      	lsls	r0, r6, #9
 8001a5a:	4308      	orrs	r0, r1
 8001a5c:	1e41      	subs	r1, r0, #1
 8001a5e:	4188      	sbcs	r0, r1
 8001a60:	4641      	mov	r1, r8
 8001a62:	444a      	add	r2, r9
 8001a64:	0df6      	lsrs	r6, r6, #23
 8001a66:	0252      	lsls	r2, r2, #9
 8001a68:	4330      	orrs	r0, r6
 8001a6a:	0249      	lsls	r1, r1, #9
 8001a6c:	4314      	orrs	r4, r2
 8001a6e:	4308      	orrs	r0, r1
 8001a70:	01d2      	lsls	r2, r2, #7
 8001a72:	d535      	bpl.n	8001ae0 <__aeabi_dmul+0x514>
 8001a74:	2201      	movs	r2, #1
 8001a76:	0843      	lsrs	r3, r0, #1
 8001a78:	4002      	ands	r2, r0
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	07e0      	lsls	r0, r4, #31
 8001a7e:	4318      	orrs	r0, r3
 8001a80:	0864      	lsrs	r4, r4, #1
 8001a82:	e634      	b.n	80016ee <__aeabi_dmul+0x122>
 8001a84:	9b00      	ldr	r3, [sp, #0]
 8001a86:	46a2      	mov	sl, r4
 8001a88:	469b      	mov	fp, r3
 8001a8a:	4681      	mov	r9, r0
 8001a8c:	2480      	movs	r4, #128	@ 0x80
 8001a8e:	4653      	mov	r3, sl
 8001a90:	0324      	lsls	r4, r4, #12
 8001a92:	431c      	orrs	r4, r3
 8001a94:	0324      	lsls	r4, r4, #12
 8001a96:	464a      	mov	r2, r9
 8001a98:	4b2e      	ldr	r3, [pc, #184]	@ (8001b54 <__aeabi_dmul+0x588>)
 8001a9a:	0b24      	lsrs	r4, r4, #12
 8001a9c:	e5ec      	b.n	8001678 <__aeabi_dmul+0xac>
 8001a9e:	f000 fca9 	bl	80023f4 <__clzsi2>
 8001aa2:	2315      	movs	r3, #21
 8001aa4:	469c      	mov	ip, r3
 8001aa6:	4484      	add	ip, r0
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	4663      	mov	r3, ip
 8001aac:	3220      	adds	r2, #32
 8001aae:	2b1c      	cmp	r3, #28
 8001ab0:	dc00      	bgt.n	8001ab4 <__aeabi_dmul+0x4e8>
 8001ab2:	e684      	b.n	80017be <__aeabi_dmul+0x1f2>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	4699      	mov	r9, r3
 8001ab8:	0023      	movs	r3, r4
 8001aba:	3808      	subs	r0, #8
 8001abc:	4083      	lsls	r3, r0
 8001abe:	469a      	mov	sl, r3
 8001ac0:	e68e      	b.n	80017e0 <__aeabi_dmul+0x214>
 8001ac2:	f000 fc97 	bl	80023f4 <__clzsi2>
 8001ac6:	0002      	movs	r2, r0
 8001ac8:	0003      	movs	r3, r0
 8001aca:	3215      	adds	r2, #21
 8001acc:	3320      	adds	r3, #32
 8001ace:	2a1c      	cmp	r2, #28
 8001ad0:	dc00      	bgt.n	8001ad4 <__aeabi_dmul+0x508>
 8001ad2:	e64e      	b.n	8001772 <__aeabi_dmul+0x1a6>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	0034      	movs	r4, r6
 8001ad8:	3a08      	subs	r2, #8
 8001ada:	2000      	movs	r0, #0
 8001adc:	4094      	lsls	r4, r2
 8001ade:	e652      	b.n	8001786 <__aeabi_dmul+0x1ba>
 8001ae0:	9301      	str	r3, [sp, #4]
 8001ae2:	e604      	b.n	80016ee <__aeabi_dmul+0x122>
 8001ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b58 <__aeabi_dmul+0x58c>)
 8001ae6:	0021      	movs	r1, r4
 8001ae8:	469c      	mov	ip, r3
 8001aea:	0003      	movs	r3, r0
 8001aec:	9d01      	ldr	r5, [sp, #4]
 8001aee:	40d3      	lsrs	r3, r2
 8001af0:	4465      	add	r5, ip
 8001af2:	40a9      	lsls	r1, r5
 8001af4:	4319      	orrs	r1, r3
 8001af6:	0003      	movs	r3, r0
 8001af8:	40ab      	lsls	r3, r5
 8001afa:	1e58      	subs	r0, r3, #1
 8001afc:	4183      	sbcs	r3, r0
 8001afe:	4319      	orrs	r1, r3
 8001b00:	0008      	movs	r0, r1
 8001b02:	40d4      	lsrs	r4, r2
 8001b04:	074b      	lsls	r3, r1, #29
 8001b06:	d009      	beq.n	8001b1c <__aeabi_dmul+0x550>
 8001b08:	230f      	movs	r3, #15
 8001b0a:	400b      	ands	r3, r1
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d005      	beq.n	8001b1c <__aeabi_dmul+0x550>
 8001b10:	1d0b      	adds	r3, r1, #4
 8001b12:	428b      	cmp	r3, r1
 8001b14:	4180      	sbcs	r0, r0
 8001b16:	4240      	negs	r0, r0
 8001b18:	1824      	adds	r4, r4, r0
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	0223      	lsls	r3, r4, #8
 8001b1e:	d400      	bmi.n	8001b22 <__aeabi_dmul+0x556>
 8001b20:	e6d6      	b.n	80018d0 <__aeabi_dmul+0x304>
 8001b22:	2301      	movs	r3, #1
 8001b24:	2400      	movs	r4, #0
 8001b26:	2200      	movs	r2, #0
 8001b28:	e5a6      	b.n	8001678 <__aeabi_dmul+0xac>
 8001b2a:	290f      	cmp	r1, #15
 8001b2c:	d1aa      	bne.n	8001a84 <__aeabi_dmul+0x4b8>
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	4652      	mov	r2, sl
 8001b32:	031b      	lsls	r3, r3, #12
 8001b34:	421a      	tst	r2, r3
 8001b36:	d0a9      	beq.n	8001a8c <__aeabi_dmul+0x4c0>
 8001b38:	421c      	tst	r4, r3
 8001b3a:	d1a7      	bne.n	8001a8c <__aeabi_dmul+0x4c0>
 8001b3c:	431c      	orrs	r4, r3
 8001b3e:	9b00      	ldr	r3, [sp, #0]
 8001b40:	0002      	movs	r2, r0
 8001b42:	469b      	mov	fp, r3
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <__aeabi_dmul+0x588>)
 8001b46:	e597      	b.n	8001678 <__aeabi_dmul+0xac>
 8001b48:	2400      	movs	r4, #0
 8001b4a:	e6c1      	b.n	80018d0 <__aeabi_dmul+0x304>
 8001b4c:	2400      	movs	r4, #0
 8001b4e:	4b01      	ldr	r3, [pc, #4]	@ (8001b54 <__aeabi_dmul+0x588>)
 8001b50:	0022      	movs	r2, r4
 8001b52:	e591      	b.n	8001678 <__aeabi_dmul+0xac>
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	0000041e 	.word	0x0000041e

08001b5c <__aeabi_dsub>:
 8001b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b5e:	464e      	mov	r6, r9
 8001b60:	4645      	mov	r5, r8
 8001b62:	46de      	mov	lr, fp
 8001b64:	4657      	mov	r7, sl
 8001b66:	b5e0      	push	{r5, r6, r7, lr}
 8001b68:	b085      	sub	sp, #20
 8001b6a:	9000      	str	r0, [sp, #0]
 8001b6c:	9101      	str	r1, [sp, #4]
 8001b6e:	030c      	lsls	r4, r1, #12
 8001b70:	004f      	lsls	r7, r1, #1
 8001b72:	0fce      	lsrs	r6, r1, #31
 8001b74:	0a61      	lsrs	r1, r4, #9
 8001b76:	9c00      	ldr	r4, [sp, #0]
 8001b78:	46b0      	mov	r8, r6
 8001b7a:	0f64      	lsrs	r4, r4, #29
 8001b7c:	430c      	orrs	r4, r1
 8001b7e:	9900      	ldr	r1, [sp, #0]
 8001b80:	0d7f      	lsrs	r7, r7, #21
 8001b82:	00c8      	lsls	r0, r1, #3
 8001b84:	0011      	movs	r1, r2
 8001b86:	001a      	movs	r2, r3
 8001b88:	031b      	lsls	r3, r3, #12
 8001b8a:	469c      	mov	ip, r3
 8001b8c:	9100      	str	r1, [sp, #0]
 8001b8e:	9201      	str	r2, [sp, #4]
 8001b90:	0051      	lsls	r1, r2, #1
 8001b92:	0d4b      	lsrs	r3, r1, #21
 8001b94:	4699      	mov	r9, r3
 8001b96:	9b01      	ldr	r3, [sp, #4]
 8001b98:	9d00      	ldr	r5, [sp, #0]
 8001b9a:	0fd9      	lsrs	r1, r3, #31
 8001b9c:	4663      	mov	r3, ip
 8001b9e:	0f6a      	lsrs	r2, r5, #29
 8001ba0:	0a5b      	lsrs	r3, r3, #9
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	00ea      	lsls	r2, r5, #3
 8001ba6:	4694      	mov	ip, r2
 8001ba8:	4693      	mov	fp, r2
 8001baa:	4ac1      	ldr	r2, [pc, #772]	@ (8001eb0 <__aeabi_dsub+0x354>)
 8001bac:	9003      	str	r0, [sp, #12]
 8001bae:	9302      	str	r3, [sp, #8]
 8001bb0:	4591      	cmp	r9, r2
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x5a>
 8001bb4:	e0cd      	b.n	8001d52 <__aeabi_dsub+0x1f6>
 8001bb6:	2501      	movs	r5, #1
 8001bb8:	4069      	eors	r1, r5
 8001bba:	464d      	mov	r5, r9
 8001bbc:	1b7d      	subs	r5, r7, r5
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	428e      	cmp	r6, r1
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dsub+0x6a>
 8001bc4:	e080      	b.n	8001cc8 <__aeabi_dsub+0x16c>
 8001bc6:	2d00      	cmp	r5, #0
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dsub+0x70>
 8001bca:	e335      	b.n	8002238 <__aeabi_dsub+0x6dc>
 8001bcc:	4649      	mov	r1, r9
 8001bce:	2900      	cmp	r1, #0
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x78>
 8001bd2:	e0df      	b.n	8001d94 <__aeabi_dsub+0x238>
 8001bd4:	4297      	cmp	r7, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x7e>
 8001bd8:	e194      	b.n	8001f04 <__aeabi_dsub+0x3a8>
 8001bda:	4652      	mov	r2, sl
 8001bdc:	2501      	movs	r5, #1
 8001bde:	2a38      	cmp	r2, #56	@ 0x38
 8001be0:	dc19      	bgt.n	8001c16 <__aeabi_dsub+0xba>
 8001be2:	2280      	movs	r2, #128	@ 0x80
 8001be4:	9b02      	ldr	r3, [sp, #8]
 8001be6:	0412      	lsls	r2, r2, #16
 8001be8:	4313      	orrs	r3, r2
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	4652      	mov	r2, sl
 8001bee:	2a1f      	cmp	r2, #31
 8001bf0:	dd00      	ble.n	8001bf4 <__aeabi_dsub+0x98>
 8001bf2:	e1e3      	b.n	8001fbc <__aeabi_dsub+0x460>
 8001bf4:	4653      	mov	r3, sl
 8001bf6:	2220      	movs	r2, #32
 8001bf8:	4661      	mov	r1, ip
 8001bfa:	9d02      	ldr	r5, [sp, #8]
 8001bfc:	1ad2      	subs	r2, r2, r3
 8001bfe:	4095      	lsls	r5, r2
 8001c00:	40d9      	lsrs	r1, r3
 8001c02:	430d      	orrs	r5, r1
 8001c04:	4661      	mov	r1, ip
 8001c06:	4091      	lsls	r1, r2
 8001c08:	000a      	movs	r2, r1
 8001c0a:	1e51      	subs	r1, r2, #1
 8001c0c:	418a      	sbcs	r2, r1
 8001c0e:	4315      	orrs	r5, r2
 8001c10:	9a02      	ldr	r2, [sp, #8]
 8001c12:	40da      	lsrs	r2, r3
 8001c14:	1aa4      	subs	r4, r4, r2
 8001c16:	1b45      	subs	r5, r0, r5
 8001c18:	42a8      	cmp	r0, r5
 8001c1a:	4180      	sbcs	r0, r0
 8001c1c:	4240      	negs	r0, r0
 8001c1e:	1a24      	subs	r4, r4, r0
 8001c20:	0223      	lsls	r3, r4, #8
 8001c22:	d400      	bmi.n	8001c26 <__aeabi_dsub+0xca>
 8001c24:	e13d      	b.n	8001ea2 <__aeabi_dsub+0x346>
 8001c26:	0264      	lsls	r4, r4, #9
 8001c28:	0a64      	lsrs	r4, r4, #9
 8001c2a:	2c00      	cmp	r4, #0
 8001c2c:	d100      	bne.n	8001c30 <__aeabi_dsub+0xd4>
 8001c2e:	e147      	b.n	8001ec0 <__aeabi_dsub+0x364>
 8001c30:	0020      	movs	r0, r4
 8001c32:	f000 fbdf 	bl	80023f4 <__clzsi2>
 8001c36:	0003      	movs	r3, r0
 8001c38:	3b08      	subs	r3, #8
 8001c3a:	2120      	movs	r1, #32
 8001c3c:	0028      	movs	r0, r5
 8001c3e:	1aca      	subs	r2, r1, r3
 8001c40:	40d0      	lsrs	r0, r2
 8001c42:	409c      	lsls	r4, r3
 8001c44:	0002      	movs	r2, r0
 8001c46:	409d      	lsls	r5, r3
 8001c48:	4322      	orrs	r2, r4
 8001c4a:	429f      	cmp	r7, r3
 8001c4c:	dd00      	ble.n	8001c50 <__aeabi_dsub+0xf4>
 8001c4e:	e177      	b.n	8001f40 <__aeabi_dsub+0x3e4>
 8001c50:	1bd8      	subs	r0, r3, r7
 8001c52:	3001      	adds	r0, #1
 8001c54:	1a09      	subs	r1, r1, r0
 8001c56:	002c      	movs	r4, r5
 8001c58:	408d      	lsls	r5, r1
 8001c5a:	40c4      	lsrs	r4, r0
 8001c5c:	1e6b      	subs	r3, r5, #1
 8001c5e:	419d      	sbcs	r5, r3
 8001c60:	0013      	movs	r3, r2
 8001c62:	40c2      	lsrs	r2, r0
 8001c64:	408b      	lsls	r3, r1
 8001c66:	4325      	orrs	r5, r4
 8001c68:	2700      	movs	r7, #0
 8001c6a:	0014      	movs	r4, r2
 8001c6c:	431d      	orrs	r5, r3
 8001c6e:	076b      	lsls	r3, r5, #29
 8001c70:	d009      	beq.n	8001c86 <__aeabi_dsub+0x12a>
 8001c72:	230f      	movs	r3, #15
 8001c74:	402b      	ands	r3, r5
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d005      	beq.n	8001c86 <__aeabi_dsub+0x12a>
 8001c7a:	1d2b      	adds	r3, r5, #4
 8001c7c:	42ab      	cmp	r3, r5
 8001c7e:	41ad      	sbcs	r5, r5
 8001c80:	426d      	negs	r5, r5
 8001c82:	1964      	adds	r4, r4, r5
 8001c84:	001d      	movs	r5, r3
 8001c86:	0223      	lsls	r3, r4, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_dsub+0x130>
 8001c8a:	e140      	b.n	8001f0e <__aeabi_dsub+0x3b2>
 8001c8c:	4a88      	ldr	r2, [pc, #544]	@ (8001eb0 <__aeabi_dsub+0x354>)
 8001c8e:	3701      	adds	r7, #1
 8001c90:	4297      	cmp	r7, r2
 8001c92:	d100      	bne.n	8001c96 <__aeabi_dsub+0x13a>
 8001c94:	e101      	b.n	8001e9a <__aeabi_dsub+0x33e>
 8001c96:	2601      	movs	r6, #1
 8001c98:	4643      	mov	r3, r8
 8001c9a:	4986      	ldr	r1, [pc, #536]	@ (8001eb4 <__aeabi_dsub+0x358>)
 8001c9c:	08ed      	lsrs	r5, r5, #3
 8001c9e:	4021      	ands	r1, r4
 8001ca0:	074a      	lsls	r2, r1, #29
 8001ca2:	432a      	orrs	r2, r5
 8001ca4:	057c      	lsls	r4, r7, #21
 8001ca6:	024d      	lsls	r5, r1, #9
 8001ca8:	0b2d      	lsrs	r5, r5, #12
 8001caa:	0d64      	lsrs	r4, r4, #21
 8001cac:	401e      	ands	r6, r3
 8001cae:	0524      	lsls	r4, r4, #20
 8001cb0:	432c      	orrs	r4, r5
 8001cb2:	07f6      	lsls	r6, r6, #31
 8001cb4:	4334      	orrs	r4, r6
 8001cb6:	0010      	movs	r0, r2
 8001cb8:	0021      	movs	r1, r4
 8001cba:	b005      	add	sp, #20
 8001cbc:	bcf0      	pop	{r4, r5, r6, r7}
 8001cbe:	46bb      	mov	fp, r7
 8001cc0:	46b2      	mov	sl, r6
 8001cc2:	46a9      	mov	r9, r5
 8001cc4:	46a0      	mov	r8, r4
 8001cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cc8:	2d00      	cmp	r5, #0
 8001cca:	dc00      	bgt.n	8001cce <__aeabi_dsub+0x172>
 8001ccc:	e2d0      	b.n	8002270 <__aeabi_dsub+0x714>
 8001cce:	4649      	mov	r1, r9
 8001cd0:	2900      	cmp	r1, #0
 8001cd2:	d000      	beq.n	8001cd6 <__aeabi_dsub+0x17a>
 8001cd4:	e0d4      	b.n	8001e80 <__aeabi_dsub+0x324>
 8001cd6:	4661      	mov	r1, ip
 8001cd8:	9b02      	ldr	r3, [sp, #8]
 8001cda:	4319      	orrs	r1, r3
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_dsub+0x184>
 8001cde:	e12b      	b.n	8001f38 <__aeabi_dsub+0x3dc>
 8001ce0:	1e69      	subs	r1, r5, #1
 8001ce2:	2d01      	cmp	r5, #1
 8001ce4:	d100      	bne.n	8001ce8 <__aeabi_dsub+0x18c>
 8001ce6:	e1d9      	b.n	800209c <__aeabi_dsub+0x540>
 8001ce8:	4295      	cmp	r5, r2
 8001cea:	d100      	bne.n	8001cee <__aeabi_dsub+0x192>
 8001cec:	e10a      	b.n	8001f04 <__aeabi_dsub+0x3a8>
 8001cee:	2501      	movs	r5, #1
 8001cf0:	2938      	cmp	r1, #56	@ 0x38
 8001cf2:	dc17      	bgt.n	8001d24 <__aeabi_dsub+0x1c8>
 8001cf4:	468a      	mov	sl, r1
 8001cf6:	4653      	mov	r3, sl
 8001cf8:	2b1f      	cmp	r3, #31
 8001cfa:	dd00      	ble.n	8001cfe <__aeabi_dsub+0x1a2>
 8001cfc:	e1e7      	b.n	80020ce <__aeabi_dsub+0x572>
 8001cfe:	2220      	movs	r2, #32
 8001d00:	1ad2      	subs	r2, r2, r3
 8001d02:	9b02      	ldr	r3, [sp, #8]
 8001d04:	4661      	mov	r1, ip
 8001d06:	4093      	lsls	r3, r2
 8001d08:	001d      	movs	r5, r3
 8001d0a:	4653      	mov	r3, sl
 8001d0c:	40d9      	lsrs	r1, r3
 8001d0e:	4663      	mov	r3, ip
 8001d10:	4093      	lsls	r3, r2
 8001d12:	001a      	movs	r2, r3
 8001d14:	430d      	orrs	r5, r1
 8001d16:	1e51      	subs	r1, r2, #1
 8001d18:	418a      	sbcs	r2, r1
 8001d1a:	4653      	mov	r3, sl
 8001d1c:	4315      	orrs	r5, r2
 8001d1e:	9a02      	ldr	r2, [sp, #8]
 8001d20:	40da      	lsrs	r2, r3
 8001d22:	18a4      	adds	r4, r4, r2
 8001d24:	182d      	adds	r5, r5, r0
 8001d26:	4285      	cmp	r5, r0
 8001d28:	4180      	sbcs	r0, r0
 8001d2a:	4240      	negs	r0, r0
 8001d2c:	1824      	adds	r4, r4, r0
 8001d2e:	0223      	lsls	r3, r4, #8
 8001d30:	d400      	bmi.n	8001d34 <__aeabi_dsub+0x1d8>
 8001d32:	e0b6      	b.n	8001ea2 <__aeabi_dsub+0x346>
 8001d34:	4b5e      	ldr	r3, [pc, #376]	@ (8001eb0 <__aeabi_dsub+0x354>)
 8001d36:	3701      	adds	r7, #1
 8001d38:	429f      	cmp	r7, r3
 8001d3a:	d100      	bne.n	8001d3e <__aeabi_dsub+0x1e2>
 8001d3c:	e0ad      	b.n	8001e9a <__aeabi_dsub+0x33e>
 8001d3e:	2101      	movs	r1, #1
 8001d40:	4b5c      	ldr	r3, [pc, #368]	@ (8001eb4 <__aeabi_dsub+0x358>)
 8001d42:	086a      	lsrs	r2, r5, #1
 8001d44:	401c      	ands	r4, r3
 8001d46:	4029      	ands	r1, r5
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	07e5      	lsls	r5, r4, #31
 8001d4c:	4315      	orrs	r5, r2
 8001d4e:	0864      	lsrs	r4, r4, #1
 8001d50:	e78d      	b.n	8001c6e <__aeabi_dsub+0x112>
 8001d52:	4a59      	ldr	r2, [pc, #356]	@ (8001eb8 <__aeabi_dsub+0x35c>)
 8001d54:	9b02      	ldr	r3, [sp, #8]
 8001d56:	4692      	mov	sl, r2
 8001d58:	4662      	mov	r2, ip
 8001d5a:	44ba      	add	sl, r7
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	d02c      	beq.n	8001dba <__aeabi_dsub+0x25e>
 8001d60:	428e      	cmp	r6, r1
 8001d62:	d02e      	beq.n	8001dc2 <__aeabi_dsub+0x266>
 8001d64:	4652      	mov	r2, sl
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d060      	beq.n	8001e2c <__aeabi_dsub+0x2d0>
 8001d6a:	2f00      	cmp	r7, #0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x214>
 8001d6e:	e0db      	b.n	8001f28 <__aeabi_dsub+0x3cc>
 8001d70:	4663      	mov	r3, ip
 8001d72:	000e      	movs	r6, r1
 8001d74:	9c02      	ldr	r4, [sp, #8]
 8001d76:	08d8      	lsrs	r0, r3, #3
 8001d78:	0762      	lsls	r2, r4, #29
 8001d7a:	4302      	orrs	r2, r0
 8001d7c:	08e4      	lsrs	r4, r4, #3
 8001d7e:	0013      	movs	r3, r2
 8001d80:	4323      	orrs	r3, r4
 8001d82:	d100      	bne.n	8001d86 <__aeabi_dsub+0x22a>
 8001d84:	e254      	b.n	8002230 <__aeabi_dsub+0x6d4>
 8001d86:	2580      	movs	r5, #128	@ 0x80
 8001d88:	032d      	lsls	r5, r5, #12
 8001d8a:	4325      	orrs	r5, r4
 8001d8c:	032d      	lsls	r5, r5, #12
 8001d8e:	4c48      	ldr	r4, [pc, #288]	@ (8001eb0 <__aeabi_dsub+0x354>)
 8001d90:	0b2d      	lsrs	r5, r5, #12
 8001d92:	e78c      	b.n	8001cae <__aeabi_dsub+0x152>
 8001d94:	4661      	mov	r1, ip
 8001d96:	9b02      	ldr	r3, [sp, #8]
 8001d98:	4319      	orrs	r1, r3
 8001d9a:	d100      	bne.n	8001d9e <__aeabi_dsub+0x242>
 8001d9c:	e0cc      	b.n	8001f38 <__aeabi_dsub+0x3dc>
 8001d9e:	0029      	movs	r1, r5
 8001da0:	3901      	subs	r1, #1
 8001da2:	2d01      	cmp	r5, #1
 8001da4:	d100      	bne.n	8001da8 <__aeabi_dsub+0x24c>
 8001da6:	e188      	b.n	80020ba <__aeabi_dsub+0x55e>
 8001da8:	4295      	cmp	r5, r2
 8001daa:	d100      	bne.n	8001dae <__aeabi_dsub+0x252>
 8001dac:	e0aa      	b.n	8001f04 <__aeabi_dsub+0x3a8>
 8001dae:	2501      	movs	r5, #1
 8001db0:	2938      	cmp	r1, #56	@ 0x38
 8001db2:	dd00      	ble.n	8001db6 <__aeabi_dsub+0x25a>
 8001db4:	e72f      	b.n	8001c16 <__aeabi_dsub+0xba>
 8001db6:	468a      	mov	sl, r1
 8001db8:	e718      	b.n	8001bec <__aeabi_dsub+0x90>
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4051      	eors	r1, r2
 8001dbe:	428e      	cmp	r6, r1
 8001dc0:	d1d0      	bne.n	8001d64 <__aeabi_dsub+0x208>
 8001dc2:	4653      	mov	r3, sl
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dsub+0x26e>
 8001dc8:	e0be      	b.n	8001f48 <__aeabi_dsub+0x3ec>
 8001dca:	2f00      	cmp	r7, #0
 8001dcc:	d000      	beq.n	8001dd0 <__aeabi_dsub+0x274>
 8001dce:	e138      	b.n	8002042 <__aeabi_dsub+0x4e6>
 8001dd0:	46ca      	mov	sl, r9
 8001dd2:	0022      	movs	r2, r4
 8001dd4:	4302      	orrs	r2, r0
 8001dd6:	d100      	bne.n	8001dda <__aeabi_dsub+0x27e>
 8001dd8:	e1e2      	b.n	80021a0 <__aeabi_dsub+0x644>
 8001dda:	4653      	mov	r3, sl
 8001ddc:	1e59      	subs	r1, r3, #1
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d100      	bne.n	8001de4 <__aeabi_dsub+0x288>
 8001de2:	e20d      	b.n	8002200 <__aeabi_dsub+0x6a4>
 8001de4:	4a32      	ldr	r2, [pc, #200]	@ (8001eb0 <__aeabi_dsub+0x354>)
 8001de6:	4592      	cmp	sl, r2
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x290>
 8001dea:	e1d2      	b.n	8002192 <__aeabi_dsub+0x636>
 8001dec:	2701      	movs	r7, #1
 8001dee:	2938      	cmp	r1, #56	@ 0x38
 8001df0:	dc13      	bgt.n	8001e1a <__aeabi_dsub+0x2be>
 8001df2:	291f      	cmp	r1, #31
 8001df4:	dd00      	ble.n	8001df8 <__aeabi_dsub+0x29c>
 8001df6:	e1ee      	b.n	80021d6 <__aeabi_dsub+0x67a>
 8001df8:	2220      	movs	r2, #32
 8001dfa:	9b02      	ldr	r3, [sp, #8]
 8001dfc:	1a52      	subs	r2, r2, r1
 8001dfe:	0025      	movs	r5, r4
 8001e00:	0007      	movs	r7, r0
 8001e02:	469a      	mov	sl, r3
 8001e04:	40cc      	lsrs	r4, r1
 8001e06:	4090      	lsls	r0, r2
 8001e08:	4095      	lsls	r5, r2
 8001e0a:	40cf      	lsrs	r7, r1
 8001e0c:	44a2      	add	sl, r4
 8001e0e:	1e42      	subs	r2, r0, #1
 8001e10:	4190      	sbcs	r0, r2
 8001e12:	4653      	mov	r3, sl
 8001e14:	432f      	orrs	r7, r5
 8001e16:	4307      	orrs	r7, r0
 8001e18:	9302      	str	r3, [sp, #8]
 8001e1a:	003d      	movs	r5, r7
 8001e1c:	4465      	add	r5, ip
 8001e1e:	4565      	cmp	r5, ip
 8001e20:	4192      	sbcs	r2, r2
 8001e22:	9b02      	ldr	r3, [sp, #8]
 8001e24:	4252      	negs	r2, r2
 8001e26:	464f      	mov	r7, r9
 8001e28:	18d4      	adds	r4, r2, r3
 8001e2a:	e780      	b.n	8001d2e <__aeabi_dsub+0x1d2>
 8001e2c:	4a23      	ldr	r2, [pc, #140]	@ (8001ebc <__aeabi_dsub+0x360>)
 8001e2e:	1c7d      	adds	r5, r7, #1
 8001e30:	4215      	tst	r5, r2
 8001e32:	d000      	beq.n	8001e36 <__aeabi_dsub+0x2da>
 8001e34:	e0aa      	b.n	8001f8c <__aeabi_dsub+0x430>
 8001e36:	4662      	mov	r2, ip
 8001e38:	0025      	movs	r5, r4
 8001e3a:	9b02      	ldr	r3, [sp, #8]
 8001e3c:	4305      	orrs	r5, r0
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	2f00      	cmp	r7, #0
 8001e42:	d000      	beq.n	8001e46 <__aeabi_dsub+0x2ea>
 8001e44:	e0f5      	b.n	8002032 <__aeabi_dsub+0x4d6>
 8001e46:	2d00      	cmp	r5, #0
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x2f0>
 8001e4a:	e16b      	b.n	8002124 <__aeabi_dsub+0x5c8>
 8001e4c:	2a00      	cmp	r2, #0
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x2f6>
 8001e50:	e152      	b.n	80020f8 <__aeabi_dsub+0x59c>
 8001e52:	4663      	mov	r3, ip
 8001e54:	1ac5      	subs	r5, r0, r3
 8001e56:	9b02      	ldr	r3, [sp, #8]
 8001e58:	1ae2      	subs	r2, r4, r3
 8001e5a:	42a8      	cmp	r0, r5
 8001e5c:	419b      	sbcs	r3, r3
 8001e5e:	425b      	negs	r3, r3
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	021a      	lsls	r2, r3, #8
 8001e64:	d400      	bmi.n	8001e68 <__aeabi_dsub+0x30c>
 8001e66:	e1d5      	b.n	8002214 <__aeabi_dsub+0x6b8>
 8001e68:	4663      	mov	r3, ip
 8001e6a:	1a1d      	subs	r5, r3, r0
 8001e6c:	45ac      	cmp	ip, r5
 8001e6e:	4192      	sbcs	r2, r2
 8001e70:	2601      	movs	r6, #1
 8001e72:	9b02      	ldr	r3, [sp, #8]
 8001e74:	4252      	negs	r2, r2
 8001e76:	1b1c      	subs	r4, r3, r4
 8001e78:	4688      	mov	r8, r1
 8001e7a:	1aa4      	subs	r4, r4, r2
 8001e7c:	400e      	ands	r6, r1
 8001e7e:	e6f6      	b.n	8001c6e <__aeabi_dsub+0x112>
 8001e80:	4297      	cmp	r7, r2
 8001e82:	d03f      	beq.n	8001f04 <__aeabi_dsub+0x3a8>
 8001e84:	4652      	mov	r2, sl
 8001e86:	2501      	movs	r5, #1
 8001e88:	2a38      	cmp	r2, #56	@ 0x38
 8001e8a:	dd00      	ble.n	8001e8e <__aeabi_dsub+0x332>
 8001e8c:	e74a      	b.n	8001d24 <__aeabi_dsub+0x1c8>
 8001e8e:	2280      	movs	r2, #128	@ 0x80
 8001e90:	9b02      	ldr	r3, [sp, #8]
 8001e92:	0412      	lsls	r2, r2, #16
 8001e94:	4313      	orrs	r3, r2
 8001e96:	9302      	str	r3, [sp, #8]
 8001e98:	e72d      	b.n	8001cf6 <__aeabi_dsub+0x19a>
 8001e9a:	003c      	movs	r4, r7
 8001e9c:	2500      	movs	r5, #0
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	e705      	b.n	8001cae <__aeabi_dsub+0x152>
 8001ea2:	2307      	movs	r3, #7
 8001ea4:	402b      	ands	r3, r5
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d000      	beq.n	8001eac <__aeabi_dsub+0x350>
 8001eaa:	e6e2      	b.n	8001c72 <__aeabi_dsub+0x116>
 8001eac:	e06b      	b.n	8001f86 <__aeabi_dsub+0x42a>
 8001eae:	46c0      	nop			@ (mov r8, r8)
 8001eb0:	000007ff 	.word	0x000007ff
 8001eb4:	ff7fffff 	.word	0xff7fffff
 8001eb8:	fffff801 	.word	0xfffff801
 8001ebc:	000007fe 	.word	0x000007fe
 8001ec0:	0028      	movs	r0, r5
 8001ec2:	f000 fa97 	bl	80023f4 <__clzsi2>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	3318      	adds	r3, #24
 8001eca:	2b1f      	cmp	r3, #31
 8001ecc:	dc00      	bgt.n	8001ed0 <__aeabi_dsub+0x374>
 8001ece:	e6b4      	b.n	8001c3a <__aeabi_dsub+0xde>
 8001ed0:	002a      	movs	r2, r5
 8001ed2:	3808      	subs	r0, #8
 8001ed4:	4082      	lsls	r2, r0
 8001ed6:	429f      	cmp	r7, r3
 8001ed8:	dd00      	ble.n	8001edc <__aeabi_dsub+0x380>
 8001eda:	e0b9      	b.n	8002050 <__aeabi_dsub+0x4f4>
 8001edc:	1bdb      	subs	r3, r3, r7
 8001ede:	1c58      	adds	r0, r3, #1
 8001ee0:	281f      	cmp	r0, #31
 8001ee2:	dc00      	bgt.n	8001ee6 <__aeabi_dsub+0x38a>
 8001ee4:	e1a0      	b.n	8002228 <__aeabi_dsub+0x6cc>
 8001ee6:	0015      	movs	r5, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40dd      	lsrs	r5, r3
 8001eec:	2820      	cmp	r0, #32
 8001eee:	d005      	beq.n	8001efc <__aeabi_dsub+0x3a0>
 8001ef0:	2340      	movs	r3, #64	@ 0x40
 8001ef2:	1a1b      	subs	r3, r3, r0
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	1e53      	subs	r3, r2, #1
 8001ef8:	419a      	sbcs	r2, r3
 8001efa:	4315      	orrs	r5, r2
 8001efc:	2307      	movs	r3, #7
 8001efe:	2700      	movs	r7, #0
 8001f00:	402b      	ands	r3, r5
 8001f02:	e7d0      	b.n	8001ea6 <__aeabi_dsub+0x34a>
 8001f04:	08c0      	lsrs	r0, r0, #3
 8001f06:	0762      	lsls	r2, r4, #29
 8001f08:	4302      	orrs	r2, r0
 8001f0a:	08e4      	lsrs	r4, r4, #3
 8001f0c:	e737      	b.n	8001d7e <__aeabi_dsub+0x222>
 8001f0e:	08ea      	lsrs	r2, r5, #3
 8001f10:	0763      	lsls	r3, r4, #29
 8001f12:	431a      	orrs	r2, r3
 8001f14:	4bd3      	ldr	r3, [pc, #844]	@ (8002264 <__aeabi_dsub+0x708>)
 8001f16:	08e4      	lsrs	r4, r4, #3
 8001f18:	429f      	cmp	r7, r3
 8001f1a:	d100      	bne.n	8001f1e <__aeabi_dsub+0x3c2>
 8001f1c:	e72f      	b.n	8001d7e <__aeabi_dsub+0x222>
 8001f1e:	0324      	lsls	r4, r4, #12
 8001f20:	0b25      	lsrs	r5, r4, #12
 8001f22:	057c      	lsls	r4, r7, #21
 8001f24:	0d64      	lsrs	r4, r4, #21
 8001f26:	e6c2      	b.n	8001cae <__aeabi_dsub+0x152>
 8001f28:	46ca      	mov	sl, r9
 8001f2a:	0022      	movs	r2, r4
 8001f2c:	4302      	orrs	r2, r0
 8001f2e:	d158      	bne.n	8001fe2 <__aeabi_dsub+0x486>
 8001f30:	4663      	mov	r3, ip
 8001f32:	000e      	movs	r6, r1
 8001f34:	9c02      	ldr	r4, [sp, #8]
 8001f36:	9303      	str	r3, [sp, #12]
 8001f38:	9b03      	ldr	r3, [sp, #12]
 8001f3a:	4657      	mov	r7, sl
 8001f3c:	08da      	lsrs	r2, r3, #3
 8001f3e:	e7e7      	b.n	8001f10 <__aeabi_dsub+0x3b4>
 8001f40:	4cc9      	ldr	r4, [pc, #804]	@ (8002268 <__aeabi_dsub+0x70c>)
 8001f42:	1aff      	subs	r7, r7, r3
 8001f44:	4014      	ands	r4, r2
 8001f46:	e692      	b.n	8001c6e <__aeabi_dsub+0x112>
 8001f48:	4dc8      	ldr	r5, [pc, #800]	@ (800226c <__aeabi_dsub+0x710>)
 8001f4a:	1c7a      	adds	r2, r7, #1
 8001f4c:	422a      	tst	r2, r5
 8001f4e:	d000      	beq.n	8001f52 <__aeabi_dsub+0x3f6>
 8001f50:	e084      	b.n	800205c <__aeabi_dsub+0x500>
 8001f52:	0022      	movs	r2, r4
 8001f54:	4302      	orrs	r2, r0
 8001f56:	2f00      	cmp	r7, #0
 8001f58:	d000      	beq.n	8001f5c <__aeabi_dsub+0x400>
 8001f5a:	e0ef      	b.n	800213c <__aeabi_dsub+0x5e0>
 8001f5c:	2a00      	cmp	r2, #0
 8001f5e:	d100      	bne.n	8001f62 <__aeabi_dsub+0x406>
 8001f60:	e0e5      	b.n	800212e <__aeabi_dsub+0x5d2>
 8001f62:	4662      	mov	r2, ip
 8001f64:	9902      	ldr	r1, [sp, #8]
 8001f66:	430a      	orrs	r2, r1
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x410>
 8001f6a:	e0c5      	b.n	80020f8 <__aeabi_dsub+0x59c>
 8001f6c:	4663      	mov	r3, ip
 8001f6e:	18c5      	adds	r5, r0, r3
 8001f70:	468c      	mov	ip, r1
 8001f72:	4285      	cmp	r5, r0
 8001f74:	4180      	sbcs	r0, r0
 8001f76:	4464      	add	r4, ip
 8001f78:	4240      	negs	r0, r0
 8001f7a:	1824      	adds	r4, r4, r0
 8001f7c:	0223      	lsls	r3, r4, #8
 8001f7e:	d502      	bpl.n	8001f86 <__aeabi_dsub+0x42a>
 8001f80:	4bb9      	ldr	r3, [pc, #740]	@ (8002268 <__aeabi_dsub+0x70c>)
 8001f82:	3701      	adds	r7, #1
 8001f84:	401c      	ands	r4, r3
 8001f86:	46ba      	mov	sl, r7
 8001f88:	9503      	str	r5, [sp, #12]
 8001f8a:	e7d5      	b.n	8001f38 <__aeabi_dsub+0x3dc>
 8001f8c:	4662      	mov	r2, ip
 8001f8e:	1a85      	subs	r5, r0, r2
 8001f90:	42a8      	cmp	r0, r5
 8001f92:	4192      	sbcs	r2, r2
 8001f94:	4252      	negs	r2, r2
 8001f96:	4691      	mov	r9, r2
 8001f98:	9b02      	ldr	r3, [sp, #8]
 8001f9a:	1ae3      	subs	r3, r4, r3
 8001f9c:	001a      	movs	r2, r3
 8001f9e:	464b      	mov	r3, r9
 8001fa0:	1ad2      	subs	r2, r2, r3
 8001fa2:	0013      	movs	r3, r2
 8001fa4:	4691      	mov	r9, r2
 8001fa6:	021a      	lsls	r2, r3, #8
 8001fa8:	d46c      	bmi.n	8002084 <__aeabi_dsub+0x528>
 8001faa:	464a      	mov	r2, r9
 8001fac:	464c      	mov	r4, r9
 8001fae:	432a      	orrs	r2, r5
 8001fb0:	d000      	beq.n	8001fb4 <__aeabi_dsub+0x458>
 8001fb2:	e63a      	b.n	8001c2a <__aeabi_dsub+0xce>
 8001fb4:	2600      	movs	r6, #0
 8001fb6:	2400      	movs	r4, #0
 8001fb8:	2500      	movs	r5, #0
 8001fba:	e678      	b.n	8001cae <__aeabi_dsub+0x152>
 8001fbc:	9902      	ldr	r1, [sp, #8]
 8001fbe:	4653      	mov	r3, sl
 8001fc0:	000d      	movs	r5, r1
 8001fc2:	3a20      	subs	r2, #32
 8001fc4:	40d5      	lsrs	r5, r2
 8001fc6:	2b20      	cmp	r3, #32
 8001fc8:	d006      	beq.n	8001fd8 <__aeabi_dsub+0x47c>
 8001fca:	2240      	movs	r2, #64	@ 0x40
 8001fcc:	1ad2      	subs	r2, r2, r3
 8001fce:	000b      	movs	r3, r1
 8001fd0:	4093      	lsls	r3, r2
 8001fd2:	4662      	mov	r2, ip
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	4693      	mov	fp, r2
 8001fd8:	465b      	mov	r3, fp
 8001fda:	1e5a      	subs	r2, r3, #1
 8001fdc:	4193      	sbcs	r3, r2
 8001fde:	431d      	orrs	r5, r3
 8001fe0:	e619      	b.n	8001c16 <__aeabi_dsub+0xba>
 8001fe2:	4653      	mov	r3, sl
 8001fe4:	1e5a      	subs	r2, r3, #1
 8001fe6:	2b01      	cmp	r3, #1
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x490>
 8001fea:	e0c6      	b.n	800217a <__aeabi_dsub+0x61e>
 8001fec:	4e9d      	ldr	r6, [pc, #628]	@ (8002264 <__aeabi_dsub+0x708>)
 8001fee:	45b2      	cmp	sl, r6
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dsub+0x498>
 8001ff2:	e6bd      	b.n	8001d70 <__aeabi_dsub+0x214>
 8001ff4:	4688      	mov	r8, r1
 8001ff6:	000e      	movs	r6, r1
 8001ff8:	2501      	movs	r5, #1
 8001ffa:	2a38      	cmp	r2, #56	@ 0x38
 8001ffc:	dc10      	bgt.n	8002020 <__aeabi_dsub+0x4c4>
 8001ffe:	2a1f      	cmp	r2, #31
 8002000:	dc7f      	bgt.n	8002102 <__aeabi_dsub+0x5a6>
 8002002:	2120      	movs	r1, #32
 8002004:	0025      	movs	r5, r4
 8002006:	1a89      	subs	r1, r1, r2
 8002008:	0007      	movs	r7, r0
 800200a:	4088      	lsls	r0, r1
 800200c:	408d      	lsls	r5, r1
 800200e:	40d7      	lsrs	r7, r2
 8002010:	40d4      	lsrs	r4, r2
 8002012:	1e41      	subs	r1, r0, #1
 8002014:	4188      	sbcs	r0, r1
 8002016:	9b02      	ldr	r3, [sp, #8]
 8002018:	433d      	orrs	r5, r7
 800201a:	1b1b      	subs	r3, r3, r4
 800201c:	4305      	orrs	r5, r0
 800201e:	9302      	str	r3, [sp, #8]
 8002020:	4662      	mov	r2, ip
 8002022:	1b55      	subs	r5, r2, r5
 8002024:	45ac      	cmp	ip, r5
 8002026:	4192      	sbcs	r2, r2
 8002028:	9b02      	ldr	r3, [sp, #8]
 800202a:	4252      	negs	r2, r2
 800202c:	464f      	mov	r7, r9
 800202e:	1a9c      	subs	r4, r3, r2
 8002030:	e5f6      	b.n	8001c20 <__aeabi_dsub+0xc4>
 8002032:	2d00      	cmp	r5, #0
 8002034:	d000      	beq.n	8002038 <__aeabi_dsub+0x4dc>
 8002036:	e0b7      	b.n	80021a8 <__aeabi_dsub+0x64c>
 8002038:	2a00      	cmp	r2, #0
 800203a:	d100      	bne.n	800203e <__aeabi_dsub+0x4e2>
 800203c:	e0f0      	b.n	8002220 <__aeabi_dsub+0x6c4>
 800203e:	2601      	movs	r6, #1
 8002040:	400e      	ands	r6, r1
 8002042:	4663      	mov	r3, ip
 8002044:	9802      	ldr	r0, [sp, #8]
 8002046:	08d9      	lsrs	r1, r3, #3
 8002048:	0742      	lsls	r2, r0, #29
 800204a:	430a      	orrs	r2, r1
 800204c:	08c4      	lsrs	r4, r0, #3
 800204e:	e696      	b.n	8001d7e <__aeabi_dsub+0x222>
 8002050:	4c85      	ldr	r4, [pc, #532]	@ (8002268 <__aeabi_dsub+0x70c>)
 8002052:	1aff      	subs	r7, r7, r3
 8002054:	4014      	ands	r4, r2
 8002056:	0762      	lsls	r2, r4, #29
 8002058:	08e4      	lsrs	r4, r4, #3
 800205a:	e760      	b.n	8001f1e <__aeabi_dsub+0x3c2>
 800205c:	4981      	ldr	r1, [pc, #516]	@ (8002264 <__aeabi_dsub+0x708>)
 800205e:	428a      	cmp	r2, r1
 8002060:	d100      	bne.n	8002064 <__aeabi_dsub+0x508>
 8002062:	e0c9      	b.n	80021f8 <__aeabi_dsub+0x69c>
 8002064:	4663      	mov	r3, ip
 8002066:	18c1      	adds	r1, r0, r3
 8002068:	4281      	cmp	r1, r0
 800206a:	4180      	sbcs	r0, r0
 800206c:	9b02      	ldr	r3, [sp, #8]
 800206e:	4240      	negs	r0, r0
 8002070:	18e3      	adds	r3, r4, r3
 8002072:	181b      	adds	r3, r3, r0
 8002074:	07dd      	lsls	r5, r3, #31
 8002076:	085c      	lsrs	r4, r3, #1
 8002078:	2307      	movs	r3, #7
 800207a:	0849      	lsrs	r1, r1, #1
 800207c:	430d      	orrs	r5, r1
 800207e:	0017      	movs	r7, r2
 8002080:	402b      	ands	r3, r5
 8002082:	e710      	b.n	8001ea6 <__aeabi_dsub+0x34a>
 8002084:	4663      	mov	r3, ip
 8002086:	1a1d      	subs	r5, r3, r0
 8002088:	45ac      	cmp	ip, r5
 800208a:	4192      	sbcs	r2, r2
 800208c:	2601      	movs	r6, #1
 800208e:	9b02      	ldr	r3, [sp, #8]
 8002090:	4252      	negs	r2, r2
 8002092:	1b1c      	subs	r4, r3, r4
 8002094:	4688      	mov	r8, r1
 8002096:	1aa4      	subs	r4, r4, r2
 8002098:	400e      	ands	r6, r1
 800209a:	e5c6      	b.n	8001c2a <__aeabi_dsub+0xce>
 800209c:	4663      	mov	r3, ip
 800209e:	18c5      	adds	r5, r0, r3
 80020a0:	9b02      	ldr	r3, [sp, #8]
 80020a2:	4285      	cmp	r5, r0
 80020a4:	4180      	sbcs	r0, r0
 80020a6:	469c      	mov	ip, r3
 80020a8:	4240      	negs	r0, r0
 80020aa:	4464      	add	r4, ip
 80020ac:	1824      	adds	r4, r4, r0
 80020ae:	2701      	movs	r7, #1
 80020b0:	0223      	lsls	r3, r4, #8
 80020b2:	d400      	bmi.n	80020b6 <__aeabi_dsub+0x55a>
 80020b4:	e6f5      	b.n	8001ea2 <__aeabi_dsub+0x346>
 80020b6:	2702      	movs	r7, #2
 80020b8:	e641      	b.n	8001d3e <__aeabi_dsub+0x1e2>
 80020ba:	4663      	mov	r3, ip
 80020bc:	1ac5      	subs	r5, r0, r3
 80020be:	42a8      	cmp	r0, r5
 80020c0:	4180      	sbcs	r0, r0
 80020c2:	9b02      	ldr	r3, [sp, #8]
 80020c4:	4240      	negs	r0, r0
 80020c6:	1ae4      	subs	r4, r4, r3
 80020c8:	2701      	movs	r7, #1
 80020ca:	1a24      	subs	r4, r4, r0
 80020cc:	e5a8      	b.n	8001c20 <__aeabi_dsub+0xc4>
 80020ce:	9d02      	ldr	r5, [sp, #8]
 80020d0:	4652      	mov	r2, sl
 80020d2:	002b      	movs	r3, r5
 80020d4:	3a20      	subs	r2, #32
 80020d6:	40d3      	lsrs	r3, r2
 80020d8:	0019      	movs	r1, r3
 80020da:	4653      	mov	r3, sl
 80020dc:	2b20      	cmp	r3, #32
 80020de:	d006      	beq.n	80020ee <__aeabi_dsub+0x592>
 80020e0:	2240      	movs	r2, #64	@ 0x40
 80020e2:	1ad2      	subs	r2, r2, r3
 80020e4:	002b      	movs	r3, r5
 80020e6:	4093      	lsls	r3, r2
 80020e8:	4662      	mov	r2, ip
 80020ea:	431a      	orrs	r2, r3
 80020ec:	4693      	mov	fp, r2
 80020ee:	465d      	mov	r5, fp
 80020f0:	1e6b      	subs	r3, r5, #1
 80020f2:	419d      	sbcs	r5, r3
 80020f4:	430d      	orrs	r5, r1
 80020f6:	e615      	b.n	8001d24 <__aeabi_dsub+0x1c8>
 80020f8:	0762      	lsls	r2, r4, #29
 80020fa:	08c0      	lsrs	r0, r0, #3
 80020fc:	4302      	orrs	r2, r0
 80020fe:	08e4      	lsrs	r4, r4, #3
 8002100:	e70d      	b.n	8001f1e <__aeabi_dsub+0x3c2>
 8002102:	0011      	movs	r1, r2
 8002104:	0027      	movs	r7, r4
 8002106:	3920      	subs	r1, #32
 8002108:	40cf      	lsrs	r7, r1
 800210a:	2a20      	cmp	r2, #32
 800210c:	d005      	beq.n	800211a <__aeabi_dsub+0x5be>
 800210e:	2140      	movs	r1, #64	@ 0x40
 8002110:	1a8a      	subs	r2, r1, r2
 8002112:	4094      	lsls	r4, r2
 8002114:	0025      	movs	r5, r4
 8002116:	4305      	orrs	r5, r0
 8002118:	9503      	str	r5, [sp, #12]
 800211a:	9d03      	ldr	r5, [sp, #12]
 800211c:	1e6a      	subs	r2, r5, #1
 800211e:	4195      	sbcs	r5, r2
 8002120:	433d      	orrs	r5, r7
 8002122:	e77d      	b.n	8002020 <__aeabi_dsub+0x4c4>
 8002124:	2a00      	cmp	r2, #0
 8002126:	d100      	bne.n	800212a <__aeabi_dsub+0x5ce>
 8002128:	e744      	b.n	8001fb4 <__aeabi_dsub+0x458>
 800212a:	2601      	movs	r6, #1
 800212c:	400e      	ands	r6, r1
 800212e:	4663      	mov	r3, ip
 8002130:	08d9      	lsrs	r1, r3, #3
 8002132:	9b02      	ldr	r3, [sp, #8]
 8002134:	075a      	lsls	r2, r3, #29
 8002136:	430a      	orrs	r2, r1
 8002138:	08dc      	lsrs	r4, r3, #3
 800213a:	e6f0      	b.n	8001f1e <__aeabi_dsub+0x3c2>
 800213c:	2a00      	cmp	r2, #0
 800213e:	d028      	beq.n	8002192 <__aeabi_dsub+0x636>
 8002140:	4662      	mov	r2, ip
 8002142:	9f02      	ldr	r7, [sp, #8]
 8002144:	08c0      	lsrs	r0, r0, #3
 8002146:	433a      	orrs	r2, r7
 8002148:	d100      	bne.n	800214c <__aeabi_dsub+0x5f0>
 800214a:	e6dc      	b.n	8001f06 <__aeabi_dsub+0x3aa>
 800214c:	0762      	lsls	r2, r4, #29
 800214e:	4310      	orrs	r0, r2
 8002150:	2280      	movs	r2, #128	@ 0x80
 8002152:	08e4      	lsrs	r4, r4, #3
 8002154:	0312      	lsls	r2, r2, #12
 8002156:	4214      	tst	r4, r2
 8002158:	d009      	beq.n	800216e <__aeabi_dsub+0x612>
 800215a:	08fd      	lsrs	r5, r7, #3
 800215c:	4215      	tst	r5, r2
 800215e:	d106      	bne.n	800216e <__aeabi_dsub+0x612>
 8002160:	4663      	mov	r3, ip
 8002162:	2601      	movs	r6, #1
 8002164:	002c      	movs	r4, r5
 8002166:	08d8      	lsrs	r0, r3, #3
 8002168:	077b      	lsls	r3, r7, #29
 800216a:	4318      	orrs	r0, r3
 800216c:	400e      	ands	r6, r1
 800216e:	0f42      	lsrs	r2, r0, #29
 8002170:	00c0      	lsls	r0, r0, #3
 8002172:	08c0      	lsrs	r0, r0, #3
 8002174:	0752      	lsls	r2, r2, #29
 8002176:	4302      	orrs	r2, r0
 8002178:	e601      	b.n	8001d7e <__aeabi_dsub+0x222>
 800217a:	4663      	mov	r3, ip
 800217c:	1a1d      	subs	r5, r3, r0
 800217e:	45ac      	cmp	ip, r5
 8002180:	4192      	sbcs	r2, r2
 8002182:	9b02      	ldr	r3, [sp, #8]
 8002184:	4252      	negs	r2, r2
 8002186:	1b1c      	subs	r4, r3, r4
 8002188:	000e      	movs	r6, r1
 800218a:	4688      	mov	r8, r1
 800218c:	2701      	movs	r7, #1
 800218e:	1aa4      	subs	r4, r4, r2
 8002190:	e546      	b.n	8001c20 <__aeabi_dsub+0xc4>
 8002192:	4663      	mov	r3, ip
 8002194:	08d9      	lsrs	r1, r3, #3
 8002196:	9b02      	ldr	r3, [sp, #8]
 8002198:	075a      	lsls	r2, r3, #29
 800219a:	430a      	orrs	r2, r1
 800219c:	08dc      	lsrs	r4, r3, #3
 800219e:	e5ee      	b.n	8001d7e <__aeabi_dsub+0x222>
 80021a0:	4663      	mov	r3, ip
 80021a2:	9c02      	ldr	r4, [sp, #8]
 80021a4:	9303      	str	r3, [sp, #12]
 80021a6:	e6c7      	b.n	8001f38 <__aeabi_dsub+0x3dc>
 80021a8:	08c0      	lsrs	r0, r0, #3
 80021aa:	2a00      	cmp	r2, #0
 80021ac:	d100      	bne.n	80021b0 <__aeabi_dsub+0x654>
 80021ae:	e6aa      	b.n	8001f06 <__aeabi_dsub+0x3aa>
 80021b0:	0762      	lsls	r2, r4, #29
 80021b2:	4310      	orrs	r0, r2
 80021b4:	2280      	movs	r2, #128	@ 0x80
 80021b6:	08e4      	lsrs	r4, r4, #3
 80021b8:	0312      	lsls	r2, r2, #12
 80021ba:	4214      	tst	r4, r2
 80021bc:	d0d7      	beq.n	800216e <__aeabi_dsub+0x612>
 80021be:	9f02      	ldr	r7, [sp, #8]
 80021c0:	08fd      	lsrs	r5, r7, #3
 80021c2:	4215      	tst	r5, r2
 80021c4:	d1d3      	bne.n	800216e <__aeabi_dsub+0x612>
 80021c6:	4663      	mov	r3, ip
 80021c8:	2601      	movs	r6, #1
 80021ca:	08d8      	lsrs	r0, r3, #3
 80021cc:	077b      	lsls	r3, r7, #29
 80021ce:	002c      	movs	r4, r5
 80021d0:	4318      	orrs	r0, r3
 80021d2:	400e      	ands	r6, r1
 80021d4:	e7cb      	b.n	800216e <__aeabi_dsub+0x612>
 80021d6:	000a      	movs	r2, r1
 80021d8:	0027      	movs	r7, r4
 80021da:	3a20      	subs	r2, #32
 80021dc:	40d7      	lsrs	r7, r2
 80021de:	2920      	cmp	r1, #32
 80021e0:	d005      	beq.n	80021ee <__aeabi_dsub+0x692>
 80021e2:	2240      	movs	r2, #64	@ 0x40
 80021e4:	1a52      	subs	r2, r2, r1
 80021e6:	4094      	lsls	r4, r2
 80021e8:	0025      	movs	r5, r4
 80021ea:	4305      	orrs	r5, r0
 80021ec:	9503      	str	r5, [sp, #12]
 80021ee:	9d03      	ldr	r5, [sp, #12]
 80021f0:	1e6a      	subs	r2, r5, #1
 80021f2:	4195      	sbcs	r5, r2
 80021f4:	432f      	orrs	r7, r5
 80021f6:	e610      	b.n	8001e1a <__aeabi_dsub+0x2be>
 80021f8:	0014      	movs	r4, r2
 80021fa:	2500      	movs	r5, #0
 80021fc:	2200      	movs	r2, #0
 80021fe:	e556      	b.n	8001cae <__aeabi_dsub+0x152>
 8002200:	9b02      	ldr	r3, [sp, #8]
 8002202:	4460      	add	r0, ip
 8002204:	4699      	mov	r9, r3
 8002206:	4560      	cmp	r0, ip
 8002208:	4192      	sbcs	r2, r2
 800220a:	444c      	add	r4, r9
 800220c:	4252      	negs	r2, r2
 800220e:	0005      	movs	r5, r0
 8002210:	18a4      	adds	r4, r4, r2
 8002212:	e74c      	b.n	80020ae <__aeabi_dsub+0x552>
 8002214:	001a      	movs	r2, r3
 8002216:	001c      	movs	r4, r3
 8002218:	432a      	orrs	r2, r5
 800221a:	d000      	beq.n	800221e <__aeabi_dsub+0x6c2>
 800221c:	e6b3      	b.n	8001f86 <__aeabi_dsub+0x42a>
 800221e:	e6c9      	b.n	8001fb4 <__aeabi_dsub+0x458>
 8002220:	2480      	movs	r4, #128	@ 0x80
 8002222:	2600      	movs	r6, #0
 8002224:	0324      	lsls	r4, r4, #12
 8002226:	e5ae      	b.n	8001d86 <__aeabi_dsub+0x22a>
 8002228:	2120      	movs	r1, #32
 800222a:	2500      	movs	r5, #0
 800222c:	1a09      	subs	r1, r1, r0
 800222e:	e517      	b.n	8001c60 <__aeabi_dsub+0x104>
 8002230:	2200      	movs	r2, #0
 8002232:	2500      	movs	r5, #0
 8002234:	4c0b      	ldr	r4, [pc, #44]	@ (8002264 <__aeabi_dsub+0x708>)
 8002236:	e53a      	b.n	8001cae <__aeabi_dsub+0x152>
 8002238:	2d00      	cmp	r5, #0
 800223a:	d100      	bne.n	800223e <__aeabi_dsub+0x6e2>
 800223c:	e5f6      	b.n	8001e2c <__aeabi_dsub+0x2d0>
 800223e:	464b      	mov	r3, r9
 8002240:	1bda      	subs	r2, r3, r7
 8002242:	4692      	mov	sl, r2
 8002244:	2f00      	cmp	r7, #0
 8002246:	d100      	bne.n	800224a <__aeabi_dsub+0x6ee>
 8002248:	e66f      	b.n	8001f2a <__aeabi_dsub+0x3ce>
 800224a:	2a38      	cmp	r2, #56	@ 0x38
 800224c:	dc05      	bgt.n	800225a <__aeabi_dsub+0x6fe>
 800224e:	2680      	movs	r6, #128	@ 0x80
 8002250:	0436      	lsls	r6, r6, #16
 8002252:	4334      	orrs	r4, r6
 8002254:	4688      	mov	r8, r1
 8002256:	000e      	movs	r6, r1
 8002258:	e6d1      	b.n	8001ffe <__aeabi_dsub+0x4a2>
 800225a:	4688      	mov	r8, r1
 800225c:	000e      	movs	r6, r1
 800225e:	2501      	movs	r5, #1
 8002260:	e6de      	b.n	8002020 <__aeabi_dsub+0x4c4>
 8002262:	46c0      	nop			@ (mov r8, r8)
 8002264:	000007ff 	.word	0x000007ff
 8002268:	ff7fffff 	.word	0xff7fffff
 800226c:	000007fe 	.word	0x000007fe
 8002270:	2d00      	cmp	r5, #0
 8002272:	d100      	bne.n	8002276 <__aeabi_dsub+0x71a>
 8002274:	e668      	b.n	8001f48 <__aeabi_dsub+0x3ec>
 8002276:	464b      	mov	r3, r9
 8002278:	1bd9      	subs	r1, r3, r7
 800227a:	2f00      	cmp	r7, #0
 800227c:	d101      	bne.n	8002282 <__aeabi_dsub+0x726>
 800227e:	468a      	mov	sl, r1
 8002280:	e5a7      	b.n	8001dd2 <__aeabi_dsub+0x276>
 8002282:	2701      	movs	r7, #1
 8002284:	2938      	cmp	r1, #56	@ 0x38
 8002286:	dd00      	ble.n	800228a <__aeabi_dsub+0x72e>
 8002288:	e5c7      	b.n	8001e1a <__aeabi_dsub+0x2be>
 800228a:	2280      	movs	r2, #128	@ 0x80
 800228c:	0412      	lsls	r2, r2, #16
 800228e:	4314      	orrs	r4, r2
 8002290:	e5af      	b.n	8001df2 <__aeabi_dsub+0x296>
 8002292:	46c0      	nop			@ (mov r8, r8)

08002294 <__aeabi_dcmpun>:
 8002294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002296:	46c6      	mov	lr, r8
 8002298:	031e      	lsls	r6, r3, #12
 800229a:	0b36      	lsrs	r6, r6, #12
 800229c:	46b0      	mov	r8, r6
 800229e:	4e0d      	ldr	r6, [pc, #52]	@ (80022d4 <__aeabi_dcmpun+0x40>)
 80022a0:	030c      	lsls	r4, r1, #12
 80022a2:	004d      	lsls	r5, r1, #1
 80022a4:	005f      	lsls	r7, r3, #1
 80022a6:	b500      	push	{lr}
 80022a8:	0b24      	lsrs	r4, r4, #12
 80022aa:	0d6d      	lsrs	r5, r5, #21
 80022ac:	0d7f      	lsrs	r7, r7, #21
 80022ae:	42b5      	cmp	r5, r6
 80022b0:	d00b      	beq.n	80022ca <__aeabi_dcmpun+0x36>
 80022b2:	4908      	ldr	r1, [pc, #32]	@ (80022d4 <__aeabi_dcmpun+0x40>)
 80022b4:	2000      	movs	r0, #0
 80022b6:	428f      	cmp	r7, r1
 80022b8:	d104      	bne.n	80022c4 <__aeabi_dcmpun+0x30>
 80022ba:	4646      	mov	r6, r8
 80022bc:	4316      	orrs	r6, r2
 80022be:	0030      	movs	r0, r6
 80022c0:	1e43      	subs	r3, r0, #1
 80022c2:	4198      	sbcs	r0, r3
 80022c4:	bc80      	pop	{r7}
 80022c6:	46b8      	mov	r8, r7
 80022c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022ca:	4304      	orrs	r4, r0
 80022cc:	2001      	movs	r0, #1
 80022ce:	2c00      	cmp	r4, #0
 80022d0:	d1f8      	bne.n	80022c4 <__aeabi_dcmpun+0x30>
 80022d2:	e7ee      	b.n	80022b2 <__aeabi_dcmpun+0x1e>
 80022d4:	000007ff 	.word	0x000007ff

080022d8 <__aeabi_d2iz>:
 80022d8:	000b      	movs	r3, r1
 80022da:	0002      	movs	r2, r0
 80022dc:	b570      	push	{r4, r5, r6, lr}
 80022de:	4d16      	ldr	r5, [pc, #88]	@ (8002338 <__aeabi_d2iz+0x60>)
 80022e0:	030c      	lsls	r4, r1, #12
 80022e2:	b082      	sub	sp, #8
 80022e4:	0049      	lsls	r1, r1, #1
 80022e6:	2000      	movs	r0, #0
 80022e8:	9200      	str	r2, [sp, #0]
 80022ea:	9301      	str	r3, [sp, #4]
 80022ec:	0b24      	lsrs	r4, r4, #12
 80022ee:	0d49      	lsrs	r1, r1, #21
 80022f0:	0fde      	lsrs	r6, r3, #31
 80022f2:	42a9      	cmp	r1, r5
 80022f4:	dd04      	ble.n	8002300 <__aeabi_d2iz+0x28>
 80022f6:	4811      	ldr	r0, [pc, #68]	@ (800233c <__aeabi_d2iz+0x64>)
 80022f8:	4281      	cmp	r1, r0
 80022fa:	dd03      	ble.n	8002304 <__aeabi_d2iz+0x2c>
 80022fc:	4b10      	ldr	r3, [pc, #64]	@ (8002340 <__aeabi_d2iz+0x68>)
 80022fe:	18f0      	adds	r0, r6, r3
 8002300:	b002      	add	sp, #8
 8002302:	bd70      	pop	{r4, r5, r6, pc}
 8002304:	2080      	movs	r0, #128	@ 0x80
 8002306:	0340      	lsls	r0, r0, #13
 8002308:	4320      	orrs	r0, r4
 800230a:	4c0e      	ldr	r4, [pc, #56]	@ (8002344 <__aeabi_d2iz+0x6c>)
 800230c:	1a64      	subs	r4, r4, r1
 800230e:	2c1f      	cmp	r4, #31
 8002310:	dd08      	ble.n	8002324 <__aeabi_d2iz+0x4c>
 8002312:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <__aeabi_d2iz+0x70>)
 8002314:	1a5b      	subs	r3, r3, r1
 8002316:	40d8      	lsrs	r0, r3
 8002318:	0003      	movs	r3, r0
 800231a:	4258      	negs	r0, r3
 800231c:	2e00      	cmp	r6, #0
 800231e:	d1ef      	bne.n	8002300 <__aeabi_d2iz+0x28>
 8002320:	0018      	movs	r0, r3
 8002322:	e7ed      	b.n	8002300 <__aeabi_d2iz+0x28>
 8002324:	4b09      	ldr	r3, [pc, #36]	@ (800234c <__aeabi_d2iz+0x74>)
 8002326:	9a00      	ldr	r2, [sp, #0]
 8002328:	469c      	mov	ip, r3
 800232a:	0003      	movs	r3, r0
 800232c:	4461      	add	r1, ip
 800232e:	408b      	lsls	r3, r1
 8002330:	40e2      	lsrs	r2, r4
 8002332:	4313      	orrs	r3, r2
 8002334:	e7f1      	b.n	800231a <__aeabi_d2iz+0x42>
 8002336:	46c0      	nop			@ (mov r8, r8)
 8002338:	000003fe 	.word	0x000003fe
 800233c:	0000041d 	.word	0x0000041d
 8002340:	7fffffff 	.word	0x7fffffff
 8002344:	00000433 	.word	0x00000433
 8002348:	00000413 	.word	0x00000413
 800234c:	fffffbed 	.word	0xfffffbed

08002350 <__aeabi_i2d>:
 8002350:	b570      	push	{r4, r5, r6, lr}
 8002352:	2800      	cmp	r0, #0
 8002354:	d016      	beq.n	8002384 <__aeabi_i2d+0x34>
 8002356:	17c3      	asrs	r3, r0, #31
 8002358:	18c5      	adds	r5, r0, r3
 800235a:	405d      	eors	r5, r3
 800235c:	0fc4      	lsrs	r4, r0, #31
 800235e:	0028      	movs	r0, r5
 8002360:	f000 f848 	bl	80023f4 <__clzsi2>
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <__aeabi_i2d+0x58>)
 8002366:	1a1b      	subs	r3, r3, r0
 8002368:	055b      	lsls	r3, r3, #21
 800236a:	0d5b      	lsrs	r3, r3, #21
 800236c:	280a      	cmp	r0, #10
 800236e:	dc14      	bgt.n	800239a <__aeabi_i2d+0x4a>
 8002370:	0002      	movs	r2, r0
 8002372:	002e      	movs	r6, r5
 8002374:	3215      	adds	r2, #21
 8002376:	4096      	lsls	r6, r2
 8002378:	220b      	movs	r2, #11
 800237a:	1a12      	subs	r2, r2, r0
 800237c:	40d5      	lsrs	r5, r2
 800237e:	032d      	lsls	r5, r5, #12
 8002380:	0b2d      	lsrs	r5, r5, #12
 8002382:	e003      	b.n	800238c <__aeabi_i2d+0x3c>
 8002384:	2400      	movs	r4, #0
 8002386:	2300      	movs	r3, #0
 8002388:	2500      	movs	r5, #0
 800238a:	2600      	movs	r6, #0
 800238c:	051b      	lsls	r3, r3, #20
 800238e:	432b      	orrs	r3, r5
 8002390:	07e4      	lsls	r4, r4, #31
 8002392:	4323      	orrs	r3, r4
 8002394:	0030      	movs	r0, r6
 8002396:	0019      	movs	r1, r3
 8002398:	bd70      	pop	{r4, r5, r6, pc}
 800239a:	380b      	subs	r0, #11
 800239c:	4085      	lsls	r5, r0
 800239e:	032d      	lsls	r5, r5, #12
 80023a0:	2600      	movs	r6, #0
 80023a2:	0b2d      	lsrs	r5, r5, #12
 80023a4:	e7f2      	b.n	800238c <__aeabi_i2d+0x3c>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	0000041e 	.word	0x0000041e

080023ac <__aeabi_ui2d>:
 80023ac:	b510      	push	{r4, lr}
 80023ae:	1e04      	subs	r4, r0, #0
 80023b0:	d010      	beq.n	80023d4 <__aeabi_ui2d+0x28>
 80023b2:	f000 f81f 	bl	80023f4 <__clzsi2>
 80023b6:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <__aeabi_ui2d+0x44>)
 80023b8:	1a1b      	subs	r3, r3, r0
 80023ba:	055b      	lsls	r3, r3, #21
 80023bc:	0d5b      	lsrs	r3, r3, #21
 80023be:	280a      	cmp	r0, #10
 80023c0:	dc0f      	bgt.n	80023e2 <__aeabi_ui2d+0x36>
 80023c2:	220b      	movs	r2, #11
 80023c4:	0021      	movs	r1, r4
 80023c6:	1a12      	subs	r2, r2, r0
 80023c8:	40d1      	lsrs	r1, r2
 80023ca:	3015      	adds	r0, #21
 80023cc:	030a      	lsls	r2, r1, #12
 80023ce:	4084      	lsls	r4, r0
 80023d0:	0b12      	lsrs	r2, r2, #12
 80023d2:	e001      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023d4:	2300      	movs	r3, #0
 80023d6:	2200      	movs	r2, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	4313      	orrs	r3, r2
 80023dc:	0020      	movs	r0, r4
 80023de:	0019      	movs	r1, r3
 80023e0:	bd10      	pop	{r4, pc}
 80023e2:	0022      	movs	r2, r4
 80023e4:	380b      	subs	r0, #11
 80023e6:	4082      	lsls	r2, r0
 80023e8:	0312      	lsls	r2, r2, #12
 80023ea:	2400      	movs	r4, #0
 80023ec:	0b12      	lsrs	r2, r2, #12
 80023ee:	e7f3      	b.n	80023d8 <__aeabi_ui2d+0x2c>
 80023f0:	0000041e 	.word	0x0000041e

080023f4 <__clzsi2>:
 80023f4:	211c      	movs	r1, #28
 80023f6:	2301      	movs	r3, #1
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	4298      	cmp	r0, r3
 80023fc:	d301      	bcc.n	8002402 <__clzsi2+0xe>
 80023fe:	0c00      	lsrs	r0, r0, #16
 8002400:	3910      	subs	r1, #16
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	4298      	cmp	r0, r3
 8002406:	d301      	bcc.n	800240c <__clzsi2+0x18>
 8002408:	0a00      	lsrs	r0, r0, #8
 800240a:	3908      	subs	r1, #8
 800240c:	091b      	lsrs	r3, r3, #4
 800240e:	4298      	cmp	r0, r3
 8002410:	d301      	bcc.n	8002416 <__clzsi2+0x22>
 8002412:	0900      	lsrs	r0, r0, #4
 8002414:	3904      	subs	r1, #4
 8002416:	a202      	add	r2, pc, #8	@ (adr r2, 8002420 <__clzsi2+0x2c>)
 8002418:	5c10      	ldrb	r0, [r2, r0]
 800241a:	1840      	adds	r0, r0, r1
 800241c:	4770      	bx	lr
 800241e:	46c0      	nop			@ (mov r8, r8)
 8002420:	02020304 	.word	0x02020304
 8002424:	01010101 	.word	0x01010101
	...

08002430 <__clzdi2>:
 8002430:	b510      	push	{r4, lr}
 8002432:	2900      	cmp	r1, #0
 8002434:	d103      	bne.n	800243e <__clzdi2+0xe>
 8002436:	f7ff ffdd 	bl	80023f4 <__clzsi2>
 800243a:	3020      	adds	r0, #32
 800243c:	e002      	b.n	8002444 <__clzdi2+0x14>
 800243e:	0008      	movs	r0, r1
 8002440:	f7ff ffd8 	bl	80023f4 <__clzsi2>
 8002444:	bd10      	pop	{r4, pc}
 8002446:	46c0      	nop			@ (mov r8, r8)

08002448 <MX_ADC1_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800244e:	1d3b      	adds	r3, r7, #4
 8002450:	0018      	movs	r0, r3
 8002452:	230c      	movs	r3, #12
 8002454:	001a      	movs	r2, r3
 8002456:	2100      	movs	r1, #0
 8002458:	f00b fbe8 	bl	800dc2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800245c:	4b36      	ldr	r3, [pc, #216]	@ (8002538 <MX_ADC1_Init+0xf0>)
 800245e:	4a37      	ldr	r2, [pc, #220]	@ (800253c <MX_ADC1_Init+0xf4>)
 8002460:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8002462:	4b35      	ldr	r3, [pc, #212]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002464:	2280      	movs	r2, #128	@ 0x80
 8002466:	0352      	lsls	r2, r2, #13
 8002468:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800246a:	4b33      	ldr	r3, [pc, #204]	@ (8002538 <MX_ADC1_Init+0xf0>)
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002470:	4b31      	ldr	r3, [pc, #196]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002472:	2200      	movs	r2, #0
 8002474:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8002476:	4b30      	ldr	r3, [pc, #192]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002478:	2280      	movs	r2, #128	@ 0x80
 800247a:	0612      	lsls	r2, r2, #24
 800247c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800247e:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002480:	2208      	movs	r2, #8
 8002482:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002484:	4b2c      	ldr	r3, [pc, #176]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002486:	2200      	movs	r2, #0
 8002488:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800248a:	4b2b      	ldr	r3, [pc, #172]	@ (8002538 <MX_ADC1_Init+0xf0>)
 800248c:	2200      	movs	r2, #0
 800248e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002490:	4b29      	ldr	r3, [pc, #164]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002492:	2201      	movs	r2, #1
 8002494:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002496:	4b28      	ldr	r3, [pc, #160]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002498:	2201      	movs	r2, #1
 800249a:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800249c:	4b26      	ldr	r3, [pc, #152]	@ (8002538 <MX_ADC1_Init+0xf0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80024a2:	4b25      	ldr	r3, [pc, #148]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80024a8:	4b23      	ldr	r3, [pc, #140]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024aa:	222c      	movs	r2, #44	@ 0x2c
 80024ac:	2101      	movs	r1, #1
 80024ae:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80024b0:	4b21      	ldr	r3, [pc, #132]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80024b6:	4b20      	ldr	r3, [pc, #128]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024b8:	2207      	movs	r2, #7
 80024ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80024bc:	4b1e      	ldr	r3, [pc, #120]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024be:	223c      	movs	r2, #60	@ 0x3c
 80024c0:	2100      	movs	r1, #0
 80024c2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80024c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80024ca:	4b1b      	ldr	r3, [pc, #108]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024cc:	0018      	movs	r0, r3
 80024ce:	f004 fb1f 	bl	8006b10 <HAL_ADC_Init>
 80024d2:	1e03      	subs	r3, r0, #0
 80024d4:	d001      	beq.n	80024da <MX_ADC1_Init+0x92>
  {
	Error_Handler();
 80024d6:	f000 fc11 	bl	8002cfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80024da:	1d3b      	adds	r3, r7, #4
 80024dc:	4a18      	ldr	r2, [pc, #96]	@ (8002540 <MX_ADC1_Init+0xf8>)
 80024de:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80024e0:	1d3b      	adds	r3, r7, #4
 80024e2:	2201      	movs	r2, #1
 80024e4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024e6:	1d3a      	adds	r2, r7, #4
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <MX_ADC1_Init+0xf0>)
 80024ea:	0011      	movs	r1, r2
 80024ec:	0018      	movs	r0, r3
 80024ee:	f004 fcb7 	bl	8006e60 <HAL_ADC_ConfigChannel>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d001      	beq.n	80024fa <MX_ADC1_Init+0xb2>
  {
	Error_Handler();
 80024f6:	f000 fc01 	bl	8002cfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80024fa:	1d3b      	adds	r3, r7, #4
 80024fc:	4a11      	ldr	r2, [pc, #68]	@ (8002544 <MX_ADC1_Init+0xfc>)
 80024fe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002500:	1d3a      	adds	r2, r7, #4
 8002502:	4b0d      	ldr	r3, [pc, #52]	@ (8002538 <MX_ADC1_Init+0xf0>)
 8002504:	0011      	movs	r1, r2
 8002506:	0018      	movs	r0, r3
 8002508:	f004 fcaa 	bl	8006e60 <HAL_ADC_ConfigChannel>
 800250c:	1e03      	subs	r3, r0, #0
 800250e:	d001      	beq.n	8002514 <MX_ADC1_Init+0xcc>
  {
	Error_Handler();
 8002510:	f000 fbf4 	bl	8002cfc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	4a0c      	ldr	r2, [pc, #48]	@ (8002548 <MX_ADC1_Init+0x100>)
 8002518:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800251a:	1d3a      	adds	r2, r7, #4
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <MX_ADC1_Init+0xf0>)
 800251e:	0011      	movs	r1, r2
 8002520:	0018      	movs	r0, r3
 8002522:	f004 fc9d 	bl	8006e60 <HAL_ADC_ConfigChannel>
 8002526:	1e03      	subs	r3, r0, #0
 8002528:	d001      	beq.n	800252e <MX_ADC1_Init+0xe6>
  {
	Error_Handler();
 800252a:	f000 fbe7 	bl	8002cfc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b004      	add	sp, #16
 8002534:	bd80      	pop	{r7, pc}
 8002536:	46c0      	nop			@ (mov r8, r8)
 8002538:	20000388 	.word	0x20000388
 800253c:	40012400 	.word	0x40012400
 8002540:	18000040 	.word	0x18000040
 8002544:	1c000080 	.word	0x1c000080
 8002548:	20000100 	.word	0x20000100

0800254c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002552:	4b0c      	ldr	r3, [pc, #48]	@ (8002584 <MX_DMA_Init+0x38>)
 8002554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002556:	4b0b      	ldr	r3, [pc, #44]	@ (8002584 <MX_DMA_Init+0x38>)
 8002558:	2101      	movs	r1, #1
 800255a:	430a      	orrs	r2, r1
 800255c:	639a      	str	r2, [r3, #56]	@ 0x38
 800255e:	4b09      	ldr	r3, [pc, #36]	@ (8002584 <MX_DMA_Init+0x38>)
 8002560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002562:	2201      	movs	r2, #1
 8002564:	4013      	ands	r3, r2
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800256a:	2200      	movs	r2, #0
 800256c:	2100      	movs	r1, #0
 800256e:	2009      	movs	r0, #9
 8002570:	f004 ff1c 	bl	80073ac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002574:	2009      	movs	r0, #9
 8002576:	f004 ff2e 	bl	80073d6 <HAL_NVIC_EnableIRQ>
}
 800257a:	46c0      	nop			@ (mov r8, r8)
 800257c:	46bd      	mov	sp, r7
 800257e:	b002      	add	sp, #8
 8002580:	bd80      	pop	{r7, pc}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	40021000 	.word	0x40021000

08002588 <vADC_eInit>:

void vADC_eInit(void)
{
 8002588:	b590      	push	{r4, r7, lr}
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800258e:	240c      	movs	r4, #12
 8002590:	193b      	adds	r3, r7, r4
 8002592:	0018      	movs	r0, r3
 8002594:	2314      	movs	r3, #20
 8002596:	001a      	movs	r2, r3
 8002598:	2100      	movs	r1, #0
 800259a:	f00b fb47 	bl	800dc2c <memset>

	// GPIO Ports Clock Enable
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800259e:	4b1f      	ldr	r3, [pc, #124]	@ (800261c <vADC_eInit+0x94>)
 80025a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025a2:	4b1e      	ldr	r3, [pc, #120]	@ (800261c <vADC_eInit+0x94>)
 80025a4:	2102      	movs	r1, #2
 80025a6:	430a      	orrs	r2, r1
 80025a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80025aa:	4b1c      	ldr	r3, [pc, #112]	@ (800261c <vADC_eInit+0x94>)
 80025ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ae:	2202      	movs	r2, #2
 80025b0:	4013      	ands	r3, r2
 80025b2:	60bb      	str	r3, [r7, #8]
 80025b4:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b6:	4b19      	ldr	r3, [pc, #100]	@ (800261c <vADC_eInit+0x94>)
 80025b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025ba:	4b18      	ldr	r3, [pc, #96]	@ (800261c <vADC_eInit+0x94>)
 80025bc:	2104      	movs	r1, #4
 80025be:	430a      	orrs	r2, r1
 80025c0:	635a      	str	r2, [r3, #52]	@ 0x34
 80025c2:	4b16      	ldr	r3, [pc, #88]	@ (800261c <vADC_eInit+0x94>)
 80025c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c6:	2204      	movs	r2, #4
 80025c8:	4013      	ands	r3, r2
 80025ca:	607b      	str	r3, [r7, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ce:	4b13      	ldr	r3, [pc, #76]	@ (800261c <vADC_eInit+0x94>)
 80025d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025d2:	4b12      	ldr	r3, [pc, #72]	@ (800261c <vADC_eInit+0x94>)
 80025d4:	2101      	movs	r1, #1
 80025d6:	430a      	orrs	r2, r1
 80025d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80025da:	4b10      	ldr	r3, [pc, #64]	@ (800261c <vADC_eInit+0x94>)
 80025dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025de:	2201      	movs	r2, #1
 80025e0:	4013      	ands	r3, r2
 80025e2:	603b      	str	r3, [r7, #0]
 80025e4:	683b      	ldr	r3, [r7, #0]

	MX_DMA_Init();
 80025e6:	f7ff ffb1 	bl	800254c <MX_DMA_Init>
	MX_ADC1_Init();
 80025ea:	f7ff ff2d 	bl	8002448 <MX_ADC1_Init>

//	if(APPData.ucHWVer == 'D')
//	{
		GPIO_InitStruct.Pin 	= INTBATT_CHG_DRV_Pin;
 80025ee:	0021      	movs	r1, r4
 80025f0:	187b      	adds	r3, r7, r1
 80025f2:	2208      	movs	r2, #8
 80025f4:	601a      	str	r2, [r3, #0]
		GPIO_InitStruct.Mode	= GPIO_MODE_OUTPUT_PP;
 80025f6:	187b      	adds	r3, r7, r1
 80025f8:	2201      	movs	r2, #1
 80025fa:	605a      	str	r2, [r3, #4]
		GPIO_InitStruct.Pull	= GPIO_NOPULL;
 80025fc:	187b      	adds	r3, r7, r1
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
		GPIO_InitStruct.Speed	= GPIO_SPEED_FREQ_LOW;
 8002602:	187b      	adds	r3, r7, r1
 8002604:	2200      	movs	r2, #0
 8002606:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(INTBATT_CHG_DRV_GPIO_Port, &GPIO_InitStruct);
 8002608:	187b      	adds	r3, r7, r1
 800260a:	4a05      	ldr	r2, [pc, #20]	@ (8002620 <vADC_eInit+0x98>)
 800260c:	0019      	movs	r1, r3
 800260e:	0010      	movs	r0, r2
 8002610:	f005 ff84 	bl	800851c <HAL_GPIO_Init>
//	}

//	BATTStatus.bIntBattMOSFETChgStatus 	= OFF;
//	BATTStatus.bBATTStatus				= BATTERY_PRESENT;
//	BATTStatus.bBATTStatus				= BATTERY_PRESENT;
}
 8002614:	46c0      	nop			@ (mov r8, r8)
 8002616:	46bd      	mov	sp, r7
 8002618:	b009      	add	sp, #36	@ 0x24
 800261a:	bd90      	pop	{r4, r7, pc}
 800261c:	40021000 	.word	0x40021000
 8002620:	50000400 	.word	0x50000400

08002624 <main>:
extern TsGSMData GSMData;
//extern TsOTAData OTAData;
extern TsBATTData BATTData;

int main(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  HAL_Init();
 8002628:	f004 f8b4 	bl	8006794 <HAL_Init>
  SystemClock_Config();
 800262c:	f000 fa64 	bl	8002af8 <SystemClock_Config>
  vAPP_iInit();
 8002630:	f000 faf0 	bl	8002c14 <vAPP_iInit>
  HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_SET);
 8002634:	2380      	movs	r3, #128	@ 0x80
 8002636:	0219      	lsls	r1, r3, #8
 8002638:	23a0      	movs	r3, #160	@ 0xa0
 800263a:	05db      	lsls	r3, r3, #23
 800263c:	2201      	movs	r2, #1
 800263e:	0018      	movs	r0, r3
 8002640:	f006 f9cd 	bl	80089de <HAL_GPIO_WritePin>
  TIMERData.uiLEDCntr = 0;
 8002644:	4b91      	ldr	r3, [pc, #580]	@ (800288c <main+0x268>)
 8002646:	2200      	movs	r2, #0
 8002648:	801a      	strh	r2, [r3, #0]

  MX_IWDG_Init();
 800264a:	f000 fab7 	bl	8002bbc <MX_IWDG_Init>
  vAPP_eFeedTheWDT_Exe();
 800264e:	f000 fad5 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>

  vADC_eInit();
 8002652:	f7ff ff99 	bl	8002588 <vADC_eInit>
  vCAN_eInit();
 8002656:	f000 fb9f 	bl	8002d98 <vCAN_eInit>

  vGSM_eInit();
 800265a:	f001 fe59 	bl	8004310 <vGSM_eInit>
  vGPS_eInit();
 800265e:	f001 fba9 	bl	8003db4 <vGPS_eInit>

  GSM_RxCntr = 0;
 8002662:	4b8b      	ldr	r3, [pc, #556]	@ (8002890 <main+0x26c>)
 8002664:	781a      	ldrb	r2, [r3, #0]
 8002666:	2100      	movs	r1, #0
 8002668:	400a      	ands	r2, r1
 800266a:	701a      	strb	r2, [r3, #0]
 800266c:	785a      	ldrb	r2, [r3, #1]
 800266e:	2100      	movs	r1, #0
 8002670:	400a      	ands	r2, r1
 8002672:	705a      	strb	r2, [r3, #1]
  GSM_TimeOut = 0;
 8002674:	4b86      	ldr	r3, [pc, #536]	@ (8002890 <main+0x26c>)
 8002676:	3302      	adds	r3, #2
 8002678:	781a      	ldrb	r2, [r3, #0]
 800267a:	2100      	movs	r1, #0
 800267c:	400a      	ands	r2, r1
 800267e:	701a      	strb	r2, [r3, #0]
 8002680:	785a      	ldrb	r2, [r3, #1]
 8002682:	2100      	movs	r1, #0
 8002684:	400a      	ands	r2, r1
 8002686:	705a      	strb	r2, [r3, #1]
 8002688:	789a      	ldrb	r2, [r3, #2]
 800268a:	2100      	movs	r1, #0
 800268c:	400a      	ands	r2, r1
 800268e:	709a      	strb	r2, [r3, #2]
 8002690:	78da      	ldrb	r2, [r3, #3]
 8002692:	2100      	movs	r1, #0
 8002694:	400a      	ands	r2, r1
 8002696:	70da      	strb	r2, [r3, #3]

  vAPP_eFeedTheWDT_Exe();
 8002698:	f000 fab0 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
  vGSM_ePowerONGSM_Exe();
 800269c:	f002 fa46 	bl	8004b2c <vGSM_ePowerONGSM_Exe>
  vGSM_eStartGSM_Exe();
 80026a0:	f001 fefc 	bl	800449c <vGSM_eStartGSM_Exe>

  vGSM_eInitaliseGSM_Exe();
 80026a4:	f001 ff5a 	bl	800455c <vGSM_eInitaliseGSM_Exe>
  vGPS_eStartGPS_Exe();
 80026a8:	f001 fbf6 	bl	8003e98 <vGPS_eStartGPS_Exe>

  GSM_RxCntr = 0;
 80026ac:	4b78      	ldr	r3, [pc, #480]	@ (8002890 <main+0x26c>)
 80026ae:	781a      	ldrb	r2, [r3, #0]
 80026b0:	2100      	movs	r1, #0
 80026b2:	400a      	ands	r2, r1
 80026b4:	701a      	strb	r2, [r3, #0]
 80026b6:	785a      	ldrb	r2, [r3, #1]
 80026b8:	2100      	movs	r1, #0
 80026ba:	400a      	ands	r2, r1
 80026bc:	705a      	strb	r2, [r3, #1]
  GSM_TimeOut = 0;
 80026be:	4b74      	ldr	r3, [pc, #464]	@ (8002890 <main+0x26c>)
 80026c0:	3302      	adds	r3, #2
 80026c2:	781a      	ldrb	r2, [r3, #0]
 80026c4:	2100      	movs	r1, #0
 80026c6:	400a      	ands	r2, r1
 80026c8:	701a      	strb	r2, [r3, #0]
 80026ca:	785a      	ldrb	r2, [r3, #1]
 80026cc:	2100      	movs	r1, #0
 80026ce:	400a      	ands	r2, r1
 80026d0:	705a      	strb	r2, [r3, #1]
 80026d2:	789a      	ldrb	r2, [r3, #2]
 80026d4:	2100      	movs	r1, #0
 80026d6:	400a      	ands	r2, r1
 80026d8:	709a      	strb	r2, [r3, #2]
 80026da:	78da      	ldrb	r2, [r3, #3]
 80026dc:	2100      	movs	r1, #0
 80026de:	400a      	ands	r2, r1
 80026e0:	70da      	strb	r2, [r3, #3]

  vGEN_eLoadTxRate_Exe();
 80026e2:	f001 fb25 	bl	8003d30 <vGEN_eLoadTxRate_Exe>
  vAPP_iReadIgnStatus_Exe();  //DONE 2025
 80026e6:	f000 f9f3 	bl	8002ad0 <vAPP_iReadIgnStatus_Exe>
  APPData.bIgnStatusPrev = APPData.bIgnStatus;
 80026ea:	4b6a      	ldr	r3, [pc, #424]	@ (8002894 <main+0x270>)
 80026ec:	781a      	ldrb	r2, [r3, #0]
 80026ee:	4b69      	ldr	r3, [pc, #420]	@ (8002894 <main+0x270>)
 80026f0:	705a      	strb	r2, [r3, #1]

  TIMERData.ul30SecCntr = 0;
 80026f2:	4b66      	ldr	r3, [pc, #408]	@ (800288c <main+0x268>)
 80026f4:	3302      	adds	r3, #2
 80026f6:	881a      	ldrh	r2, [r3, #0]
 80026f8:	2100      	movs	r1, #0
 80026fa:	400a      	ands	r2, r1
 80026fc:	801a      	strh	r2, [r3, #0]
 80026fe:	885a      	ldrh	r2, [r3, #2]
 8002700:	2100      	movs	r1, #0
 8002702:	400a      	ands	r2, r1
 8002704:	805a      	strh	r2, [r3, #2]
  TIMERData.ul18SecCntr = 0;
 8002706:	4b61      	ldr	r3, [pc, #388]	@ (800288c <main+0x268>)
 8002708:	3306      	adds	r3, #6
 800270a:	881a      	ldrh	r2, [r3, #0]
 800270c:	2100      	movs	r1, #0
 800270e:	400a      	ands	r2, r1
 8002710:	801a      	strh	r2, [r3, #0]
 8002712:	885a      	ldrh	r2, [r3, #2]
 8002714:	2100      	movs	r1, #0
 8002716:	400a      	ands	r2, r1
 8002718:	805a      	strh	r2, [r3, #2]
  TIMERData.ulHeartBeatTimer = 0;
 800271a:	4b5c      	ldr	r3, [pc, #368]	@ (800288c <main+0x268>)
 800271c:	330a      	adds	r3, #10
 800271e:	881a      	ldrh	r2, [r3, #0]
 8002720:	2100      	movs	r1, #0
 8002722:	400a      	ands	r2, r1
 8002724:	801a      	strh	r2, [r3, #0]
 8002726:	885a      	ldrh	r2, [r3, #2]
 8002728:	2100      	movs	r1, #0
 800272a:	400a      	ands	r2, r1
 800272c:	805a      	strh	r2, [r3, #2]

  while (1)
  {
    /* USER CODE END WHILE */
		vAPP_eFeedTheWDT_Exe();
 800272e:	f000 fa65 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>

		if (GSMHealth.bGSMReady == GSM_READY)
 8002732:	4b59      	ldr	r3, [pc, #356]	@ (8002898 <main+0x274>)
 8002734:	78db      	ldrb	r3, [r3, #3]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d026      	beq.n	8002788 <main+0x164>
		{
			//-----------------------------------
			// LIVE DATA
			//-----------------------------------
			// Send / Store Live Data if Transmit Rate is completed
			if (TIMERData.ulPresentTxRate >= TIMERData.ulTxRate)
 800273a:	4b54      	ldr	r3, [pc, #336]	@ (800288c <main+0x268>)
 800273c:	8a5a      	ldrh	r2, [r3, #18]
 800273e:	8a9b      	ldrh	r3, [r3, #20]
 8002740:	041b      	lsls	r3, r3, #16
 8002742:	4313      	orrs	r3, r2
 8002744:	0019      	movs	r1, r3
 8002746:	4b51      	ldr	r3, [pc, #324]	@ (800288c <main+0x268>)
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	0c12      	lsrs	r2, r2, #16
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	041b      	lsls	r3, r3, #16
 8002750:	0c1b      	lsrs	r3, r3, #16
 8002752:	041b      	lsls	r3, r3, #16
 8002754:	4313      	orrs	r3, r2
 8002756:	4299      	cmp	r1, r3
 8002758:	d30d      	bcc.n	8002776 <main+0x152>
			{
				vAPP_iSendLiveModeData_Exe();
 800275a:	f000 f91f 	bl	800299c <vAPP_iSendLiveModeData_Exe>
				TIMERData.ulPresentTxRate = 0;
 800275e:	4b4b      	ldr	r3, [pc, #300]	@ (800288c <main+0x268>)
 8002760:	3312      	adds	r3, #18
 8002762:	881a      	ldrh	r2, [r3, #0]
 8002764:	2100      	movs	r1, #0
 8002766:	400a      	ands	r2, r1
 8002768:	801a      	strh	r2, [r3, #0]
 800276a:	885a      	ldrh	r2, [r3, #2]
 800276c:	2100      	movs	r1, #0
 800276e:	400a      	ands	r2, r1
 8002770:	805a      	strh	r2, [r3, #2]
				vGEN_eLoadTxRate_Exe();
 8002772:	f001 fadd 	bl	8003d30 <vGEN_eLoadTxRate_Exe>
			}
			if (APPData.bIgnStatus != APPData.bIgnStatusPrev)
 8002776:	4b47      	ldr	r3, [pc, #284]	@ (8002894 <main+0x270>)
 8002778:	781a      	ldrb	r2, [r3, #0]
 800277a:	4b46      	ldr	r3, [pc, #280]	@ (8002894 <main+0x270>)
 800277c:	785b      	ldrb	r3, [r3, #1]
 800277e:	429a      	cmp	r2, r3
 8002780:	d004      	beq.n	800278c <main+0x168>
			{
				vGEN_eLoadTxRate_Exe();
 8002782:	f001 fad5 	bl	8003d30 <vGEN_eLoadTxRate_Exe>
 8002786:	e001      	b.n	800278c <main+0x168>
			}
		}

		else
		{
			vGSM_eStartGSM_Exe();
 8002788:	f001 fe88 	bl	800449c <vGSM_eStartGSM_Exe>
		}

		if (TIMERData.ul18SecCntr > 18000)
 800278c:	4b3f      	ldr	r3, [pc, #252]	@ (800288c <main+0x268>)
 800278e:	88da      	ldrh	r2, [r3, #6]
 8002790:	891b      	ldrh	r3, [r3, #8]
 8002792:	041b      	lsls	r3, r3, #16
 8002794:	4313      	orrs	r3, r2
 8002796:	001a      	movs	r2, r3
 8002798:	4b40      	ldr	r3, [pc, #256]	@ (800289c <main+0x278>)
 800279a:	429a      	cmp	r2, r3
 800279c:	d909      	bls.n	80027b2 <main+0x18e>
		{
			TIMERData.ul18SecCntr = 0;
 800279e:	4b3b      	ldr	r3, [pc, #236]	@ (800288c <main+0x268>)
 80027a0:	3306      	adds	r3, #6
 80027a2:	881a      	ldrh	r2, [r3, #0]
 80027a4:	2100      	movs	r1, #0
 80027a6:	400a      	ands	r2, r1
 80027a8:	801a      	strh	r2, [r3, #0]
 80027aa:	885a      	ldrh	r2, [r3, #2]
 80027ac:	2100      	movs	r1, #0
 80027ae:	400a      	ands	r2, r1
 80027b0:	805a      	strh	r2, [r3, #2]
//			vAPP_iReadOTAFrmSMS_Exe();
		}

		if (TIMERData.ul30SecCntr > 30000)
 80027b2:	4b36      	ldr	r3, [pc, #216]	@ (800288c <main+0x268>)
 80027b4:	885a      	ldrh	r2, [r3, #2]
 80027b6:	889b      	ldrh	r3, [r3, #4]
 80027b8:	041b      	lsls	r3, r3, #16
 80027ba:	4313      	orrs	r3, r2
 80027bc:	001a      	movs	r2, r3
 80027be:	4b38      	ldr	r3, [pc, #224]	@ (80028a0 <main+0x27c>)
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d92f      	bls.n	8002824 <main+0x200>
		{
			TIMERData.ul30SecCntr = 0;
 80027c4:	4b31      	ldr	r3, [pc, #196]	@ (800288c <main+0x268>)
 80027c6:	3302      	adds	r3, #2
 80027c8:	881a      	ldrh	r2, [r3, #0]
 80027ca:	2100      	movs	r1, #0
 80027cc:	400a      	ands	r2, r1
 80027ce:	801a      	strh	r2, [r3, #0]
 80027d0:	885a      	ldrh	r2, [r3, #2]
 80027d2:	2100      	movs	r1, #0
 80027d4:	400a      	ands	r2, r1
 80027d6:	805a      	strh	r2, [r3, #2]

			if ((GSMHealth.bSIMInsertStatus == SIM_NOT_INSERTED) || (GSMHealth.ucNoSocketCntr > 10) || (GSMHealth.ucNoResponseCntr > 10) ||
 80027d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002898 <main+0x274>)
 80027da:	7adb      	ldrb	r3, [r3, #11]
 80027dc:	2201      	movs	r2, #1
 80027de:	4053      	eors	r3, r2
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d119      	bne.n	800281a <main+0x1f6>
 80027e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002898 <main+0x274>)
 80027e8:	785b      	ldrb	r3, [r3, #1]
 80027ea:	2b0a      	cmp	r3, #10
 80027ec:	d815      	bhi.n	800281a <main+0x1f6>
 80027ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002898 <main+0x274>)
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	2b0a      	cmp	r3, #10
 80027f4:	d811      	bhi.n	800281a <main+0x1f6>
				(GSMHealth.bGSMNetworkRegStatus == NETWORK_REGISTRATION_FAILED) ||
 80027f6:	4b28      	ldr	r3, [pc, #160]	@ (8002898 <main+0x274>)
 80027f8:	7b5b      	ldrb	r3, [r3, #13]
 80027fa:	2201      	movs	r2, #1
 80027fc:	4053      	eors	r3, r2
 80027fe:	b2db      	uxtb	r3, r3
			if ((GSMHealth.bSIMInsertStatus == SIM_NOT_INSERTED) || (GSMHealth.ucNoSocketCntr > 10) || (GSMHealth.ucNoResponseCntr > 10) ||
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10a      	bne.n	800281a <main+0x1f6>
				(GSMHealth.bGPRSNetworkRegStatus == NETWORK_REGISTRATION_FAILED) ||
 8002804:	4b24      	ldr	r3, [pc, #144]	@ (8002898 <main+0x274>)
 8002806:	7b9b      	ldrb	r3, [r3, #14]
 8002808:	2201      	movs	r2, #1
 800280a:	4053      	eors	r3, r2
 800280c:	b2db      	uxtb	r3, r3
				(GSMHealth.bGSMNetworkRegStatus == NETWORK_REGISTRATION_FAILED) ||
 800280e:	2b00      	cmp	r3, #0
 8002810:	d103      	bne.n	800281a <main+0x1f6>
				(GSMHealth.ucGSMRebootRequired == 1))
 8002812:	4b21      	ldr	r3, [pc, #132]	@ (8002898 <main+0x274>)
 8002814:	7ddb      	ldrb	r3, [r3, #23]
				(GSMHealth.bGPRSNetworkRegStatus == NETWORK_REGISTRATION_FAILED) ||
 8002816:	2b01      	cmp	r3, #1
 8002818:	d104      	bne.n	8002824 <main+0x200>
			{
				vGSM_eReStartGSM_Exe();
 800281a:	f002 f9d7 	bl	8004bcc <vGSM_eReStartGSM_Exe>
				GSMHealth.ucGSMRebootRequired = 0;
 800281e:	4b1e      	ldr	r3, [pc, #120]	@ (8002898 <main+0x274>)
 8002820:	2200      	movs	r2, #0
 8002822:	75da      	strb	r2, [r3, #23]
			}
		}

		if (GSMHealth.bRIDetected == TRUE)
 8002824:	4b1c      	ldr	r3, [pc, #112]	@ (8002898 <main+0x274>)
 8002826:	7d9b      	ldrb	r3, [r3, #22]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d01e      	beq.n	800286a <main+0x246>
		{
			do
			{
				HAL_Delay(200);
 800282c:	20c8      	movs	r0, #200	@ 0xc8
 800282e:	f004 f837 	bl	80068a0 <HAL_Delay>
			} while ((GSM_RxCntr < 6) && (GSM_TimeOut < 150000));
 8002832:	4b17      	ldr	r3, [pc, #92]	@ (8002890 <main+0x26c>)
 8002834:	781a      	ldrb	r2, [r3, #0]
 8002836:	785b      	ldrb	r3, [r3, #1]
 8002838:	021b      	lsls	r3, r3, #8
 800283a:	4313      	orrs	r3, r2
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b05      	cmp	r3, #5
 8002840:	d80e      	bhi.n	8002860 <main+0x23c>
 8002842:	4b13      	ldr	r3, [pc, #76]	@ (8002890 <main+0x26c>)
 8002844:	789a      	ldrb	r2, [r3, #2]
 8002846:	78d9      	ldrb	r1, [r3, #3]
 8002848:	0209      	lsls	r1, r1, #8
 800284a:	430a      	orrs	r2, r1
 800284c:	7919      	ldrb	r1, [r3, #4]
 800284e:	0409      	lsls	r1, r1, #16
 8002850:	430a      	orrs	r2, r1
 8002852:	795b      	ldrb	r3, [r3, #5]
 8002854:	061b      	lsls	r3, r3, #24
 8002856:	4313      	orrs	r3, r2
 8002858:	001a      	movs	r2, r3
 800285a:	4b12      	ldr	r3, [pc, #72]	@ (80028a4 <main+0x280>)
 800285c:	429a      	cmp	r2, r3
 800285e:	d9e5      	bls.n	800282c <main+0x208>
			vGSM_eReadURCData_Exe();
 8002860:	f003 f99a 	bl	8005b98 <vGSM_eReadURCData_Exe>

			GSMHealth.bRIDetected = FALSE;
 8002864:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <main+0x274>)
 8002866:	2200      	movs	r2, #0
 8002868:	759a      	strb	r2, [r3, #22]
		}

		if (TIMERData.uiLEDCntr > 200)
 800286a:	4b08      	ldr	r3, [pc, #32]	@ (800288c <main+0x268>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002870:	d800      	bhi.n	8002874 <main+0x250>
 8002872:	e75c      	b.n	800272e <main+0x10a>
		{
			HAL_GPIO_TogglePin(MCU_LED_GPIO_Port, MCU_LED_Pin);
 8002874:	2380      	movs	r3, #128	@ 0x80
 8002876:	021a      	lsls	r2, r3, #8
 8002878:	23a0      	movs	r3, #160	@ 0xa0
 800287a:	05db      	lsls	r3, r3, #23
 800287c:	0011      	movs	r1, r2
 800287e:	0018      	movs	r0, r3
 8002880:	f006 f8ca 	bl	8008a18 <HAL_GPIO_TogglePin>
			TIMERData.uiLEDCntr = 0;
 8002884:	4b01      	ldr	r3, [pc, #4]	@ (800288c <main+0x268>)
 8002886:	2200      	movs	r2, #0
 8002888:	801a      	strh	r2, [r3, #0]
		vAPP_eFeedTheWDT_Exe();
 800288a:	e750      	b.n	800272e <main+0x10a>
 800288c:	200008f4 	.word	0x200008f4
 8002890:	20000d08 	.word	0x20000d08
 8002894:	20000920 	.word	0x20000920
 8002898:	20000e90 	.word	0x20000e90
 800289c:	00004650 	.word	0x00004650
 80028a0:	00007530 	.word	0x00007530
 80028a4:	000249ef 	.word	0x000249ef

080028a8 <HAL_GPIO_EXTI_Rising_Callback>:
		;
	}
}*/

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	0002      	movs	r2, r0
 80028b0:	1dbb      	adds	r3, r7, #6
 80028b2:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == IGN_IN_Pin)
 80028b4:	1dbb      	adds	r3, r7, #6
 80028b6:	881b      	ldrh	r3, [r3, #0]
 80028b8:	2b10      	cmp	r3, #16
 80028ba:	d10b      	bne.n	80028d4 <HAL_GPIO_EXTI_Rising_Callback+0x2c>
	{
		vAPP_iReadIgnStatus_Exe();
 80028bc:	f000 f908 	bl	8002ad0 <vAPP_iReadIgnStatus_Exe>

		for (int iCntr = 0; iCntr < 10000; iCntr++)
 80028c0:	2300      	movs	r3, #0
 80028c2:	60fb      	str	r3, [r7, #12]
 80028c4:	e002      	b.n	80028cc <HAL_GPIO_EXTI_Rising_Callback+0x24>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3301      	adds	r3, #1
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a0b      	ldr	r2, [pc, #44]	@ (80028fc <HAL_GPIO_EXTI_Rising_Callback+0x54>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	ddf8      	ble.n	80028c6 <HAL_GPIO_EXTI_Rising_Callback+0x1e>
		{
		 	;
		}
	}

	if (GPIO_Pin == GSM_RI_IN_Pin)
 80028d4:	1dbb      	adds	r3, r7, #6
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	2b04      	cmp	r3, #4
 80028da:	d10a      	bne.n	80028f2 <HAL_GPIO_EXTI_Rising_Callback+0x4a>
	{
		if (GSMHealth.uiRITimer > 110) // 120mS pulse
 80028dc:	4b08      	ldr	r3, [pc, #32]	@ (8002900 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 80028de:	7d1a      	ldrb	r2, [r3, #20]
 80028e0:	7d5b      	ldrb	r3, [r3, #21]
 80028e2:	021b      	lsls	r3, r3, #8
 80028e4:	4313      	orrs	r3, r2
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	2b6e      	cmp	r3, #110	@ 0x6e
 80028ea:	d902      	bls.n	80028f2 <HAL_GPIO_EXTI_Rising_Callback+0x4a>
		{
			GSMHealth.bRIDetected = TRUE;
 80028ec:	4b04      	ldr	r3, [pc, #16]	@ (8002900 <HAL_GPIO_EXTI_Rising_Callback+0x58>)
 80028ee:	2201      	movs	r2, #1
 80028f0:	759a      	strb	r2, [r3, #22]
		}
	}
}
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	46bd      	mov	sp, r7
 80028f6:	b004      	add	sp, #16
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	46c0      	nop			@ (mov r8, r8)
 80028fc:	0000270f 	.word	0x0000270f
 8002900:	20000e90 	.word	0x20000e90

08002904 <HAL_GPIO_EXTI_Falling_Callback>:
 * @brief  EXTI line detection callback.
 * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
 * @retval None
 */
void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	0002      	movs	r2, r0
 800290c:	1dbb      	adds	r3, r7, #6
 800290e:	801a      	strh	r2, [r3, #0]
	if (GPIO_Pin == IGN_IN_Pin)
 8002910:	1dbb      	adds	r3, r7, #6
 8002912:	881b      	ldrh	r3, [r3, #0]
 8002914:	2b10      	cmp	r3, #16
 8002916:	d10c      	bne.n	8002932 <HAL_GPIO_EXTI_Falling_Callback+0x2e>
	{
		APPData.bIgnStatus = OFF;
 8002918:	4b0e      	ldr	r3, [pc, #56]	@ (8002954 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 800291a:	2200      	movs	r2, #0
 800291c:	701a      	strb	r2, [r3, #0]

		for (int iCntr = 0; iCntr < 10000; iCntr++)
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
 8002922:	e002      	b.n	800292a <HAL_GPIO_EXTI_Falling_Callback+0x26>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	3301      	adds	r3, #1
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	4a0a      	ldr	r2, [pc, #40]	@ (8002958 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 800292e:	4293      	cmp	r3, r2
 8002930:	ddf8      	ble.n	8002924 <HAL_GPIO_EXTI_Falling_Callback+0x20>
		{
			;
		}
	}

	if (GPIO_Pin == GSM_RI_IN_Pin)
 8002932:	1dbb      	adds	r3, r7, #6
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	2b04      	cmp	r3, #4
 8002938:	d108      	bne.n	800294c <HAL_GPIO_EXTI_Falling_Callback+0x48>
	{
		GSMHealth.uiRITimer = 0;
 800293a:	4b08      	ldr	r3, [pc, #32]	@ (800295c <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 800293c:	7d1a      	ldrb	r2, [r3, #20]
 800293e:	2100      	movs	r1, #0
 8002940:	400a      	ands	r2, r1
 8002942:	751a      	strb	r2, [r3, #20]
 8002944:	7d5a      	ldrb	r2, [r3, #21]
 8002946:	2100      	movs	r1, #0
 8002948:	400a      	ands	r2, r1
 800294a:	755a      	strb	r2, [r3, #21]
	}
}
 800294c:	46c0      	nop			@ (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b004      	add	sp, #16
 8002952:	bd80      	pop	{r7, pc}
 8002954:	20000920 	.word	0x20000920
 8002958:	0000270f 	.word	0x0000270f
 800295c:	20000e90 	.word	0x20000e90

08002960 <vAPP_iReadLiveData_Exe>:
// Version	: -
// Author	: AK
// Date		: 15-12-2021
// ============================================================================
static void vAPP_iReadLiveData_Exe(void)
{
 8002960:	b590      	push	{r4, r7, lr}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
	bool bResp;

	vGPS_eReadGPSData_Exe();
 8002966:	f001 fb21 	bl	8003fac <vGPS_eReadGPSData_Exe>
	bResp = bGSM_eReadRTC_Exe(TIMERData.cRTC);
 800296a:	1dfc      	adds	r4, r7, #7
 800296c:	4b09      	ldr	r3, [pc, #36]	@ (8002994 <vAPP_iReadLiveData_Exe+0x34>)
 800296e:	0018      	movs	r0, r3
 8002970:	f002 fe48 	bl	8005604 <bGSM_eReadRTC_Exe>
 8002974:	0003      	movs	r3, r0
 8002976:	7023      	strb	r3, [r4, #0]
	TIMERData.bRTCStatus = bResp;
 8002978:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <vAPP_iReadLiveData_Exe+0x38>)
 800297a:	1dfa      	adds	r2, r7, #7
 800297c:	212b      	movs	r1, #43	@ 0x2b
 800297e:	7812      	ldrb	r2, [r2, #0]
 8002980:	545a      	strb	r2, [r3, r1]

	vAPP_iReadIgnStatus_Exe();
 8002982:	f000 f8a5 	bl	8002ad0 <vAPP_iReadIgnStatus_Exe>
	ucGSM_eReadSignalStrength_Exe();
 8002986:	f002 fd5d 	bl	8005444 <ucGSM_eReadSignalStrength_Exe>
}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	46bd      	mov	sp, r7
 800298e:	b003      	add	sp, #12
 8002990:	bd90      	pop	{r4, r7, pc}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	2000090a 	.word	0x2000090a
 8002998:	200008f4 	.word	0x200008f4

0800299c <vAPP_iSendLiveModeData_Exe>:
// Version	: -
// Author		: AK
// Date		: 15-12-2021
// ============================================================================
static void vAPP_iSendLiveModeData_Exe(void)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
	bool bResp;

	vAPP_iReadLiveData_Exe();
 80029a2:	f7ff ffdd 	bl	8002960 <vAPP_iReadLiveData_Exe>

	memset(cAPP_eGPSDataBuffer, 0, sizeof(cAPP_eGPSDataBuffer));
 80029a6:	23e1      	movs	r3, #225	@ 0xe1
 80029a8:	009a      	lsls	r2, r3, #2
 80029aa:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <vAPP_iSendLiveModeData_Exe+0x4c>)
 80029ac:	2100      	movs	r1, #0
 80029ae:	0018      	movs	r0, r3
 80029b0:	f00b f93c 	bl	800dc2c <memset>
  vGEN_eParseData_Exe1(cAPP_eGPSDataBuffer);                      //187
	  vGEN_eParseData_Exe2(cAPP_eGPSDataBuffer);                  //139
  vGEN_eParseData_Exe3(cAPP_eGPSDataBuffer);               //164
  vGEN_eParseData_Exe4(cAPP_eGPSDataBuffer);              //86
	*/
	vGEN_eLoadAndParseData_Exe(cAPP_eGPSDataBuffer);
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <vAPP_iSendLiveModeData_Exe+0x4c>)
 80029b6:	0018      	movs	r0, r3
 80029b8:	f001 f88a 	bl	8003ad0 <vGEN_eLoadAndParseData_Exe>
		 }
	 }

   bResp = bAPP_iSendDataOverSocket_Exe(cDataBuff + offset, bytesToSend);*/

	bResp = bAPP_iSendDataOverSocket_Exe(cAPP_eGPSDataBuffer);
 80029bc:	1dfc      	adds	r4, r7, #7
 80029be:	4b0a      	ldr	r3, [pc, #40]	@ (80029e8 <vAPP_iSendLiveModeData_Exe+0x4c>)
 80029c0:	0018      	movs	r0, r3
 80029c2:	f000 f815 	bl	80029f0 <bAPP_iSendDataOverSocket_Exe>
 80029c6:	0003      	movs	r3, r0
 80029c8:	7023      	strb	r3, [r4, #0]
	if (bResp == TRUE)
 80029ca:	1dfb      	adds	r3, r7, #7
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d005      	beq.n	80029de <vAPP_iSendLiveModeData_Exe+0x42>
	{
		APPData.uiMsgCntr++;
 80029d2:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <vAPP_iSendLiveModeData_Exe+0x50>)
 80029d4:	885b      	ldrh	r3, [r3, #2]
 80029d6:	3301      	adds	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	4b04      	ldr	r3, [pc, #16]	@ (80029ec <vAPP_iSendLiveModeData_Exe+0x50>)
 80029dc:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		;
	}
}
 80029de:	46c0      	nop			@ (mov r8, r8)
 80029e0:	46bd      	mov	sp, r7
 80029e2:	b003      	add	sp, #12
 80029e4:	bd90      	pop	{r4, r7, pc}
 80029e6:	46c0      	nop			@ (mov r8, r8)
 80029e8:	20000514 	.word	0x20000514
 80029ec:	20000920 	.word	0x20000920

080029f0 <bAPP_iSendDataOverSocket_Exe>:
// Version	: -
// Author		: AK
// Date		: 31-01-2022
// ============================================================================
static bool bAPP_iSendDataOverSocket_Exe(char *cDataBuff)
{
 80029f0:	b590      	push	{r4, r7, lr}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
	bool bStatus;
	uint8_t ucTry = 0;
 80029f8:	210e      	movs	r1, #14
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	2200      	movs	r2, #0
 80029fe:	701a      	strb	r2, [r3, #0]
	uint16_t uiLen;

	ucTry = 0;
 8002a00:	187b      	adds	r3, r7, r1
 8002a02:	2200      	movs	r2, #0
 8002a04:	701a      	strb	r2, [r3, #0]
	bStatus = FALSE;
 8002a06:	230f      	movs	r3, #15
 8002a08:	18fb      	adds	r3, r7, r3
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
	do
	{
		vGSM_eCheckAndMakeSocket_Exe();
 8002a0e:	f002 fedf 	bl	80057d0 <vGSM_eCheckAndMakeSocket_Exe>
		if (GSMHealth.bSocketStatus == SOCKET_ACTIVE)
 8002a12:	4b2e      	ldr	r3, [pc, #184]	@ (8002acc <bAPP_iSendDataOverSocket_Exe+0xdc>)
 8002a14:	7c5b      	ldrb	r3, [r3, #17]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d012      	beq.n	8002a40 <bAPP_iSendDataOverSocket_Exe+0x50>
		{
			uiLen = strlen(cDataBuff);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	f7fd fb71 	bl	8000104 <strlen>
 8002a22:	0002      	movs	r2, r0
 8002a24:	210c      	movs	r1, #12
 8002a26:	187b      	adds	r3, r7, r1
 8002a28:	801a      	strh	r2, [r3, #0]
			bStatus = bGSM_eSendDataOnSocket_Exe(uiLen, cDataBuff);
 8002a2a:	230f      	movs	r3, #15
 8002a2c:	18fc      	adds	r4, r7, r3
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	187b      	adds	r3, r7, r1
 8002a32:	881b      	ldrh	r3, [r3, #0]
 8002a34:	0011      	movs	r1, r2
 8002a36:	0018      	movs	r0, r3
 8002a38:	f003 f80c 	bl	8005a54 <bGSM_eSendDataOnSocket_Exe>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	7023      	strb	r3, [r4, #0]
		}
		else
		{
			;
		}
		ucTry++;
 8002a40:	210e      	movs	r1, #14
 8002a42:	187b      	adds	r3, r7, r1
 8002a44:	781a      	ldrb	r2, [r3, #0]
 8002a46:	187b      	adds	r3, r7, r1
 8002a48:	3201      	adds	r2, #1
 8002a4a:	701a      	strb	r2, [r3, #0]
	} while ((bStatus == FALSE) && (ucTry < 3));
 8002a4c:	230f      	movs	r3, #15
 8002a4e:	18fb      	adds	r3, r7, r3
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	2201      	movs	r2, #1
 8002a54:	4053      	eors	r3, r2
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <bAPP_iSendDataOverSocket_Exe+0x74>
 8002a5c:	187b      	adds	r3, r7, r1
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d9d4      	bls.n	8002a0e <bAPP_iSendDataOverSocket_Exe+0x1e>

	if (bStatus == FALSE)
 8002a64:	240f      	movs	r4, #15
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	4053      	eors	r3, r2
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01a      	beq.n	8002aaa <bAPP_iSendDataOverSocket_Exe+0xba>
	{
		vGSM_eCloseSocket_Exe();
 8002a74:	f002 ffc0 	bl	80059f8 <vGSM_eCloseSocket_Exe>
		vGSM_eCheckAndMakeSocket_Exe();
 8002a78:	f002 feaa 	bl	80057d0 <vGSM_eCheckAndMakeSocket_Exe>
		if (GSMHealth.bSocketStatus == SOCKET_ACTIVE)
 8002a7c:	4b13      	ldr	r3, [pc, #76]	@ (8002acc <bAPP_iSendDataOverSocket_Exe+0xdc>)
 8002a7e:	7c5b      	ldrb	r3, [r3, #17]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d01b      	beq.n	8002abc <bAPP_iSendDataOverSocket_Exe+0xcc>
		{
			uiLen = strlen(cDataBuff);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	0018      	movs	r0, r3
 8002a88:	f7fd fb3c 	bl	8000104 <strlen>
 8002a8c:	0002      	movs	r2, r0
 8002a8e:	210c      	movs	r1, #12
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	801a      	strh	r2, [r3, #0]
			bStatus = bGSM_eSendDataOnSocket_Exe(uiLen, cDataBuff);
 8002a94:	193c      	adds	r4, r7, r4
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	187b      	adds	r3, r7, r1
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	0011      	movs	r1, r2
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	f002 ffd8 	bl	8005a54 <bGSM_eSendDataOnSocket_Exe>
 8002aa4:	0003      	movs	r3, r0
 8002aa6:	7023      	strb	r3, [r4, #0]
 8002aa8:	e008      	b.n	8002abc <bAPP_iSendDataOverSocket_Exe+0xcc>
			;
		}
	}
	else
	{
		GSMHealth.ucNoResponseCntr = 0;
 8002aaa:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <bAPP_iSendDataOverSocket_Exe+0xdc>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
		GSMHealth.ucErrorCntr = 0;
 8002ab0:	4b06      	ldr	r3, [pc, #24]	@ (8002acc <bAPP_iSendDataOverSocket_Exe+0xdc>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	709a      	strb	r2, [r3, #2]
		GSMHealth.ucNoSocketCntr = 0;
 8002ab6:	4b05      	ldr	r3, [pc, #20]	@ (8002acc <bAPP_iSendDataOverSocket_Exe+0xdc>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	705a      	strb	r2, [r3, #1]

//		vAPP_eWriteMsgCntrInEEPROM_Exe();
	}

	return bStatus;
 8002abc:	230f      	movs	r3, #15
 8002abe:	18fb      	adds	r3, r7, r3
 8002ac0:	781b      	ldrb	r3, [r3, #0]
}
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b005      	add	sp, #20
 8002ac8:	bd90      	pop	{r4, r7, pc}
 8002aca:	46c0      	nop			@ (mov r8, r8)
 8002acc:	20000e90 	.word	0x20000e90

08002ad0 <vAPP_iReadIgnStatus_Exe>:
//	vEEPROM_eWriteByte_Exe(EEPROM_ADDR_MSGCOUNTER, (APPData.uiMsgCntr >> 8)); // Write Upper 8 Bit
//	vEEPROM_eWriteByte_Exe(EEPROM_ADDR_MSGCOUNTER + 1, APPData.uiMsgCntr);	  // Write Lower 8 Bit
}

static void vAPP_iReadIgnStatus_Exe(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
	APPData.bIgnStatus = HAL_GPIO_ReadPin(IGN_IN_GPIO_Port, IGN_IN_Pin);
 8002ad4:	4b06      	ldr	r3, [pc, #24]	@ (8002af0 <vAPP_iReadIgnStatus_Exe+0x20>)
 8002ad6:	2110      	movs	r1, #16
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f005 ff63 	bl	80089a4 <HAL_GPIO_ReadPin>
 8002ade:	0003      	movs	r3, r0
 8002ae0:	1e5a      	subs	r2, r3, #1
 8002ae2:	4193      	sbcs	r3, r2
 8002ae4:	b2da      	uxtb	r2, r3
 8002ae6:	4b03      	ldr	r3, [pc, #12]	@ (8002af4 <vAPP_iReadIgnStatus_Exe+0x24>)
 8002ae8:	701a      	strb	r2, [r3, #0]
}
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	50000400 	.word	0x50000400
 8002af4:	20000920 	.word	0x20000920

08002af8 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8002af8:	b590      	push	{r4, r7, lr}
 8002afa:	b095      	sub	sp, #84	@ 0x54
 8002afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002afe:	2414      	movs	r4, #20
 8002b00:	193b      	adds	r3, r7, r4
 8002b02:	0018      	movs	r0, r3
 8002b04:	233c      	movs	r3, #60	@ 0x3c
 8002b06:	001a      	movs	r2, r3
 8002b08:	2100      	movs	r1, #0
 8002b0a:	f00b f88f 	bl	800dc2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	0018      	movs	r0, r3
 8002b12:	2310      	movs	r3, #16
 8002b14:	001a      	movs	r2, r3
 8002b16:	2100      	movs	r1, #0
 8002b18:	f00b f888 	bl	800dc2c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b1c:	2380      	movs	r3, #128	@ 0x80
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	0018      	movs	r0, r3
 8002b22:	f006 fe85 	bl	8009830 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002b26:	193b      	adds	r3, r7, r4
 8002b28:	220a      	movs	r2, #10
 8002b2a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b2c:	193b      	adds	r3, r7, r4
 8002b2e:	2280      	movs	r2, #128	@ 0x80
 8002b30:	0052      	lsls	r2, r2, #1
 8002b32:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002b34:	0021      	movs	r1, r4
 8002b36:	187b      	adds	r3, r7, r1
 8002b38:	2200      	movs	r2, #0
 8002b3a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b3c:	187b      	adds	r3, r7, r1
 8002b3e:	2240      	movs	r2, #64	@ 0x40
 8002b40:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002b42:	187b      	adds	r3, r7, r1
 8002b44:	2201      	movs	r2, #1
 8002b46:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b48:	187b      	adds	r3, r7, r1
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b4e:	187b      	adds	r3, r7, r1
 8002b50:	2202      	movs	r2, #2
 8002b52:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002b54:	187b      	adds	r3, r7, r1
 8002b56:	2200      	movs	r2, #0
 8002b58:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002b5a:	187b      	adds	r3, r7, r1
 8002b5c:	2208      	movs	r2, #8
 8002b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002b60:	187b      	adds	r3, r7, r1
 8002b62:	22c0      	movs	r2, #192	@ 0xc0
 8002b64:	02d2      	lsls	r2, r2, #11
 8002b66:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b68:	187b      	adds	r3, r7, r1
 8002b6a:	2280      	movs	r2, #128	@ 0x80
 8002b6c:	0492      	lsls	r2, r2, #18
 8002b6e:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	2280      	movs	r2, #128	@ 0x80
 8002b74:	0592      	lsls	r2, r2, #22
 8002b76:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b78:	187b      	adds	r3, r7, r1
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f006 fea4 	bl	80098c8 <HAL_RCC_OscConfig>
 8002b80:	1e03      	subs	r3, r0, #0
 8002b82:	d001      	beq.n	8002b88 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002b84:	f000 f8ba 	bl	8002cfc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b88:	1d3b      	adds	r3, r7, #4
 8002b8a:	2207      	movs	r2, #7
 8002b8c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b8e:	1d3b      	adds	r3, r7, #4
 8002b90:	2202      	movs	r2, #2
 8002b92:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b94:	1d3b      	adds	r3, r7, #4
 8002b96:	2200      	movs	r2, #0
 8002b98:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ba0:	1d3b      	adds	r3, r7, #4
 8002ba2:	2102      	movs	r1, #2
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f007 f9ef 	bl	8009f88 <HAL_RCC_ClockConfig>
 8002baa:	1e03      	subs	r3, r0, #0
 8002bac:	d001      	beq.n	8002bb2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002bae:	f000 f8a5 	bl	8002cfc <Error_Handler>
  }
}
 8002bb2:	46c0      	nop			@ (mov r8, r8)
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b015      	add	sp, #84	@ 0x54
 8002bb8:	bd90      	pop	{r4, r7, pc}
	...

08002bbc <MX_IWDG_Init>:

static void MX_IWDG_Init(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <MX_IWDG_Init+0x34>)
 8002bc2:	4a0c      	ldr	r2, [pc, #48]	@ (8002bf4 <MX_IWDG_Init+0x38>)
 8002bc4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <MX_IWDG_Init+0x34>)
 8002bc8:	2204      	movs	r2, #4
 8002bca:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8002bcc:	4b08      	ldr	r3, [pc, #32]	@ (8002bf0 <MX_IWDG_Init+0x34>)
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <MX_IWDG_Init+0x3c>)
 8002bd0:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8002bd2:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <MX_IWDG_Init+0x34>)
 8002bd4:	4a08      	ldr	r2, [pc, #32]	@ (8002bf8 <MX_IWDG_Init+0x3c>)
 8002bd6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002bd8:	4b05      	ldr	r3, [pc, #20]	@ (8002bf0 <MX_IWDG_Init+0x34>)
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f006 fdc6 	bl	800976c <HAL_IWDG_Init>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d001      	beq.n	8002be8 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8002be4:	f000 f88a 	bl	8002cfc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */
}
 8002be8:	46c0      	nop			@ (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	46c0      	nop			@ (mov r8, r8)
 8002bf0:	20000898 	.word	0x20000898
 8002bf4:	40003000 	.word	0x40003000
 8002bf8:	00000fff 	.word	0x00000fff

08002bfc <vAPP_eFeedTheWDT_Exe>:

void vAPP_eFeedTheWDT_Exe(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 8002c00:	4b03      	ldr	r3, [pc, #12]	@ (8002c10 <vAPP_eFeedTheWDT_Exe+0x14>)
 8002c02:	0018      	movs	r0, r3
 8002c04:	f006 fe04 	bl	8009810 <HAL_IWDG_Refresh>
}
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	46c0      	nop			@ (mov r8, r8)
 8002c10:	20000898 	.word	0x20000898

08002c14 <vAPP_iInit>:

static void vAPP_iInit(void)
{
 8002c14:	b590      	push	{r4, r7, lr}
 8002c16:	b089      	sub	sp, #36	@ 0x24
 8002c18:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c1a:	240c      	movs	r4, #12
 8002c1c:	193b      	adds	r3, r7, r4
 8002c1e:	0018      	movs	r0, r3
 8002c20:	2314      	movs	r3, #20
 8002c22:	001a      	movs	r2, r3
 8002c24:	2100      	movs	r1, #0
 8002c26:	f00b f801 	bl	800dc2c <memset>

	// GPIO Ports Clock Enable
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	4b32      	ldr	r3, [pc, #200]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c2e:	4b31      	ldr	r3, [pc, #196]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c30:	2101      	movs	r1, #1
 8002c32:	430a      	orrs	r2, r1
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c36:	4b2f      	ldr	r3, [pc, #188]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	60bb      	str	r3, [r7, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c42:	4b2c      	ldr	r3, [pc, #176]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c46:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c48:	2102      	movs	r1, #2
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c4e:	4b29      	ldr	r3, [pc, #164]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c52:	2202      	movs	r2, #2
 8002c54:	4013      	ands	r3, r2
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002c5a:	4b26      	ldr	r3, [pc, #152]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c5e:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c60:	2104      	movs	r1, #4
 8002c62:	430a      	orrs	r2, r1
 8002c64:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c66:	4b23      	ldr	r3, [pc, #140]	@ (8002cf4 <vAPP_iInit+0xe0>)
 8002c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
//	__HAL_RCC_GPIOD_CLK_ENABLE();

	// Configure GPIO pin Output Level
	HAL_GPIO_WritePin(MCU_LED_GPIO_Port, MCU_LED_Pin, GPIO_PIN_RESET);
 8002c72:	2380      	movs	r3, #128	@ 0x80
 8002c74:	0219      	lsls	r1, r3, #8
 8002c76:	23a0      	movs	r3, #160	@ 0xa0
 8002c78:	05db      	lsls	r3, r3, #23
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f005 feae 	bl	80089de <HAL_GPIO_WritePin>

	// Configure GPIO pins : MCU_LED_Pin
	GPIO_InitStruct.Pin = MCU_LED_Pin;
 8002c82:	193b      	adds	r3, r7, r4
 8002c84:	2280      	movs	r2, #128	@ 0x80
 8002c86:	0212      	lsls	r2, r2, #8
 8002c88:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c8a:	193b      	adds	r3, r7, r4
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	193b      	adds	r3, r7, r4
 8002c92:	2200      	movs	r2, #0
 8002c94:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c96:	193b      	adds	r3, r7, r4
 8002c98:	2200      	movs	r2, #0
 8002c9a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(MCU_LED_GPIO_Port, &GPIO_InitStruct);
 8002c9c:	193a      	adds	r2, r7, r4
 8002c9e:	23a0      	movs	r3, #160	@ 0xa0
 8002ca0:	05db      	lsls	r3, r3, #23
 8002ca2:	0011      	movs	r1, r2
 8002ca4:	0018      	movs	r0, r3
 8002ca6:	f005 fc39 	bl	800851c <HAL_GPIO_Init>

	// Configure GPIO pins : IGN_INP_Pin
	GPIO_InitStruct.Pin = IGN_IN_Pin;
 8002caa:	0021      	movs	r1, r4
 8002cac:	187b      	adds	r3, r7, r1
 8002cae:	2210      	movs	r2, #16
 8002cb0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002cb2:	187b      	adds	r3, r7, r1
 8002cb4:	22c4      	movs	r2, #196	@ 0xc4
 8002cb6:	0392      	lsls	r2, r2, #14
 8002cb8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	187b      	adds	r3, r7, r1
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(IGN_IN_GPIO_Port, &GPIO_InitStruct);
 8002cc0:	187b      	adds	r3, r7, r1
 8002cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf8 <vAPP_iInit+0xe4>)
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	0010      	movs	r0, r2
 8002cc8:	f005 fc28 	bl	800851c <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002ccc:	2200      	movs	r2, #0
 8002cce:	2100      	movs	r1, #0
 8002cd0:	2006      	movs	r0, #6
 8002cd2:	f004 fb6b 	bl	80073ac <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002cd6:	2006      	movs	r0, #6
 8002cd8:	f004 fb7d 	bl	80073d6 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2100      	movs	r1, #0
 8002ce0:	2007      	movs	r0, #7
 8002ce2:	f004 fb63 	bl	80073ac <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002ce6:	2007      	movs	r0, #7
 8002ce8:	f004 fb75 	bl	80073d6 <HAL_NVIC_EnableIRQ>
}
 8002cec:	46c0      	nop			@ (mov r8, r8)
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b009      	add	sp, #36	@ 0x24
 8002cf2:	bd90      	pop	{r4, r7, pc}
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	50000400 	.word	0x50000400

08002cfc <Error_Handler>:
  HAL_TIM_MspPostInit(&htim2);

}

void Error_Handler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d00:	b672      	cpsid	i
}
 8002d02:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d04:	46c0      	nop			@ (mov r8, r8)
 8002d06:	e7fd      	b.n	8002d04 <Error_Handler+0x8>

08002d08 <MX_FDCAN1_Init>:
uint8_t	ucCAN_eRxData[8] 	 = {0, 0, 0, 0, 0, 0, 0, 0};
uint8_t ucCAN_eTxData[8] 	 = {0, 0, 0, 0, 0, 0, 0, 0};
uint32_t ulFTP_eTxCANID;

static void MX_FDCAN1_Init(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002d0c:	4b20      	ldr	r3, [pc, #128]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d0e:	4a21      	ldr	r2, [pc, #132]	@ (8002d94 <MX_FDCAN1_Init+0x8c>)
 8002d10:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002d12:	4b1f      	ldr	r3, [pc, #124]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002d18:	4b1d      	ldr	r3, [pc, #116]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d26:	2201      	movs	r2, #1
 8002d28:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8002d2a:	4b19      	ldr	r3, [pc, #100]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002d30:	4b17      	ldr	r3, [pc, #92]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 8002d36:	4b16      	ldr	r3, [pc, #88]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d38:	2208      	movs	r2, #8
 8002d3a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 8002d3c:	4b14      	ldr	r3, [pc, #80]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d3e:	2210      	movs	r2, #16
 8002d40:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 12;
 8002d42:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d44:	220c      	movs	r2, #12
 8002d46:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8002d48:	4b11      	ldr	r3, [pc, #68]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002d4e:	4b10      	ldr	r3, [pc, #64]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d50:	2201      	movs	r2, #1
 8002d52:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8002d54:	4b0e      	ldr	r3, [pc, #56]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d56:	2204      	movs	r2, #4
 8002d58:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d5c:	2205      	movs	r2, #5
 8002d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 8002d60:	4b0b      	ldr	r3, [pc, #44]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d62:	2204      	movs	r2, #4
 8002d64:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8002d66:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002d6c:	4b08      	ldr	r3, [pc, #32]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002d72:	4b07      	ldr	r3, [pc, #28]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002d78:	4b05      	ldr	r3, [pc, #20]	@ (8002d90 <MX_FDCAN1_Init+0x88>)
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f004 fe0a 	bl	8007994 <HAL_FDCAN_Init>
 8002d80:	1e03      	subs	r3, r0, #0
 8002d82:	d001      	beq.n	8002d88 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8002d84:	f7ff ffba 	bl	8002cfc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002d88:	46c0      	nop			@ (mov r8, r8)
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	200009a4 	.word	0x200009a4
 8002d94:	40006400 	.word	0x40006400

08002d98 <vCAN_eInit>:
// Version		: -
// Author		: AK
// Date			: 05-12-2018
// ============================================================================
void vCAN_eInit(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
	MX_FDCAN1_Init();
 8002d9c:	f7ff ffb4 	bl	8002d08 <MX_FDCAN1_Init>

	CANData.ucCurrentCANId		= 0;
 8002da0:	4b7d      	ldr	r3, [pc, #500]	@ (8002f98 <vCAN_eInit+0x200>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	701a      	strb	r2, [r3, #0]

	CANData.uiBattVolt			= 0;
 8002da6:	4b7c      	ldr	r3, [pc, #496]	@ (8002f98 <vCAN_eInit+0x200>)
 8002da8:	3317      	adds	r3, #23
 8002daa:	781a      	ldrb	r2, [r3, #0]
 8002dac:	2100      	movs	r1, #0
 8002dae:	400a      	ands	r2, r1
 8002db0:	701a      	strb	r2, [r3, #0]
 8002db2:	785a      	ldrb	r2, [r3, #1]
 8002db4:	2100      	movs	r1, #0
 8002db6:	400a      	ands	r2, r1
 8002db8:	705a      	strb	r2, [r3, #1]
	CANData.bCurrPol			= 0;	// 0 - Positive, 1 - Negative
 8002dba:	4b77      	ldr	r3, [pc, #476]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	765a      	strb	r2, [r3, #25]
	CANData.uiBattCurrent		= 0;
 8002dc0:	4b75      	ldr	r3, [pc, #468]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	835a      	strh	r2, [r3, #26]
	CANData.ucBattStateFlag		= 0;
 8002dc6:	4b74      	ldr	r3, [pc, #464]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	771a      	strb	r2, [r3, #28]
	CANData.ucBattType			= 3;
 8002dcc:	4b72      	ldr	r3, [pc, #456]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dce:	2203      	movs	r2, #3
 8002dd0:	775a      	strb	r2, [r3, #29]
	CANData.ucBattSOC			= 0;
 8002dd2:	4b71      	ldr	r3, [pc, #452]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dd4:	2233      	movs	r2, #51	@ 0x33
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	5499      	strb	r1, [r3, r2]
	CANData.cBattSOC[0]			= 0;
 8002dda:	4b6f      	ldr	r3, [pc, #444]	@ (8002f98 <vCAN_eInit+0x200>)
 8002ddc:	2234      	movs	r2, #52	@ 0x34
 8002dde:	2100      	movs	r1, #0
 8002de0:	5499      	strb	r1, [r3, r2]
	CANData.ucBattSOH			= 0;
 8002de2:	4b6d      	ldr	r3, [pc, #436]	@ (8002f98 <vCAN_eInit+0x200>)
 8002de4:	2237      	movs	r2, #55	@ 0x37
 8002de6:	2100      	movs	r1, #0
 8002de8:	5499      	strb	r1, [r3, r2]
	CANData.uiNumOfCycles		= 0;
 8002dea:	4b6b      	ldr	r3, [pc, #428]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	871a      	strh	r2, [r3, #56]	@ 0x38

	CANData.ucVehMode			= 1;
 8002df0:	4b69      	ldr	r3, [pc, #420]	@ (8002f98 <vCAN_eInit+0x200>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	779a      	strb	r2, [r3, #30]
	CANData.ucVehModePrev		= 0;
 8002df6:	4b68      	ldr	r3, [pc, #416]	@ (8002f98 <vCAN_eInit+0x200>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	77da      	strb	r2, [r3, #31]
	CANData.uiRPM				= 0;
 8002dfc:	4b66      	ldr	r3, [pc, #408]	@ (8002f98 <vCAN_eInit+0x200>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	841a      	strh	r2, [r3, #32]
	CANData.cRPM[0]				= 0;
 8002e02:	4b65      	ldr	r3, [pc, #404]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e04:	2222      	movs	r2, #34	@ 0x22
 8002e06:	2100      	movs	r1, #0
 8002e08:	5499      	strb	r1, [r3, r2]
	CANData.ucSpeedInkmph		= 0;
 8002e0a:	4b63      	ldr	r3, [pc, #396]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e0c:	2226      	movs	r2, #38	@ 0x26
 8002e0e:	2100      	movs	r1, #0
 8002e10:	5499      	strb	r1, [r3, r2]
	CANData.ucSpeedInmiph		= 0;
 8002e12:	4b61      	ldr	r3, [pc, #388]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e14:	2227      	movs	r2, #39	@ 0x27
 8002e16:	2100      	movs	r1, #0
 8002e18:	5499      	strb	r1, [r3, r2]
	CANData.cSpeed[0]			= 0;
 8002e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e1c:	2228      	movs	r2, #40	@ 0x28
 8002e1e:	2100      	movs	r1, #0
 8002e20:	5499      	strb	r1, [r3, r2]
	CANData.ucControllerTemp	= 0;
 8002e22:	4b5d      	ldr	r3, [pc, #372]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e24:	222e      	movs	r2, #46	@ 0x2e
 8002e26:	2100      	movs	r1, #0
 8002e28:	5499      	strb	r1, [r3, r2]
	CANData.ucControllerErr1	= 0;
 8002e2a:	4b5b      	ldr	r3, [pc, #364]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e2c:	222f      	movs	r2, #47	@ 0x2f
 8002e2e:	2100      	movs	r1, #0
 8002e30:	5499      	strb	r1, [r3, r2]
	CANData.ucControllerErr2	= 0;
 8002e32:	4b59      	ldr	r3, [pc, #356]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e34:	2230      	movs	r2, #48	@ 0x30
 8002e36:	2100      	movs	r1, #0
 8002e38:	5499      	strb	r1, [r3, r2]

	CANData.uiFullChgAH			= 0;
 8002e3a:	4b57      	ldr	r3, [pc, #348]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	875a      	strh	r2, [r3, #58]	@ 0x3a
	CANData.uiResidualAH		= 0;
 8002e40:	4b55      	ldr	r3, [pc, #340]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	879a      	strh	r2, [r3, #60]	@ 0x3c
//	CANData.uiResidualEnergy	= 0;
	CANData.uiTimeToCharge		= 0;
 8002e46:	4b54      	ldr	r3, [pc, #336]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e48:	2242      	movs	r2, #66	@ 0x42
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	5299      	strh	r1, [r3, r2]

	CELLData.uiCellMinVolt		= 0;
 8002e4e:	4b53      	ldr	r3, [pc, #332]	@ (8002f9c <vCAN_eInit+0x204>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	855a      	strh	r2, [r3, #42]	@ 0x2a
	CELLData.uiCellMaxVolt		= 0;
 8002e54:	4b51      	ldr	r3, [pc, #324]	@ (8002f9c <vCAN_eInit+0x204>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	859a      	strh	r2, [r3, #44]	@ 0x2c

	CANData.ucBattCellMinTemp	= 0;
 8002e5a:	4b4f      	ldr	r3, [pc, #316]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e5c:	2248      	movs	r2, #72	@ 0x48
 8002e5e:	2100      	movs	r1, #0
 8002e60:	5499      	strb	r1, [r3, r2]
	CANData.ucBattCellMaxTemp	= 0;
 8002e62:	4b4d      	ldr	r3, [pc, #308]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e64:	2249      	movs	r2, #73	@ 0x49
 8002e66:	2100      	movs	r1, #0
 8002e68:	5499      	strb	r1, [r3, r2]
	CANData.ucBattMOSTemp		= 0;
 8002e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e6c:	224d      	movs	r2, #77	@ 0x4d
 8002e6e:	2100      	movs	r1, #0
 8002e70:	5499      	strb	r1, [r3, r2]
	CANData.ucBattAmbientTemp	= 0;
 8002e72:	4b49      	ldr	r3, [pc, #292]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e74:	224e      	movs	r2, #78	@ 0x4e
 8002e76:	2100      	movs	r1, #0
 8002e78:	5499      	strb	r1, [r3, r2]

	CANData.ucBattErr1			= 0;
 8002e7a:	4b47      	ldr	r3, [pc, #284]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e7c:	224f      	movs	r2, #79	@ 0x4f
 8002e7e:	2100      	movs	r1, #0
 8002e80:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr2			= 0;
 8002e82:	4b45      	ldr	r3, [pc, #276]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e84:	2250      	movs	r2, #80	@ 0x50
 8002e86:	2100      	movs	r1, #0
 8002e88:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr3			= 0;
 8002e8a:	4b43      	ldr	r3, [pc, #268]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e8c:	2251      	movs	r2, #81	@ 0x51
 8002e8e:	2100      	movs	r1, #0
 8002e90:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr4			= 0;
 8002e92:	4b41      	ldr	r3, [pc, #260]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e94:	2252      	movs	r2, #82	@ 0x52
 8002e96:	2100      	movs	r1, #0
 8002e98:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr5			= 0;
 8002e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f98 <vCAN_eInit+0x200>)
 8002e9c:	2253      	movs	r2, #83	@ 0x53
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr6			= 0;
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	@ (8002f98 <vCAN_eInit+0x200>)
 8002ea4:	2254      	movs	r2, #84	@ 0x54
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr7			= 0;
 8002eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8002f98 <vCAN_eInit+0x200>)
 8002eac:	2255      	movs	r2, #85	@ 0x55
 8002eae:	2100      	movs	r1, #0
 8002eb0:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr8			= 0;
 8002eb2:	4b39      	ldr	r3, [pc, #228]	@ (8002f98 <vCAN_eInit+0x200>)
 8002eb4:	2256      	movs	r2, #86	@ 0x56
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	5499      	strb	r1, [r3, r2]
	CANData.ucBattErr9			= 0;
 8002eba:	4b37      	ldr	r3, [pc, #220]	@ (8002f98 <vCAN_eInit+0x200>)
 8002ebc:	2257      	movs	r2, #87	@ 0x57
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	5499      	strb	r1, [r3, r2]

	CANData.ucClusterErr1		= 0;
 8002ec2:	4b35      	ldr	r3, [pc, #212]	@ (8002f98 <vCAN_eInit+0x200>)
 8002ec4:	2258      	movs	r2, #88	@ 0x58
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]
	CANData.ucChargerErr1		= 0;
 8002eca:	4b33      	ldr	r3, [pc, #204]	@ (8002f98 <vCAN_eInit+0x200>)
 8002ecc:	2259      	movs	r2, #89	@ 0x59
 8002ece:	2100      	movs	r1, #0
 8002ed0:	5499      	strb	r1, [r3, r2]

	CANStatus.ucImmobErr		= 0;
 8002ed2:	4b33      	ldr	r3, [pc, #204]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	70da      	strb	r2, [r3, #3]

	CANStatus.bImmobCANStatus 	= false;
 8002ed8:	4b31      	ldr	r3, [pc, #196]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002eda:	785a      	ldrb	r2, [r3, #1]
 8002edc:	217f      	movs	r1, #127	@ 0x7f
 8002ede:	400a      	ands	r2, r1
 8002ee0:	705a      	strb	r2, [r3, #1]
	CANStatus.bContCANStatus1 	= false;
 8002ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002ee4:	791a      	ldrb	r2, [r3, #4]
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	438a      	bics	r2, r1
 8002eea:	711a      	strb	r2, [r3, #4]
	CANStatus.bContCANStatus2 	= false;
 8002eec:	4b2c      	ldr	r3, [pc, #176]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002eee:	791a      	ldrb	r2, [r3, #4]
 8002ef0:	2102      	movs	r1, #2
 8002ef2:	438a      	bics	r2, r1
 8002ef4:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus1 	= false;
 8002ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002ef8:	791a      	ldrb	r2, [r3, #4]
 8002efa:	2104      	movs	r1, #4
 8002efc:	438a      	bics	r2, r1
 8002efe:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus2 	= false;
 8002f00:	4b27      	ldr	r3, [pc, #156]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f02:	791a      	ldrb	r2, [r3, #4]
 8002f04:	2108      	movs	r1, #8
 8002f06:	438a      	bics	r2, r1
 8002f08:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus3 	= false;
 8002f0a:	4b25      	ldr	r3, [pc, #148]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f0c:	791a      	ldrb	r2, [r3, #4]
 8002f0e:	2110      	movs	r1, #16
 8002f10:	438a      	bics	r2, r1
 8002f12:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus4 	= false;
 8002f14:	4b22      	ldr	r3, [pc, #136]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f16:	791a      	ldrb	r2, [r3, #4]
 8002f18:	2120      	movs	r1, #32
 8002f1a:	438a      	bics	r2, r1
 8002f1c:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus5 	= false;
 8002f1e:	4b20      	ldr	r3, [pc, #128]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f20:	791a      	ldrb	r2, [r3, #4]
 8002f22:	2140      	movs	r1, #64	@ 0x40
 8002f24:	438a      	bics	r2, r1
 8002f26:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus6 	= false;
 8002f28:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f2a:	791a      	ldrb	r2, [r3, #4]
 8002f2c:	217f      	movs	r1, #127	@ 0x7f
 8002f2e:	400a      	ands	r2, r1
 8002f30:	711a      	strb	r2, [r3, #4]
	CANStatus.bBattCANStatus7 	= false;
 8002f32:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f34:	795a      	ldrb	r2, [r3, #5]
 8002f36:	2101      	movs	r1, #1
 8002f38:	438a      	bics	r2, r1
 8002f3a:	715a      	strb	r2, [r3, #5]
	CANStatus.bBattCANStatus8 	= false;
 8002f3c:	4b18      	ldr	r3, [pc, #96]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f3e:	795a      	ldrb	r2, [r3, #5]
 8002f40:	2102      	movs	r1, #2
 8002f42:	438a      	bics	r2, r1
 8002f44:	715a      	strb	r2, [r3, #5]
	CANStatus.bBattChgCANStatus	= false;
 8002f46:	4b16      	ldr	r3, [pc, #88]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f48:	795a      	ldrb	r2, [r3, #5]
 8002f4a:	2110      	movs	r1, #16
 8002f4c:	438a      	bics	r2, r1
 8002f4e:	715a      	strb	r2, [r3, #5]

	CANStatus.bCANFrame413Recd = false;
 8002f50:	4b13      	ldr	r3, [pc, #76]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f52:	795a      	ldrb	r2, [r3, #5]
 8002f54:	2140      	movs	r1, #64	@ 0x40
 8002f56:	438a      	bics	r2, r1
 8002f58:	715a      	strb	r2, [r3, #5]
	CANStatus.bCANFrame414Recd = false;
 8002f5a:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f5c:	795a      	ldrb	r2, [r3, #5]
 8002f5e:	217f      	movs	r1, #127	@ 0x7f
 8002f60:	400a      	ands	r2, r1
 8002f62:	715a      	strb	r2, [r3, #5]
	CANStatus.bCANFrame415Recd = false;
 8002f64:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa0 <vCAN_eInit+0x208>)
 8002f66:	799a      	ldrb	r2, [r3, #6]
 8002f68:	2101      	movs	r1, #1
 8002f6a:	438a      	bics	r2, r1
 8002f6c:	719a      	strb	r2, [r3, #6]

	ulFTP_eTxCANID	 	= CANID_CLUSTER_TO_IMMOB;
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa4 <vCAN_eInit+0x20c>)
 8002f70:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa8 <vCAN_eInit+0x210>)
 8002f72:	601a      	str	r2, [r3, #0]
	CANData.ucCANTxCntr = 3;
 8002f74:	4b08      	ldr	r3, [pc, #32]	@ (8002f98 <vCAN_eInit+0x200>)
 8002f76:	225c      	movs	r2, #92	@ 0x5c
 8002f78:	2103      	movs	r1, #3
 8002f7a:	5499      	strb	r1, [r3, r2]

	vCAN_iCANConfig();
 8002f7c:	f000 f834 	bl	8002fe8 <vCAN_iCANConfig>

	CANData.ucBattCANDataTimer	= 0;
 8002f80:	4b05      	ldr	r3, [pc, #20]	@ (8002f98 <vCAN_eInit+0x200>)
 8002f82:	225d      	movs	r2, #93	@ 0x5d
 8002f84:	2100      	movs	r1, #0
 8002f86:	5499      	strb	r1, [r3, r2]
	CANData.ucContCANDataTimer	= 0;
 8002f88:	4b03      	ldr	r3, [pc, #12]	@ (8002f98 <vCAN_eInit+0x200>)
 8002f8a:	225e      	movs	r2, #94	@ 0x5e
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	5499      	strb	r1, [r3, r2]
}
 8002f90:	46c0      	nop			@ (mov r8, r8)
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	46c0      	nop			@ (mov r8, r8)
 8002f98:	20000a6c 	.word	0x20000a6c
 8002f9c:	20000b04 	.word	0x20000b04
 8002fa0:	20000afc 	.word	0x20000afc
 8002fa4:	20000b3c 	.word	0x20000b3c
 8002fa8:	00000409 	.word	0x00000409

08002fac <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_FDCAN_RxFifo0Callback+0x2a>
	{
		/* Retrieve Rx messages from RX FIFO0 */
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, ucCAN_eRxData) != HAL_OK)
 8002fbe:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_FDCAN_RxFifo0Callback+0x34>)
 8002fc0:	4a08      	ldr	r2, [pc, #32]	@ (8002fe4 <HAL_FDCAN_RxFifo0Callback+0x38>)
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	2140      	movs	r1, #64	@ 0x40
 8002fc6:	f004 fecf 	bl	8007d68 <HAL_FDCAN_GetRxMessage>
 8002fca:	1e03      	subs	r3, r0, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_FDCAN_RxFifo0Callback+0x26>
		{
			Error_Handler();
 8002fce:	f7ff fe95 	bl	8002cfc <Error_Handler>
		}

		vCAN_eReadCANData_Exe();
 8002fd2:	f000 f883 	bl	80030dc <vCAN_eReadCANData_Exe>
	}
}
 8002fd6:	46c0      	nop			@ (mov r8, r8)
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b002      	add	sp, #8
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			@ (mov r8, r8)
 8002fe0:	20000b34 	.word	0x20000b34
 8002fe4:	20000a44 	.word	0x20000a44

08002fe8 <vCAN_iCANConfig>:
  * @brief  Configures the FDCAN.
  * @param  None
  * @retval None
  */
static void vCAN_iCANConfig(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	af00      	add	r7, sp, #0

  /* Configure Rx filter */
	sFilterConfig.IdType		= FDCAN_EXTENDED_ID;
 8002fec:	4b35      	ldr	r3, [pc, #212]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8002fee:	2280      	movs	r2, #128	@ 0x80
 8002ff0:	05d2      	lsls	r2, r2, #23
 8002ff2:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex	= 0;
 8002ff4:	4b33      	ldr	r3, [pc, #204]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType	= FDCAN_FILTER_RANGE_NO_EIDM;
 8002ffa:	4b32      	ldr	r3, [pc, #200]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8002ffc:	2203      	movs	r2, #3
 8002ffe:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig	= FDCAN_FILTER_TO_RXFIFO0;
 8003000:	4b30      	ldr	r3, [pc, #192]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003002:	2201      	movs	r2, #1
 8003004:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1		= 0x1011FFA7;//0x1FFFFFFF;	//0x18900140;
 8003006:	4b2f      	ldr	r3, [pc, #188]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003008:	4a2f      	ldr	r2, [pc, #188]	@ (80030c8 <vCAN_iCANConfig+0xe0>)
 800300a:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterID2		= 0x1028FFA7;//0x1FFFFFFF;	//0x189FFFFF;
 800300c:	4b2d      	ldr	r3, [pc, #180]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 800300e:	4a2f      	ldr	r2, [pc, #188]	@ (80030cc <vCAN_iCANConfig+0xe4>)
 8003010:	615a      	str	r2, [r3, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8003012:	4a2c      	ldr	r2, [pc, #176]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003014:	4b2e      	ldr	r3, [pc, #184]	@ (80030d0 <vCAN_iCANConfig+0xe8>)
 8003016:	0011      	movs	r1, r2
 8003018:	0018      	movs	r0, r3
 800301a:	f004 fe21 	bl	8007c60 <HAL_FDCAN_ConfigFilter>
 800301e:	1e03      	subs	r3, r0, #0
 8003020:	d001      	beq.n	8003026 <vCAN_iCANConfig+0x3e>
	{
		Error_Handler();
 8003022:	f7ff fe6b 	bl	8002cfc <Error_Handler>
	}

	sFilterConfig.IdType		= FDCAN_STANDARD_ID;
 8003026:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIndex	= 1;
 800302c:	4b25      	ldr	r3, [pc, #148]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 800302e:	2201      	movs	r2, #1
 8003030:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterType	= FDCAN_FILTER_RANGE;//	 FDCAN_FILTER_RANGE_NO_EIDM;//FDCAN_FILTER_DUAL;
 8003032:	4b24      	ldr	r3, [pc, #144]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003034:	2200      	movs	r2, #0
 8003036:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterConfig	= FDCAN_FILTER_TO_RXFIFO0;
 8003038:	4b22      	ldr	r3, [pc, #136]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 800303a:	2201      	movs	r2, #1
 800303c:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterID1		= 0x300 << 16;
 800303e:	4b21      	ldr	r3, [pc, #132]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003040:	22c0      	movs	r2, #192	@ 0xc0
 8003042:	0492      	lsls	r2, r2, #18
 8003044:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterID2		= 0x410;
 8003046:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003048:	2282      	movs	r2, #130	@ 0x82
 800304a:	00d2      	lsls	r2, r2, #3
 800304c:	615a      	str	r2, [r3, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800304e:	4a1d      	ldr	r2, [pc, #116]	@ (80030c4 <vCAN_iCANConfig+0xdc>)
 8003050:	4b1f      	ldr	r3, [pc, #124]	@ (80030d0 <vCAN_iCANConfig+0xe8>)
 8003052:	0011      	movs	r1, r2
 8003054:	0018      	movs	r0, r3
 8003056:	f004 fe03 	bl	8007c60 <HAL_FDCAN_ConfigFilter>
 800305a:	1e03      	subs	r3, r0, #0
 800305c:	d001      	beq.n	8003062 <vCAN_iCANConfig+0x7a>
	{
		Error_Handler();
 800305e:	f7ff fe4d 	bl	8002cfc <Error_Handler>
	}

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8003062:	4b1b      	ldr	r3, [pc, #108]	@ (80030d0 <vCAN_iCANConfig+0xe8>)
 8003064:	0018      	movs	r0, r3
 8003066:	f004 fe58 	bl	8007d1a <HAL_FDCAN_Start>
 800306a:	1e03      	subs	r3, r0, #0
 800306c:	d001      	beq.n	8003072 <vCAN_iCANConfig+0x8a>
	{
		Error_Handler();
 800306e:	f7ff fe45 	bl	8002cfc <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8003072:	4b17      	ldr	r3, [pc, #92]	@ (80030d0 <vCAN_iCANConfig+0xe8>)
 8003074:	2200      	movs	r2, #0
 8003076:	2101      	movs	r1, #1
 8003078:	0018      	movs	r0, r3
 800307a:	f004 ff83 	bl	8007f84 <HAL_FDCAN_ActivateNotification>
 800307e:	1e03      	subs	r3, r0, #0
 8003080:	d001      	beq.n	8003086 <vCAN_iCANConfig+0x9e>
	{
		Error_Handler();
 8003082:	f7ff fe3b 	bl	8002cfc <Error_Handler>
	}

	/* Prepare Tx message Header */
	TxHeader.Identifier			= 0x409;
 8003086:	4b13      	ldr	r3, [pc, #76]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 8003088:	4a13      	ldr	r2, [pc, #76]	@ (80030d8 <vCAN_iCANConfig+0xf0>)
 800308a:	601a      	str	r2, [r3, #0]
	TxHeader.IdType				= FDCAN_STANDARD_ID;
 800308c:	4b11      	ldr	r3, [pc, #68]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 800308e:	2200      	movs	r2, #0
 8003090:	605a      	str	r2, [r3, #4]
	TxHeader.TxFrameType		= FDCAN_DATA_FRAME;
 8003092:	4b10      	ldr	r3, [pc, #64]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 8003094:	2200      	movs	r2, #0
 8003096:	609a      	str	r2, [r3, #8]
	TxHeader.DataLength			= FDCAN_DLC_BYTES_8;
 8003098:	4b0e      	ldr	r3, [pc, #56]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 800309a:	2208      	movs	r2, #8
 800309c:	60da      	str	r2, [r3, #12]
	TxHeader.ErrorStateIndicator= FDCAN_ESI_ACTIVE;
 800309e:	4b0d      	ldr	r3, [pc, #52]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	611a      	str	r2, [r3, #16]
	TxHeader.BitRateSwitch		= FDCAN_BRS_OFF;
 80030a4:	4b0b      	ldr	r3, [pc, #44]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	615a      	str	r2, [r3, #20]
	TxHeader.FDFormat			= FDCAN_CLASSIC_CAN;
 80030aa:	4b0a      	ldr	r3, [pc, #40]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	619a      	str	r2, [r3, #24]
	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80030b0:	4b08      	ldr	r3, [pc, #32]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 80030b2:	2200      	movs	r2, #0
 80030b4:	61da      	str	r2, [r3, #28]
	TxHeader.MessageMarker		= 0;
 80030b6:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <vCAN_iCANConfig+0xec>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	621a      	str	r2, [r3, #32]
}
 80030bc:	46c0      	nop			@ (mov r8, r8)
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	46c0      	nop			@ (mov r8, r8)
 80030c4:	20000a08 	.word	0x20000a08
 80030c8:	1011ffa7 	.word	0x1011ffa7
 80030cc:	1028ffa7 	.word	0x1028ffa7
 80030d0:	200009a4 	.word	0x200009a4
 80030d4:	20000a20 	.word	0x20000a20
 80030d8:	00000409 	.word	0x00000409

080030dc <vCAN_eReadCANData_Exe>:
	{
	}
}

void vCAN_eReadCANData_Exe(void)
{
 80030dc:	b590      	push	{r4, r7, lr}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
	uint16_t uiTemp = 0;
 80030e2:	1dbb      	adds	r3, r7, #6
 80030e4:	2200      	movs	r2, #0
 80030e6:	801a      	strh	r2, [r3, #0]
	uint32_t ulTemp;
	uint8_t ucTemp = 0;
 80030e8:	1d7b      	adds	r3, r7, #5
 80030ea:	2200      	movs	r2, #0
 80030ec:	701a      	strb	r2, [r3, #0]

	switch (RxHeader.Identifier)
 80030ee:	4be6      	ldr	r3, [pc, #920]	@ (8003488 <vCAN_eReadCANData_Exe+0x3ac>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4ae6      	ldr	r2, [pc, #920]	@ (800348c <vCAN_eReadCANData_Exe+0x3b0>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d101      	bne.n	80030fc <vCAN_eReadCANData_Exe+0x20>
 80030f8:	f000 fbcc 	bl	8003894 <vCAN_eReadCANData_Exe+0x7b8>
 80030fc:	4ae3      	ldr	r2, [pc, #908]	@ (800348c <vCAN_eReadCANData_Exe+0x3b0>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d901      	bls.n	8003106 <vCAN_eReadCANData_Exe+0x2a>
 8003102:	f000 fbf6 	bl	80038f2 <vCAN_eReadCANData_Exe+0x816>
 8003106:	4ae2      	ldr	r2, [pc, #904]	@ (8003490 <vCAN_eReadCANData_Exe+0x3b4>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d100      	bne.n	800310e <vCAN_eReadCANData_Exe+0x32>
 800310c:	e2fa      	b.n	8003704 <vCAN_eReadCANData_Exe+0x628>
 800310e:	4ae0      	ldr	r2, [pc, #896]	@ (8003490 <vCAN_eReadCANData_Exe+0x3b4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d901      	bls.n	8003118 <vCAN_eReadCANData_Exe+0x3c>
 8003114:	f000 fbed 	bl	80038f2 <vCAN_eReadCANData_Exe+0x816>
 8003118:	4ade      	ldr	r2, [pc, #888]	@ (8003494 <vCAN_eReadCANData_Exe+0x3b8>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d100      	bne.n	8003120 <vCAN_eReadCANData_Exe+0x44>
 800311e:	e2c2      	b.n	80036a6 <vCAN_eReadCANData_Exe+0x5ca>
 8003120:	4adc      	ldr	r2, [pc, #880]	@ (8003494 <vCAN_eReadCANData_Exe+0x3b8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d901      	bls.n	800312a <vCAN_eReadCANData_Exe+0x4e>
 8003126:	f000 fbe4 	bl	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800312a:	4adb      	ldr	r2, [pc, #876]	@ (8003498 <vCAN_eReadCANData_Exe+0x3bc>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d100      	bne.n	8003132 <vCAN_eReadCANData_Exe+0x56>
 8003130:	e255      	b.n	80035de <vCAN_eReadCANData_Exe+0x502>
 8003132:	4ad9      	ldr	r2, [pc, #868]	@ (8003498 <vCAN_eReadCANData_Exe+0x3bc>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d901      	bls.n	800313c <vCAN_eReadCANData_Exe+0x60>
 8003138:	f000 fbdb 	bl	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800313c:	4ad7      	ldr	r2, [pc, #860]	@ (800349c <vCAN_eReadCANData_Exe+0x3c0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d100      	bne.n	8003144 <vCAN_eReadCANData_Exe+0x68>
 8003142:	e22e      	b.n	80035a2 <vCAN_eReadCANData_Exe+0x4c6>
 8003144:	4ad5      	ldr	r2, [pc, #852]	@ (800349c <vCAN_eReadCANData_Exe+0x3c0>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d901      	bls.n	800314e <vCAN_eReadCANData_Exe+0x72>
 800314a:	f000 fbd2 	bl	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800314e:	4ad4      	ldr	r2, [pc, #848]	@ (80034a0 <vCAN_eReadCANData_Exe+0x3c4>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d100      	bne.n	8003156 <vCAN_eReadCANData_Exe+0x7a>
 8003154:	e1ee      	b.n	8003534 <vCAN_eReadCANData_Exe+0x458>
 8003156:	4ad2      	ldr	r2, [pc, #840]	@ (80034a0 <vCAN_eReadCANData_Exe+0x3c4>)
 8003158:	4293      	cmp	r3, r2
 800315a:	d900      	bls.n	800315e <vCAN_eReadCANData_Exe+0x82>
 800315c:	e3c9      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800315e:	4ad1      	ldr	r2, [pc, #836]	@ (80034a4 <vCAN_eReadCANData_Exe+0x3c8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d100      	bne.n	8003166 <vCAN_eReadCANData_Exe+0x8a>
 8003164:	e1b2      	b.n	80034cc <vCAN_eReadCANData_Exe+0x3f0>
 8003166:	4acf      	ldr	r2, [pc, #828]	@ (80034a4 <vCAN_eReadCANData_Exe+0x3c8>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d900      	bls.n	800316e <vCAN_eReadCANData_Exe+0x92>
 800316c:	e3c1      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800316e:	4ace      	ldr	r2, [pc, #824]	@ (80034a8 <vCAN_eReadCANData_Exe+0x3cc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d100      	bne.n	8003176 <vCAN_eReadCANData_Exe+0x9a>
 8003174:	e144      	b.n	8003400 <vCAN_eReadCANData_Exe+0x324>
 8003176:	4acc      	ldr	r2, [pc, #816]	@ (80034a8 <vCAN_eReadCANData_Exe+0x3cc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d900      	bls.n	800317e <vCAN_eReadCANData_Exe+0xa2>
 800317c:	e3b9      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800317e:	4acb      	ldr	r2, [pc, #812]	@ (80034ac <vCAN_eReadCANData_Exe+0x3d0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d100      	bne.n	8003186 <vCAN_eReadCANData_Exe+0xaa>
 8003184:	e0e6      	b.n	8003354 <vCAN_eReadCANData_Exe+0x278>
 8003186:	4ac9      	ldr	r2, [pc, #804]	@ (80034ac <vCAN_eReadCANData_Exe+0x3d0>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d900      	bls.n	800318e <vCAN_eReadCANData_Exe+0xb2>
 800318c:	e3b1      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800318e:	4ac8      	ldr	r2, [pc, #800]	@ (80034b0 <vCAN_eReadCANData_Exe+0x3d4>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d100      	bne.n	8003196 <vCAN_eReadCANData_Exe+0xba>
 8003194:	e346      	b.n	8003824 <vCAN_eReadCANData_Exe+0x748>
 8003196:	4ac6      	ldr	r2, [pc, #792]	@ (80034b0 <vCAN_eReadCANData_Exe+0x3d4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d900      	bls.n	800319e <vCAN_eReadCANData_Exe+0xc2>
 800319c:	e3a9      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 800319e:	4ac5      	ldr	r2, [pc, #788]	@ (80034b4 <vCAN_eReadCANData_Exe+0x3d8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d100      	bne.n	80031a6 <vCAN_eReadCANData_Exe+0xca>
 80031a4:	e32c      	b.n	8003800 <vCAN_eReadCANData_Exe+0x724>
 80031a6:	4ac3      	ldr	r2, [pc, #780]	@ (80034b4 <vCAN_eReadCANData_Exe+0x3d8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d900      	bls.n	80031ae <vCAN_eReadCANData_Exe+0xd2>
 80031ac:	e3a1      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 80031ae:	22c0      	movs	r2, #192	@ 0xc0
 80031b0:	00d2      	lsls	r2, r2, #3
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d004      	beq.n	80031c0 <vCAN_eReadCANData_Exe+0xe4>
 80031b6:	4ac0      	ldr	r2, [pc, #768]	@ (80034b8 <vCAN_eReadCANData_Exe+0x3dc>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d100      	bne.n	80031be <vCAN_eReadCANData_Exe+0xe2>
 80031bc:	e089      	b.n	80032d2 <vCAN_eReadCANData_Exe+0x1f6>
			}

			CANStatus.bBattCANStatus8	= true;
			break;
	}
}
 80031be:	e398      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucContCANDataTimer	= 0;
 80031c0:	4bbe      	ldr	r3, [pc, #760]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80031c2:	225e      	movs	r2, #94	@ 0x5e
 80031c4:	2100      	movs	r1, #0
 80031c6:	5499      	strb	r1, [r3, r2]
			CANData.ucControllerErr1	= ucCAN_eRxData[0];
 80031c8:	4bbd      	ldr	r3, [pc, #756]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80031ca:	7819      	ldrb	r1, [r3, #0]
 80031cc:	4bbb      	ldr	r3, [pc, #748]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80031ce:	222f      	movs	r2, #47	@ 0x2f
 80031d0:	5499      	strb	r1, [r3, r2]
			CANData.ucControllerErr2	= ucCAN_eRxData[1];
 80031d2:	4bbb      	ldr	r3, [pc, #748]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80031d4:	7859      	ldrb	r1, [r3, #1]
 80031d6:	4bb9      	ldr	r3, [pc, #740]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80031d8:	2230      	movs	r2, #48	@ 0x30
 80031da:	5499      	strb	r1, [r3, r2]
			CANStatus.bReadyStatus		= (ucCAN_eRxData[2] & 0x08) >> 3;
 80031dc:	4bb8      	ldr	r3, [pc, #736]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80031de:	789b      	ldrb	r3, [r3, #2]
 80031e0:	10db      	asrs	r3, r3, #3
 80031e2:	2201      	movs	r2, #1
 80031e4:	4013      	ands	r3, r2
 80031e6:	1e5a      	subs	r2, r3, #1
 80031e8:	4193      	sbcs	r3, r2
 80031ea:	b2da      	uxtb	r2, r3
 80031ec:	4bb5      	ldr	r3, [pc, #724]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 80031ee:	2101      	movs	r1, #1
 80031f0:	400a      	ands	r2, r1
 80031f2:	00d0      	lsls	r0, r2, #3
 80031f4:	785a      	ldrb	r2, [r3, #1]
 80031f6:	2108      	movs	r1, #8
 80031f8:	438a      	bics	r2, r1
 80031fa:	1c11      	adds	r1, r2, #0
 80031fc:	1c02      	adds	r2, r0, #0
 80031fe:	430a      	orrs	r2, r1
 8003200:	705a      	strb	r2, [r3, #1]
			CANStatus.bChgProtection	= (ucCAN_eRxData[2] & 0x20) >> 5;
 8003202:	4baf      	ldr	r3, [pc, #700]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003204:	789b      	ldrb	r3, [r3, #2]
 8003206:	115b      	asrs	r3, r3, #5
 8003208:	2201      	movs	r2, #1
 800320a:	4013      	ands	r3, r2
 800320c:	1e5a      	subs	r2, r3, #1
 800320e:	4193      	sbcs	r3, r2
 8003210:	b2da      	uxtb	r2, r3
 8003212:	4bac      	ldr	r3, [pc, #688]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003214:	2101      	movs	r1, #1
 8003216:	400a      	ands	r2, r1
 8003218:	0110      	lsls	r0, r2, #4
 800321a:	785a      	ldrb	r2, [r3, #1]
 800321c:	2110      	movs	r1, #16
 800321e:	438a      	bics	r2, r1
 8003220:	1c11      	adds	r1, r2, #0
 8003222:	1c02      	adds	r2, r0, #0
 8003224:	430a      	orrs	r2, r1
 8003226:	705a      	strb	r2, [r3, #1]
			CANStatus.bBrakeStatus		= (ucCAN_eRxData[3] & 0x08) >> 3;
 8003228:	4ba5      	ldr	r3, [pc, #660]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 800322a:	78db      	ldrb	r3, [r3, #3]
 800322c:	10db      	asrs	r3, r3, #3
 800322e:	2201      	movs	r2, #1
 8003230:	4013      	ands	r3, r2
 8003232:	1e5a      	subs	r2, r3, #1
 8003234:	4193      	sbcs	r3, r2
 8003236:	b2da      	uxtb	r2, r3
 8003238:	4ba2      	ldr	r3, [pc, #648]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 800323a:	2101      	movs	r1, #1
 800323c:	400a      	ands	r2, r1
 800323e:	0190      	lsls	r0, r2, #6
 8003240:	781a      	ldrb	r2, [r3, #0]
 8003242:	2140      	movs	r1, #64	@ 0x40
 8003244:	438a      	bics	r2, r1
 8003246:	1c11      	adds	r1, r2, #0
 8003248:	1c02      	adds	r2, r0, #0
 800324a:	430a      	orrs	r2, r1
 800324c:	701a      	strb	r2, [r3, #0]
			CANStatus.bAntiTheftStatus	= (ucCAN_eRxData[3] & 0x10) >> 4;
 800324e:	4b9c      	ldr	r3, [pc, #624]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003250:	78db      	ldrb	r3, [r3, #3]
 8003252:	111b      	asrs	r3, r3, #4
 8003254:	2201      	movs	r2, #1
 8003256:	4013      	ands	r3, r2
 8003258:	1e5a      	subs	r2, r3, #1
 800325a:	4193      	sbcs	r3, r2
 800325c:	b2da      	uxtb	r2, r3
 800325e:	4b99      	ldr	r3, [pc, #612]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003260:	01d0      	lsls	r0, r2, #7
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	217f      	movs	r1, #127	@ 0x7f
 8003266:	400a      	ands	r2, r1
 8003268:	1c11      	adds	r1, r2, #0
 800326a:	1c02      	adds	r2, r0, #0
 800326c:	430a      	orrs	r2, r1
 800326e:	701a      	strb	r2, [r3, #0]
			CANStatus.bReverseStatus	= (ucCAN_eRxData[3] & 0x80) >> 7;
 8003270:	4b93      	ldr	r3, [pc, #588]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003272:	78db      	ldrb	r3, [r3, #3]
 8003274:	09db      	lsrs	r3, r3, #7
 8003276:	b2db      	uxtb	r3, r3
 8003278:	1e5a      	subs	r2, r3, #1
 800327a:	4193      	sbcs	r3, r2
 800327c:	b2da      	uxtb	r2, r3
 800327e:	4b91      	ldr	r3, [pc, #580]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003280:	2101      	movs	r1, #1
 8003282:	400a      	ands	r2, r1
 8003284:	0090      	lsls	r0, r2, #2
 8003286:	785a      	ldrb	r2, [r3, #1]
 8003288:	2104      	movs	r1, #4
 800328a:	438a      	bics	r2, r1
 800328c:	1c11      	adds	r1, r2, #0
 800328e:	1c02      	adds	r2, r0, #0
 8003290:	430a      	orrs	r2, r1
 8003292:	705a      	strb	r2, [r3, #1]
			if(CANStatus.bReverseStatus == true)
 8003294:	4b8b      	ldr	r3, [pc, #556]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003296:	785b      	ldrb	r3, [r3, #1]
 8003298:	2204      	movs	r2, #4
 800329a:	4013      	ands	r3, r2
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <vCAN_eReadCANData_Exe+0x1ce>
				CANData.ucVehMode		= 4;
 80032a2:	4b86      	ldr	r3, [pc, #536]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80032a4:	2204      	movs	r2, #4
 80032a6:	779a      	strb	r2, [r3, #30]
 80032a8:	e006      	b.n	80032b8 <vCAN_eReadCANData_Exe+0x1dc>
				CANData.ucVehMode		= ucCAN_eRxData[3] & 0x07;
 80032aa:	4b85      	ldr	r3, [pc, #532]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032ac:	78db      	ldrb	r3, [r3, #3]
 80032ae:	2207      	movs	r2, #7
 80032b0:	4013      	ands	r3, r2
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	4b81      	ldr	r3, [pc, #516]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80032b6:	779a      	strb	r2, [r3, #30]
			CANData.ucControllerTemp	= ucCAN_eRxData[6] - 40;
 80032b8:	4b81      	ldr	r3, [pc, #516]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032ba:	799b      	ldrb	r3, [r3, #6]
 80032bc:	3b28      	subs	r3, #40	@ 0x28
 80032be:	b2d9      	uxtb	r1, r3
 80032c0:	4b7e      	ldr	r3, [pc, #504]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80032c2:	222e      	movs	r2, #46	@ 0x2e
 80032c4:	5499      	strb	r1, [r3, r2]
			CANStatus.bContCANStatus1	= true;
 80032c6:	4b7f      	ldr	r3, [pc, #508]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 80032c8:	791a      	ldrb	r2, [r3, #4]
 80032ca:	2101      	movs	r1, #1
 80032cc:	430a      	orrs	r2, r1
 80032ce:	711a      	strb	r2, [r3, #4]
			break;
 80032d0:	e30f      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucContCANDataTimer	= 0;
 80032d2:	4b7a      	ldr	r3, [pc, #488]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80032d4:	225e      	movs	r2, #94	@ 0x5e
 80032d6:	2100      	movs	r1, #0
 80032d8:	5499      	strb	r1, [r3, r2]
			CANData.uiRPM				= (ucCAN_eRxData[0] << 8) | ucCAN_eRxData[1];
 80032da:	4b79      	ldr	r3, [pc, #484]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	021b      	lsls	r3, r3, #8
 80032e0:	b21a      	sxth	r2, r3
 80032e2:	4b77      	ldr	r3, [pc, #476]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032e4:	785b      	ldrb	r3, [r3, #1]
 80032e6:	b21b      	sxth	r3, r3
 80032e8:	4313      	orrs	r3, r2
 80032ea:	b21b      	sxth	r3, r3
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	4b73      	ldr	r3, [pc, #460]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80032f0:	841a      	strh	r2, [r3, #32]
			CANData.uiContVoltage		= (ucCAN_eRxData[4] << 8) | ucCAN_eRxData[5];
 80032f2:	4b73      	ldr	r3, [pc, #460]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032f4:	791b      	ldrb	r3, [r3, #4]
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	b21a      	sxth	r2, r3
 80032fa:	4b71      	ldr	r3, [pc, #452]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80032fc:	795b      	ldrb	r3, [r3, #5]
 80032fe:	b21b      	sxth	r3, r3
 8003300:	4313      	orrs	r3, r2
 8003302:	b21b      	sxth	r3, r3
 8003304:	b29a      	uxth	r2, r3
 8003306:	4b6d      	ldr	r3, [pc, #436]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 8003308:	3331      	adds	r3, #49	@ 0x31
 800330a:	21ff      	movs	r1, #255	@ 0xff
 800330c:	4011      	ands	r1, r2
 800330e:	000c      	movs	r4, r1
 8003310:	7819      	ldrb	r1, [r3, #0]
 8003312:	2000      	movs	r0, #0
 8003314:	4001      	ands	r1, r0
 8003316:	1c08      	adds	r0, r1, #0
 8003318:	1c21      	adds	r1, r4, #0
 800331a:	4301      	orrs	r1, r0
 800331c:	7019      	strb	r1, [r3, #0]
 800331e:	0a12      	lsrs	r2, r2, #8
 8003320:	b290      	uxth	r0, r2
 8003322:	785a      	ldrb	r2, [r3, #1]
 8003324:	2100      	movs	r1, #0
 8003326:	400a      	ands	r2, r1
 8003328:	1c11      	adds	r1, r2, #0
 800332a:	1c02      	adds	r2, r0, #0
 800332c:	430a      	orrs	r2, r1
 800332e:	705a      	strb	r2, [r3, #1]
			CANData.uiMotorCurrent		= (ucCAN_eRxData[6] << 8) | ucCAN_eRxData[7];
 8003330:	4b63      	ldr	r3, [pc, #396]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003332:	799b      	ldrb	r3, [r3, #6]
 8003334:	021b      	lsls	r3, r3, #8
 8003336:	b21a      	sxth	r2, r3
 8003338:	4b61      	ldr	r3, [pc, #388]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 800333a:	79db      	ldrb	r3, [r3, #7]
 800333c:	b21b      	sxth	r3, r3
 800333e:	4313      	orrs	r3, r2
 8003340:	b21b      	sxth	r3, r3
 8003342:	b29a      	uxth	r2, r3
 8003344:	4b5d      	ldr	r3, [pc, #372]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 8003346:	859a      	strh	r2, [r3, #44]	@ 0x2c
			CANStatus.bContCANStatus2	= true;
 8003348:	4b5e      	ldr	r3, [pc, #376]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 800334a:	791a      	ldrb	r2, [r3, #4]
 800334c:	2102      	movs	r1, #2
 800334e:	430a      	orrs	r2, r1
 8003350:	711a      	strb	r2, [r3, #4]
			break;
 8003352:	e2ce      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucBattCANDataTimer	= 0;
 8003354:	4b59      	ldr	r3, [pc, #356]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 8003356:	225d      	movs	r2, #93	@ 0x5d
 8003358:	2100      	movs	r1, #0
 800335a:	5499      	strb	r1, [r3, r2]
			CANData.uiBattVolt			= ((ucCAN_eRxData[1] << 8) | ucCAN_eRxData[0]) / 10;
 800335c:	4b58      	ldr	r3, [pc, #352]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 800335e:	785b      	ldrb	r3, [r3, #1]
 8003360:	021b      	lsls	r3, r3, #8
 8003362:	4a57      	ldr	r2, [pc, #348]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003364:	7812      	ldrb	r2, [r2, #0]
 8003366:	4313      	orrs	r3, r2
 8003368:	210a      	movs	r1, #10
 800336a:	0018      	movs	r0, r3
 800336c:	f7fc ff70 	bl	8000250 <__divsi3>
 8003370:	0003      	movs	r3, r0
 8003372:	b29a      	uxth	r2, r3
 8003374:	4b51      	ldr	r3, [pc, #324]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 8003376:	3317      	adds	r3, #23
 8003378:	21ff      	movs	r1, #255	@ 0xff
 800337a:	4011      	ands	r1, r2
 800337c:	000c      	movs	r4, r1
 800337e:	7819      	ldrb	r1, [r3, #0]
 8003380:	2000      	movs	r0, #0
 8003382:	4001      	ands	r1, r0
 8003384:	1c08      	adds	r0, r1, #0
 8003386:	1c21      	adds	r1, r4, #0
 8003388:	4301      	orrs	r1, r0
 800338a:	7019      	strb	r1, [r3, #0]
 800338c:	0a12      	lsrs	r2, r2, #8
 800338e:	b290      	uxth	r0, r2
 8003390:	785a      	ldrb	r2, [r3, #1]
 8003392:	2100      	movs	r1, #0
 8003394:	400a      	ands	r2, r1
 8003396:	1c11      	adds	r1, r2, #0
 8003398:	1c02      	adds	r2, r0, #0
 800339a:	430a      	orrs	r2, r1
 800339c:	705a      	strb	r2, [r3, #1]
			uiTemp						= ((ucCAN_eRxData[3] << 8) | ucCAN_eRxData[2]) / 10;
 800339e:	4b48      	ldr	r3, [pc, #288]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80033a0:	78db      	ldrb	r3, [r3, #3]
 80033a2:	021b      	lsls	r3, r3, #8
 80033a4:	4a46      	ldr	r2, [pc, #280]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 80033a6:	7892      	ldrb	r2, [r2, #2]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	210a      	movs	r1, #10
 80033ac:	0018      	movs	r0, r3
 80033ae:	f7fc ff4f 	bl	8000250 <__divsi3>
 80033b2:	0003      	movs	r3, r0
 80033b4:	001a      	movs	r2, r3
 80033b6:	1dbb      	adds	r3, r7, #6
 80033b8:	801a      	strh	r2, [r3, #0]
			if(uiTemp < 1000)
 80033ba:	1dbb      	adds	r3, r7, #6
 80033bc:	881a      	ldrh	r2, [r3, #0]
 80033be:	23fa      	movs	r3, #250	@ 0xfa
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d20b      	bcs.n	80033de <vCAN_eReadCANData_Exe+0x302>
				CANData.bCurrPol		= POLARITY_MINUS;
 80033c6:	4b3d      	ldr	r3, [pc, #244]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80033c8:	2201      	movs	r2, #1
 80033ca:	765a      	strb	r2, [r3, #25]
				CANData.uiBattCurrent	= 1000 - uiTemp;
 80033cc:	1dbb      	adds	r3, r7, #6
 80033ce:	881b      	ldrh	r3, [r3, #0]
 80033d0:	22fa      	movs	r2, #250	@ 0xfa
 80033d2:	0092      	lsls	r2, r2, #2
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	4b38      	ldr	r3, [pc, #224]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80033da:	835a      	strh	r2, [r3, #26]
 80033dc:	e00a      	b.n	80033f4 <vCAN_eReadCANData_Exe+0x318>
				CANData.bCurrPol		= POLARITY_PLUS;
 80033de:	4b37      	ldr	r3, [pc, #220]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80033e0:	2200      	movs	r2, #0
 80033e2:	765a      	strb	r2, [r3, #25]
				CANData.uiBattCurrent	= uiTemp - 1000;
 80033e4:	1dbb      	adds	r3, r7, #6
 80033e6:	881b      	ldrh	r3, [r3, #0]
 80033e8:	4a37      	ldr	r2, [pc, #220]	@ (80034c8 <vCAN_eReadCANData_Exe+0x3ec>)
 80033ea:	4694      	mov	ip, r2
 80033ec:	4463      	add	r3, ip
 80033ee:	b29a      	uxth	r2, r3
 80033f0:	4b32      	ldr	r3, [pc, #200]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 80033f2:	835a      	strh	r2, [r3, #26]
			CANStatus.bBattCANStatus1	= true;
 80033f4:	4b33      	ldr	r3, [pc, #204]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 80033f6:	791a      	ldrb	r2, [r3, #4]
 80033f8:	2104      	movs	r1, #4
 80033fa:	430a      	orrs	r2, r1
 80033fc:	711a      	strb	r2, [r3, #4]
			break;
 80033fe:	e278      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucBattCANDataTimer	= 0;
 8003400:	4b2e      	ldr	r3, [pc, #184]	@ (80034bc <vCAN_eReadCANData_Exe+0x3e0>)
 8003402:	225d      	movs	r2, #93	@ 0x5d
 8003404:	2100      	movs	r1, #0
 8003406:	5499      	strb	r1, [r3, r2]
			CANStatus.bACCStatus 		= ucCAN_eRxData[6] & 0x01;
 8003408:	4b2d      	ldr	r3, [pc, #180]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 800340a:	799b      	ldrb	r3, [r3, #6]
 800340c:	001a      	movs	r2, r3
 800340e:	2301      	movs	r3, #1
 8003410:	4013      	ands	r3, r2
 8003412:	1e5a      	subs	r2, r3, #1
 8003414:	4193      	sbcs	r3, r2
 8003416:	b2da      	uxtb	r2, r3
 8003418:	4b2a      	ldr	r3, [pc, #168]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 800341a:	2101      	movs	r1, #1
 800341c:	400a      	ands	r2, r1
 800341e:	0110      	lsls	r0, r2, #4
 8003420:	781a      	ldrb	r2, [r3, #0]
 8003422:	2110      	movs	r1, #16
 8003424:	438a      	bics	r2, r1
 8003426:	1c11      	adds	r1, r2, #0
 8003428:	1c02      	adds	r2, r0, #0
 800342a:	430a      	orrs	r2, r1
 800342c:	701a      	strb	r2, [r3, #0]
			CANStatus.bONStatus  		= ucCAN_eRxData[6] & 0x02;
 800342e:	4b24      	ldr	r3, [pc, #144]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003430:	799b      	ldrb	r3, [r3, #6]
 8003432:	001a      	movs	r2, r3
 8003434:	2302      	movs	r3, #2
 8003436:	4013      	ands	r3, r2
 8003438:	1e5a      	subs	r2, r3, #1
 800343a:	4193      	sbcs	r3, r2
 800343c:	b2da      	uxtb	r2, r3
 800343e:	4b21      	ldr	r3, [pc, #132]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003440:	2101      	movs	r1, #1
 8003442:	400a      	ands	r2, r1
 8003444:	00d0      	lsls	r0, r2, #3
 8003446:	781a      	ldrb	r2, [r3, #0]
 8003448:	2108      	movs	r1, #8
 800344a:	438a      	bics	r2, r1
 800344c:	1c11      	adds	r1, r2, #0
 800344e:	1c02      	adds	r2, r0, #0
 8003450:	430a      	orrs	r2, r1
 8003452:	701a      	strb	r2, [r3, #0]
			CANStatus.bCRGStatus 		= ucCAN_eRxData[6] & 0x04;
 8003454:	4b1a      	ldr	r3, [pc, #104]	@ (80034c0 <vCAN_eReadCANData_Exe+0x3e4>)
 8003456:	799b      	ldrb	r3, [r3, #6]
 8003458:	001a      	movs	r2, r3
 800345a:	2304      	movs	r3, #4
 800345c:	4013      	ands	r3, r2
 800345e:	1e5a      	subs	r2, r3, #1
 8003460:	4193      	sbcs	r3, r2
 8003462:	b2da      	uxtb	r2, r3
 8003464:	4b17      	ldr	r3, [pc, #92]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 8003466:	2101      	movs	r1, #1
 8003468:	400a      	ands	r2, r1
 800346a:	0150      	lsls	r0, r2, #5
 800346c:	781a      	ldrb	r2, [r3, #0]
 800346e:	2120      	movs	r1, #32
 8003470:	438a      	bics	r2, r1
 8003472:	1c11      	adds	r1, r2, #0
 8003474:	1c02      	adds	r2, r0, #0
 8003476:	430a      	orrs	r2, r1
 8003478:	701a      	strb	r2, [r3, #0]
			CANStatus.bBattCANStatus2	= true;
 800347a:	4b12      	ldr	r3, [pc, #72]	@ (80034c4 <vCAN_eReadCANData_Exe+0x3e8>)
 800347c:	791a      	ldrb	r2, [r3, #4]
 800347e:	2108      	movs	r1, #8
 8003480:	430a      	orrs	r2, r1
 8003482:	711a      	strb	r2, [r3, #4]
			break;
 8003484:	e235      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 8003486:	46c0      	nop			@ (mov r8, r8)
 8003488:	20000a44 	.word	0x20000a44
 800348c:	1033ffa7 	.word	0x1033ffa7
 8003490:	1030ffa7 	.word	0x1030ffa7
 8003494:	1028ffa7 	.word	0x1028ffa7
 8003498:	1027ffa7 	.word	0x1027ffa7
 800349c:	1025ffa7 	.word	0x1025ffa7
 80034a0:	1024ffa7 	.word	0x1024ffa7
 80034a4:	1023ffa7 	.word	0x1023ffa7
 80034a8:	1020ffa7 	.word	0x1020ffa7
 80034ac:	1011ffa7 	.word	0x1011ffa7
 80034b0:	1003a7a5 	.word	0x1003a7a5
 80034b4:	1002ffa7 	.word	0x1002ffa7
 80034b8:	00000601 	.word	0x00000601
 80034bc:	20000a6c 	.word	0x20000a6c
 80034c0:	20000b34 	.word	0x20000b34
 80034c4:	20000afc 	.word	0x20000afc
 80034c8:	fffffc18 	.word	0xfffffc18
			CANData.ucBattCANDataTimer	= 0;
 80034cc:	4bed      	ldr	r3, [pc, #948]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80034ce:	225d      	movs	r2, #93	@ 0x5d
 80034d0:	2100      	movs	r1, #0
 80034d2:	5499      	strb	r1, [r3, r2]
			CANData.ucBattSOC			= ((ucCAN_eRxData[1] << 8) | ucCAN_eRxData[0]) / 10;
 80034d4:	4bec      	ldr	r3, [pc, #944]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80034d6:	785b      	ldrb	r3, [r3, #1]
 80034d8:	021b      	lsls	r3, r3, #8
 80034da:	4aeb      	ldr	r2, [pc, #940]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80034dc:	7812      	ldrb	r2, [r2, #0]
 80034de:	4313      	orrs	r3, r2
 80034e0:	210a      	movs	r1, #10
 80034e2:	0018      	movs	r0, r3
 80034e4:	f7fc feb4 	bl	8000250 <__divsi3>
 80034e8:	0003      	movs	r3, r0
 80034ea:	b2d9      	uxtb	r1, r3
 80034ec:	4be5      	ldr	r3, [pc, #916]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80034ee:	2233      	movs	r2, #51	@ 0x33
 80034f0:	5499      	strb	r1, [r3, r2]
			CANData.ucBattSOH			= ((ucCAN_eRxData[3] << 8) | ucCAN_eRxData[2]) / 10;
 80034f2:	4be5      	ldr	r3, [pc, #916]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80034f4:	78db      	ldrb	r3, [r3, #3]
 80034f6:	021b      	lsls	r3, r3, #8
 80034f8:	4ae3      	ldr	r2, [pc, #908]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80034fa:	7892      	ldrb	r2, [r2, #2]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	210a      	movs	r1, #10
 8003500:	0018      	movs	r0, r3
 8003502:	f7fc fea5 	bl	8000250 <__divsi3>
 8003506:	0003      	movs	r3, r0
 8003508:	b2d9      	uxtb	r1, r3
 800350a:	4bde      	ldr	r3, [pc, #888]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800350c:	2237      	movs	r2, #55	@ 0x37
 800350e:	5499      	strb	r1, [r3, r2]
			CANData.uiNumOfCycles		=  (ucCAN_eRxData[5] << 8) | ucCAN_eRxData[4];
 8003510:	4bdd      	ldr	r3, [pc, #884]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003512:	795b      	ldrb	r3, [r3, #5]
 8003514:	021b      	lsls	r3, r3, #8
 8003516:	b21a      	sxth	r2, r3
 8003518:	4bdb      	ldr	r3, [pc, #876]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800351a:	791b      	ldrb	r3, [r3, #4]
 800351c:	b21b      	sxth	r3, r3
 800351e:	4313      	orrs	r3, r2
 8003520:	b21b      	sxth	r3, r3
 8003522:	b29a      	uxth	r2, r3
 8003524:	4bd7      	ldr	r3, [pc, #860]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003526:	871a      	strh	r2, [r3, #56]	@ 0x38
			CANStatus.bBattCANStatus3	= true;
 8003528:	4bd8      	ldr	r3, [pc, #864]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 800352a:	791a      	ldrb	r2, [r3, #4]
 800352c:	2110      	movs	r1, #16
 800352e:	430a      	orrs	r2, r1
 8003530:	711a      	strb	r2, [r3, #4]
			break;
 8003532:	e1de      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.uiFullChgAH			= (ucCAN_eRxData[1] << 8) | ucCAN_eRxData[0];
 8003534:	4bd4      	ldr	r3, [pc, #848]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003536:	785b      	ldrb	r3, [r3, #1]
 8003538:	021b      	lsls	r3, r3, #8
 800353a:	b21a      	sxth	r2, r3
 800353c:	4bd2      	ldr	r3, [pc, #840]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800353e:	781b      	ldrb	r3, [r3, #0]
 8003540:	b21b      	sxth	r3, r3
 8003542:	4313      	orrs	r3, r2
 8003544:	b21b      	sxth	r3, r3
 8003546:	b29a      	uxth	r2, r3
 8003548:	4bce      	ldr	r3, [pc, #824]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800354a:	875a      	strh	r2, [r3, #58]	@ 0x3a
			CANData.uiResidualAH		= (ucCAN_eRxData[3] << 8) | ucCAN_eRxData[2];
 800354c:	4bce      	ldr	r3, [pc, #824]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800354e:	78db      	ldrb	r3, [r3, #3]
 8003550:	021b      	lsls	r3, r3, #8
 8003552:	b21a      	sxth	r2, r3
 8003554:	4bcc      	ldr	r3, [pc, #816]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003556:	789b      	ldrb	r3, [r3, #2]
 8003558:	b21b      	sxth	r3, r3
 800355a:	4313      	orrs	r3, r2
 800355c:	b21b      	sxth	r3, r3
 800355e:	b29a      	uxth	r2, r3
 8003560:	4bc8      	ldr	r3, [pc, #800]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003562:	879a      	strh	r2, [r3, #60]	@ 0x3c
			CANData.uiResidualEnergy	= (ucCAN_eRxData[5] << 8) | ucCAN_eRxData[4];
 8003564:	4bc8      	ldr	r3, [pc, #800]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003566:	795b      	ldrb	r3, [r3, #5]
 8003568:	021b      	lsls	r3, r3, #8
 800356a:	b21a      	sxth	r2, r3
 800356c:	4bc6      	ldr	r3, [pc, #792]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800356e:	791b      	ldrb	r3, [r3, #4]
 8003570:	b21b      	sxth	r3, r3
 8003572:	4313      	orrs	r3, r2
 8003574:	b21b      	sxth	r3, r3
 8003576:	b29a      	uxth	r2, r3
 8003578:	4bc2      	ldr	r3, [pc, #776]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800357a:	87da      	strh	r2, [r3, #62]	@ 0x3e
			CANData.uiTimeToCharge		= (ucCAN_eRxData[7] << 8) | ucCAN_eRxData[6];
 800357c:	4bc2      	ldr	r3, [pc, #776]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800357e:	79db      	ldrb	r3, [r3, #7]
 8003580:	021b      	lsls	r3, r3, #8
 8003582:	b21a      	sxth	r2, r3
 8003584:	4bc0      	ldr	r3, [pc, #768]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003586:	799b      	ldrb	r3, [r3, #6]
 8003588:	b21b      	sxth	r3, r3
 800358a:	4313      	orrs	r3, r2
 800358c:	b21b      	sxth	r3, r3
 800358e:	b299      	uxth	r1, r3
 8003590:	4bbc      	ldr	r3, [pc, #752]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003592:	2242      	movs	r2, #66	@ 0x42
 8003594:	5299      	strh	r1, [r3, r2]
			CANStatus.bBattCANStatus4	= true;
 8003596:	4bbd      	ldr	r3, [pc, #756]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 8003598:	791a      	ldrb	r2, [r3, #4]
 800359a:	2120      	movs	r1, #32
 800359c:	430a      	orrs	r2, r1
 800359e:	711a      	strb	r2, [r3, #4]
			break;
 80035a0:	e1a7      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CELLData.uiCellMinVolt	= (ucCAN_eRxData[1] << 8) | ucCAN_eRxData[0];
 80035a2:	4bb9      	ldr	r3, [pc, #740]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035a4:	785b      	ldrb	r3, [r3, #1]
 80035a6:	021b      	lsls	r3, r3, #8
 80035a8:	b21a      	sxth	r2, r3
 80035aa:	4bb7      	ldr	r3, [pc, #732]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	b21b      	sxth	r3, r3
 80035b0:	4313      	orrs	r3, r2
 80035b2:	b21b      	sxth	r3, r3
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	4bb6      	ldr	r3, [pc, #728]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 80035b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
			CELLData.uiCellMaxVolt	= (ucCAN_eRxData[3] << 8) | ucCAN_eRxData[2];
 80035ba:	4bb3      	ldr	r3, [pc, #716]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035bc:	78db      	ldrb	r3, [r3, #3]
 80035be:	021b      	lsls	r3, r3, #8
 80035c0:	b21a      	sxth	r2, r3
 80035c2:	4bb1      	ldr	r3, [pc, #708]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035c4:	789b      	ldrb	r3, [r3, #2]
 80035c6:	b21b      	sxth	r3, r3
 80035c8:	4313      	orrs	r3, r2
 80035ca:	b21b      	sxth	r3, r3
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	4bb0      	ldr	r3, [pc, #704]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 80035d0:	859a      	strh	r2, [r3, #44]	@ 0x2c
			CANStatus.bBattCANStatus9	= true;
 80035d2:	4bae      	ldr	r3, [pc, #696]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 80035d4:	795a      	ldrb	r2, [r3, #5]
 80035d6:	2104      	movs	r1, #4
 80035d8:	430a      	orrs	r2, r1
 80035da:	715a      	strb	r2, [r3, #5]
			break;
 80035dc:	e189      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucBattCANDataTimer	= 0;					//Rev 1.021 19-09-2024
 80035de:	4ba9      	ldr	r3, [pc, #676]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80035e0:	225d      	movs	r2, #93	@ 0x5d
 80035e2:	2100      	movs	r1, #0
 80035e4:	5499      	strb	r1, [r3, r2]
			CANData.ucBattCellMaxTemp	= ucCAN_eRxData[0] - 40;
 80035e6:	4ba8      	ldr	r3, [pc, #672]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	3b28      	subs	r3, #40	@ 0x28
 80035ec:	b2d9      	uxtb	r1, r3
 80035ee:	4ba5      	ldr	r3, [pc, #660]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80035f0:	2249      	movs	r2, #73	@ 0x49
 80035f2:	5499      	strb	r1, [r3, r2]
			CANData.ucBattCellMinTemp	= ucCAN_eRxData[1] - 40;
 80035f4:	4ba4      	ldr	r3, [pc, #656]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80035f6:	785b      	ldrb	r3, [r3, #1]
 80035f8:	3b28      	subs	r3, #40	@ 0x28
 80035fa:	b2d9      	uxtb	r1, r3
 80035fc:	4ba1      	ldr	r3, [pc, #644]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80035fe:	2248      	movs	r2, #72	@ 0x48
 8003600:	5499      	strb	r1, [r3, r2]
			CANData.ucBattMOSTemp		= ucCAN_eRxData[2] - 40;
 8003602:	4ba1      	ldr	r3, [pc, #644]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003604:	789b      	ldrb	r3, [r3, #2]
 8003606:	3b28      	subs	r3, #40	@ 0x28
 8003608:	b2d9      	uxtb	r1, r3
 800360a:	4b9e      	ldr	r3, [pc, #632]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800360c:	224d      	movs	r2, #77	@ 0x4d
 800360e:	5499      	strb	r1, [r3, r2]
			CANData.ucBattAmbientTemp	= ucCAN_eRxData[3] - 40;
 8003610:	4b9d      	ldr	r3, [pc, #628]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003612:	78db      	ldrb	r3, [r3, #3]
 8003614:	3b28      	subs	r3, #40	@ 0x28
 8003616:	b2d9      	uxtb	r1, r3
 8003618:	4b9a      	ldr	r3, [pc, #616]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800361a:	224e      	movs	r2, #78	@ 0x4e
 800361c:	5499      	strb	r1, [r3, r2]
			if(	(CANData.ucBattCellMaxTemp >= BATT_OVER_TEMP) && \
 800361e:	4b99      	ldr	r3, [pc, #612]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003620:	2249      	movs	r2, #73	@ 0x49
 8003622:	5c9b      	ldrb	r3, [r3, r2]
 8003624:	2b3b      	cmp	r3, #59	@ 0x3b
 8003626:	d917      	bls.n	8003658 <vCAN_eReadCANData_Exe+0x57c>
				(CANData.ucBattCellMaxTemp < BATT_THERMAL_RUNAWAY_TEMP))
 8003628:	4b96      	ldr	r3, [pc, #600]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800362a:	2249      	movs	r2, #73	@ 0x49
 800362c:	5c9b      	ldrb	r3, [r3, r2]
			if(	(CANData.ucBattCellMaxTemp >= BATT_OVER_TEMP) && \
 800362e:	2b40      	cmp	r3, #64	@ 0x40
 8003630:	d812      	bhi.n	8003658 <vCAN_eReadCANData_Exe+0x57c>
				CANData.ucBattErr9 &= 0b11111001;	//Rev 1.021 19-09-2024
 8003632:	4b94      	ldr	r3, [pc, #592]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003634:	2257      	movs	r2, #87	@ 0x57
 8003636:	5c9b      	ldrb	r3, [r3, r2]
 8003638:	2206      	movs	r2, #6
 800363a:	4393      	bics	r3, r2
 800363c:	b2d9      	uxtb	r1, r3
 800363e:	4b91      	ldr	r3, [pc, #580]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003640:	2257      	movs	r2, #87	@ 0x57
 8003642:	5499      	strb	r1, [r3, r2]
				CANData.ucBattErr9 |= 0b00000010;	//Rev 1.021 19-09-2024
 8003644:	4b8f      	ldr	r3, [pc, #572]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003646:	2257      	movs	r2, #87	@ 0x57
 8003648:	5c9b      	ldrb	r3, [r3, r2]
 800364a:	2202      	movs	r2, #2
 800364c:	4313      	orrs	r3, r2
 800364e:	b2d9      	uxtb	r1, r3
 8003650:	4b8c      	ldr	r3, [pc, #560]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003652:	2257      	movs	r2, #87	@ 0x57
 8003654:	5499      	strb	r1, [r3, r2]
 8003656:	e020      	b.n	800369a <vCAN_eReadCANData_Exe+0x5be>
			else if(CANData.ucBattCellMaxTemp >= BATT_THERMAL_RUNAWAY_TEMP)
 8003658:	4b8a      	ldr	r3, [pc, #552]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800365a:	2249      	movs	r2, #73	@ 0x49
 800365c:	5c9b      	ldrb	r3, [r3, r2]
 800365e:	2b40      	cmp	r3, #64	@ 0x40
 8003660:	d912      	bls.n	8003688 <vCAN_eReadCANData_Exe+0x5ac>
				CANData.ucBattErr9 &= 0b11111001;	//Rev 1.021 19-09-2024
 8003662:	4b88      	ldr	r3, [pc, #544]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003664:	2257      	movs	r2, #87	@ 0x57
 8003666:	5c9b      	ldrb	r3, [r3, r2]
 8003668:	2206      	movs	r2, #6
 800366a:	4393      	bics	r3, r2
 800366c:	b2d9      	uxtb	r1, r3
 800366e:	4b85      	ldr	r3, [pc, #532]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003670:	2257      	movs	r2, #87	@ 0x57
 8003672:	5499      	strb	r1, [r3, r2]
				CANData.ucBattErr9 |= 0b00000100;	//Rev 1.021 19-09-2024
 8003674:	4b83      	ldr	r3, [pc, #524]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003676:	2257      	movs	r2, #87	@ 0x57
 8003678:	5c9b      	ldrb	r3, [r3, r2]
 800367a:	2204      	movs	r2, #4
 800367c:	4313      	orrs	r3, r2
 800367e:	b2d9      	uxtb	r1, r3
 8003680:	4b80      	ldr	r3, [pc, #512]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003682:	2257      	movs	r2, #87	@ 0x57
 8003684:	5499      	strb	r1, [r3, r2]
 8003686:	e008      	b.n	800369a <vCAN_eReadCANData_Exe+0x5be>
				CANData.ucBattErr9 &= 0b11111001;	//Rev 1.021 19-09-2024
 8003688:	4b7e      	ldr	r3, [pc, #504]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800368a:	2257      	movs	r2, #87	@ 0x57
 800368c:	5c9b      	ldrb	r3, [r3, r2]
 800368e:	2206      	movs	r2, #6
 8003690:	4393      	bics	r3, r2
 8003692:	b2d9      	uxtb	r1, r3
 8003694:	4b7b      	ldr	r3, [pc, #492]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003696:	2257      	movs	r2, #87	@ 0x57
 8003698:	5499      	strb	r1, [r3, r2]
			CANStatus.bBattCANStatus5	= true;
 800369a:	4b7c      	ldr	r3, [pc, #496]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 800369c:	791a      	ldrb	r2, [r3, #4]
 800369e:	2140      	movs	r1, #64	@ 0x40
 80036a0:	430a      	orrs	r2, r1
 80036a2:	711a      	strb	r2, [r3, #4]
			break;
 80036a4:	e125      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucBattErr1			= ucCAN_eRxData[0];
 80036a6:	4b78      	ldr	r3, [pc, #480]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036a8:	7819      	ldrb	r1, [r3, #0]
 80036aa:	4b76      	ldr	r3, [pc, #472]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036ac:	224f      	movs	r2, #79	@ 0x4f
 80036ae:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr2			= ucCAN_eRxData[1];
 80036b0:	4b75      	ldr	r3, [pc, #468]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036b2:	7859      	ldrb	r1, [r3, #1]
 80036b4:	4b73      	ldr	r3, [pc, #460]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036b6:	2250      	movs	r2, #80	@ 0x50
 80036b8:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr3			= ucCAN_eRxData[2];
 80036ba:	4b73      	ldr	r3, [pc, #460]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036bc:	7899      	ldrb	r1, [r3, #2]
 80036be:	4b71      	ldr	r3, [pc, #452]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036c0:	2251      	movs	r2, #81	@ 0x51
 80036c2:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr4			= ucCAN_eRxData[3];
 80036c4:	4b70      	ldr	r3, [pc, #448]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036c6:	78d9      	ldrb	r1, [r3, #3]
 80036c8:	4b6e      	ldr	r3, [pc, #440]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036ca:	2252      	movs	r2, #82	@ 0x52
 80036cc:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr5			= ucCAN_eRxData[4];
 80036ce:	4b6e      	ldr	r3, [pc, #440]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036d0:	7919      	ldrb	r1, [r3, #4]
 80036d2:	4b6c      	ldr	r3, [pc, #432]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036d4:	2253      	movs	r2, #83	@ 0x53
 80036d6:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr6			= ucCAN_eRxData[5];
 80036d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036da:	7959      	ldrb	r1, [r3, #5]
 80036dc:	4b69      	ldr	r3, [pc, #420]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036de:	2254      	movs	r2, #84	@ 0x54
 80036e0:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr7			= ucCAN_eRxData[6];
 80036e2:	4b69      	ldr	r3, [pc, #420]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036e4:	7999      	ldrb	r1, [r3, #6]
 80036e6:	4b67      	ldr	r3, [pc, #412]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036e8:	2255      	movs	r2, #85	@ 0x55
 80036ea:	5499      	strb	r1, [r3, r2]
			CANData.ucBattErr8			= ucCAN_eRxData[7];
 80036ec:	4b66      	ldr	r3, [pc, #408]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80036ee:	79d9      	ldrb	r1, [r3, #7]
 80036f0:	4b64      	ldr	r3, [pc, #400]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 80036f2:	2256      	movs	r2, #86	@ 0x56
 80036f4:	5499      	strb	r1, [r3, r2]
			CANStatus.bBattCANStatus6	= true;
 80036f6:	4b65      	ldr	r3, [pc, #404]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 80036f8:	791a      	ldrb	r2, [r3, #4]
 80036fa:	2180      	movs	r1, #128	@ 0x80
 80036fc:	4249      	negs	r1, r1
 80036fe:	430a      	orrs	r2, r1
 8003700:	711a      	strb	r2, [r3, #4]
			break;
 8003702:	e0f6      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CELLData.ucIndexNum					=  ucCAN_eRxData[0] & 0b00011111;
 8003704:	4b60      	ldr	r3, [pc, #384]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	221f      	movs	r2, #31
 800370a:	4013      	ands	r3, r2
 800370c:	b2da      	uxtb	r2, r3
 800370e:	4b60      	ldr	r3, [pc, #384]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 8003710:	701a      	strb	r2, [r3, #0]
			CELLData.ucNumOfCellData			= (ucCAN_eRxData[0] & 0b11100000) >> 5;
 8003712:	4b5d      	ldr	r3, [pc, #372]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	095b      	lsrs	r3, r3, #5
 8003718:	b2da      	uxtb	r2, r3
 800371a:	4b5d      	ldr	r3, [pc, #372]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 800371c:	705a      	strb	r2, [r3, #1]
			ucTemp								= CELLData.ucIndexNum * 4;
 800371e:	4b5c      	ldr	r3, [pc, #368]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 8003720:	781a      	ldrb	r2, [r3, #0]
 8003722:	1d7b      	adds	r3, r7, #5
 8003724:	0092      	lsls	r2, r2, #2
 8003726:	701a      	strb	r2, [r3, #0]
			ulTemp								= ((ucCAN_eRxData[2] << 8) | ucCAN_eRxData[1]);
 8003728:	4b57      	ldr	r3, [pc, #348]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800372a:	789b      	ldrb	r3, [r3, #2]
 800372c:	021b      	lsls	r3, r3, #8
 800372e:	4a56      	ldr	r2, [pc, #344]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003730:	7852      	ldrb	r2, [r2, #1]
 8003732:	4313      	orrs	r3, r2
 8003734:	603b      	str	r3, [r7, #0]
			CELLData.uiCellVoltage[ucTemp++]	= ulTemp & 0x3FFF;
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	b29a      	uxth	r2, r3
 800373a:	1d7b      	adds	r3, r7, #5
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	1d79      	adds	r1, r7, #5
 8003740:	1c58      	adds	r0, r3, #1
 8003742:	7008      	strb	r0, [r1, #0]
 8003744:	0018      	movs	r0, r3
 8003746:	0493      	lsls	r3, r2, #18
 8003748:	0c9b      	lsrs	r3, r3, #18
 800374a:	b299      	uxth	r1, r3
 800374c:	4a50      	ldr	r2, [pc, #320]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 800374e:	0043      	lsls	r3, r0, #1
 8003750:	18d3      	adds	r3, r2, r3
 8003752:	3302      	adds	r3, #2
 8003754:	1c0a      	adds	r2, r1, #0
 8003756:	801a      	strh	r2, [r3, #0]
			ulTemp								= ((ulTemp & 0b1100000000000000) >> 14) | (ucCAN_eRxData[3] << 2) | (ucCAN_eRxData[4] << 10);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	0b9b      	lsrs	r3, r3, #14
 800375c:	2203      	movs	r2, #3
 800375e:	401a      	ands	r2, r3
 8003760:	4b49      	ldr	r3, [pc, #292]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003762:	78db      	ldrb	r3, [r3, #3]
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	431a      	orrs	r2, r3
 8003768:	4b47      	ldr	r3, [pc, #284]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800376a:	791b      	ldrb	r3, [r3, #4]
 800376c:	029b      	lsls	r3, r3, #10
 800376e:	4313      	orrs	r3, r2
 8003770:	603b      	str	r3, [r7, #0]
			CELLData.uiCellVoltage[ucTemp++]	= ulTemp & 0x00003FFF;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	b29a      	uxth	r2, r3
 8003776:	1d7b      	adds	r3, r7, #5
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	1d79      	adds	r1, r7, #5
 800377c:	1c58      	adds	r0, r3, #1
 800377e:	7008      	strb	r0, [r1, #0]
 8003780:	0018      	movs	r0, r3
 8003782:	0493      	lsls	r3, r2, #18
 8003784:	0c9b      	lsrs	r3, r3, #18
 8003786:	b299      	uxth	r1, r3
 8003788:	4a41      	ldr	r2, [pc, #260]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 800378a:	0043      	lsls	r3, r0, #1
 800378c:	18d3      	adds	r3, r2, r3
 800378e:	3302      	adds	r3, #2
 8003790:	1c0a      	adds	r2, r1, #0
 8003792:	801a      	strh	r2, [r3, #0]
			ulTemp								= (ulTemp >> 14) | (ucCAN_eRxData[5] << 4) | (ucCAN_eRxData[6] << 12);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	0b9a      	lsrs	r2, r3, #14
 8003798:	4b3b      	ldr	r3, [pc, #236]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800379a:	795b      	ldrb	r3, [r3, #5]
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	431a      	orrs	r2, r3
 80037a0:	4b39      	ldr	r3, [pc, #228]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80037a2:	799b      	ldrb	r3, [r3, #6]
 80037a4:	031b      	lsls	r3, r3, #12
 80037a6:	4313      	orrs	r3, r2
 80037a8:	603b      	str	r3, [r7, #0]
			CELLData.uiCellVoltage[ucTemp++]	= ulTemp & 0x00003FFF;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	1d7b      	adds	r3, r7, #5
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	1d79      	adds	r1, r7, #5
 80037b4:	1c58      	adds	r0, r3, #1
 80037b6:	7008      	strb	r0, [r1, #0]
 80037b8:	0018      	movs	r0, r3
 80037ba:	0493      	lsls	r3, r2, #18
 80037bc:	0c9b      	lsrs	r3, r3, #18
 80037be:	b299      	uxth	r1, r3
 80037c0:	4a33      	ldr	r2, [pc, #204]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 80037c2:	0043      	lsls	r3, r0, #1
 80037c4:	18d3      	adds	r3, r2, r3
 80037c6:	3302      	adds	r3, #2
 80037c8:	1c0a      	adds	r2, r1, #0
 80037ca:	801a      	strh	r2, [r3, #0]
			ulTemp								= ((ulTemp & 0xFFFFC000) >> 14) | (ucCAN_eRxData[7] << 6);
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	0b9a      	lsrs	r2, r3, #14
 80037d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 80037d2:	79db      	ldrb	r3, [r3, #7]
 80037d4:	019b      	lsls	r3, r3, #6
 80037d6:	4313      	orrs	r3, r2
 80037d8:	603b      	str	r3, [r7, #0]
			CELLData.uiCellVoltage[ucTemp]		= ulTemp & 0x00003FFF;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b29a      	uxth	r2, r3
 80037de:	1d7b      	adds	r3, r7, #5
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	0492      	lsls	r2, r2, #18
 80037e4:	0c92      	lsrs	r2, r2, #18
 80037e6:	b291      	uxth	r1, r2
 80037e8:	4a29      	ldr	r2, [pc, #164]	@ (8003890 <vCAN_eReadCANData_Exe+0x7b4>)
 80037ea:	005b      	lsls	r3, r3, #1
 80037ec:	18d3      	adds	r3, r2, r3
 80037ee:	3302      	adds	r3, #2
 80037f0:	1c0a      	adds	r2, r1, #0
 80037f2:	801a      	strh	r2, [r3, #0]
			CANStatus.bBattCANStatus10			= true;
 80037f4:	4b25      	ldr	r3, [pc, #148]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 80037f6:	795a      	ldrb	r2, [r3, #5]
 80037f8:	2108      	movs	r1, #8
 80037fa:	430a      	orrs	r2, r1
 80037fc:	715a      	strb	r2, [r3, #5]
			break;
 80037fe:	e078      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			CANData.ucProdYear			= ucCAN_eRxData[0];
 8003800:	4b21      	ldr	r3, [pc, #132]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003802:	781a      	ldrb	r2, [r3, #0]
 8003804:	4b1f      	ldr	r3, [pc, #124]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003806:	70da      	strb	r2, [r3, #3]
			CANData.ucProdMonth 		= ucCAN_eRxData[1];
 8003808:	4b1f      	ldr	r3, [pc, #124]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 800380a:	785a      	ldrb	r2, [r3, #1]
 800380c:	4b1d      	ldr	r3, [pc, #116]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800380e:	711a      	strb	r2, [r3, #4]
			CANData.ucProdDay			= ucCAN_eRxData[2];
 8003810:	4b1d      	ldr	r3, [pc, #116]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003812:	789a      	ldrb	r2, [r3, #2]
 8003814:	4b1b      	ldr	r3, [pc, #108]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003816:	715a      	strb	r2, [r3, #5]
			CANStatus.bBattCANStatus7	= true;
 8003818:	4b1c      	ldr	r3, [pc, #112]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 800381a:	795a      	ldrb	r2, [r3, #5]
 800381c:	2101      	movs	r1, #1
 800381e:	430a      	orrs	r2, r1
 8003820:	715a      	strb	r2, [r3, #5]
			break;
 8003822:	e066      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
			if(ucCAN_eRxData[0] == 0)
 8003824:	4b18      	ldr	r3, [pc, #96]	@ (8003888 <vCAN_eReadCANData_Exe+0x7ac>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d116      	bne.n	800385a <vCAN_eReadCANData_Exe+0x77e>
				CANStatus.bChargerStatus = true;
 800382c:	4b17      	ldr	r3, [pc, #92]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 800382e:	781a      	ldrb	r2, [r3, #0]
 8003830:	2104      	movs	r1, #4
 8003832:	430a      	orrs	r2, r1
 8003834:	701a      	strb	r2, [r3, #0]
				CANData.ucBattErr9	    &= 0b11111110;
 8003836:	4b13      	ldr	r3, [pc, #76]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003838:	2257      	movs	r2, #87	@ 0x57
 800383a:	5c9b      	ldrb	r3, [r3, r2]
 800383c:	2201      	movs	r2, #1
 800383e:	4393      	bics	r3, r2
 8003840:	b2d9      	uxtb	r1, r3
 8003842:	4b10      	ldr	r3, [pc, #64]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003844:	2257      	movs	r2, #87	@ 0x57
 8003846:	5499      	strb	r1, [r3, r2]
				CANData.ucChgConnectCntr++;
 8003848:	4b0e      	ldr	r3, [pc, #56]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 800384a:	225a      	movs	r2, #90	@ 0x5a
 800384c:	5c9b      	ldrb	r3, [r3, r2]
 800384e:	3301      	adds	r3, #1
 8003850:	b2d9      	uxtb	r1, r3
 8003852:	4b0c      	ldr	r3, [pc, #48]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003854:	225a      	movs	r2, #90	@ 0x5a
 8003856:	5499      	strb	r1, [r3, r2]
 8003858:	e00d      	b.n	8003876 <vCAN_eReadCANData_Exe+0x79a>
				CANStatus.bChargerStatus = false;
 800385a:	4b0c      	ldr	r3, [pc, #48]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 800385c:	781a      	ldrb	r2, [r3, #0]
 800385e:	2104      	movs	r1, #4
 8003860:	438a      	bics	r2, r1
 8003862:	701a      	strb	r2, [r3, #0]
				CANData.ucBattErr9	    |= 0b00000001;
 8003864:	4b07      	ldr	r3, [pc, #28]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003866:	2257      	movs	r2, #87	@ 0x57
 8003868:	5c9b      	ldrb	r3, [r3, r2]
 800386a:	2201      	movs	r2, #1
 800386c:	4313      	orrs	r3, r2
 800386e:	b2d9      	uxtb	r1, r3
 8003870:	4b04      	ldr	r3, [pc, #16]	@ (8003884 <vCAN_eReadCANData_Exe+0x7a8>)
 8003872:	2257      	movs	r2, #87	@ 0x57
 8003874:	5499      	strb	r1, [r3, r2]
			CANStatus.bBattChgCANStatus	 = true;
 8003876:	4b05      	ldr	r3, [pc, #20]	@ (800388c <vCAN_eReadCANData_Exe+0x7b0>)
 8003878:	795a      	ldrb	r2, [r3, #5]
 800387a:	2110      	movs	r1, #16
 800387c:	430a      	orrs	r2, r1
 800387e:	715a      	strb	r2, [r3, #5]
			break;
 8003880:	e037      	b.n	80038f2 <vCAN_eReadCANData_Exe+0x816>
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	20000a6c 	.word	0x20000a6c
 8003888:	20000b34 	.word	0x20000b34
 800388c:	20000afc 	.word	0x20000afc
 8003890:	20000b04 	.word	0x20000b04
			if(ucCAN_eRxData[0] == 3)
 8003894:	4b19      	ldr	r3, [pc, #100]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b03      	cmp	r3, #3
 800389a:	d124      	bne.n	80038e6 <vCAN_eReadCANData_Exe+0x80a>
				CANData.ucBattSNum[0] = ucCAN_eRxData[3] & 0x0F;
 800389c:	4b17      	ldr	r3, [pc, #92]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 800389e:	78db      	ldrb	r3, [r3, #3]
 80038a0:	220f      	movs	r2, #15
 80038a2:	4013      	ands	r3, r2
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	4b16      	ldr	r3, [pc, #88]	@ (8003900 <vCAN_eReadCANData_Exe+0x824>)
 80038a8:	719a      	strb	r2, [r3, #6]
				CANData.ucBattSNum[1] = ((ucCAN_eRxData[4] & 0x0F) << 4) | \
 80038aa:	4b14      	ldr	r3, [pc, #80]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 80038ac:	791b      	ldrb	r3, [r3, #4]
 80038ae:	011b      	lsls	r3, r3, #4
 80038b0:	b25a      	sxtb	r2, r3
									 	(ucCAN_eRxData[5] & 0x0F);
 80038b2:	4b12      	ldr	r3, [pc, #72]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 80038b4:	795b      	ldrb	r3, [r3, #5]
 80038b6:	b25b      	sxtb	r3, r3
 80038b8:	210f      	movs	r1, #15
 80038ba:	400b      	ands	r3, r1
 80038bc:	b25b      	sxtb	r3, r3
				CANData.ucBattSNum[1] = ((ucCAN_eRxData[4] & 0x0F) << 4) | \
 80038be:	4313      	orrs	r3, r2
 80038c0:	b25b      	sxtb	r3, r3
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003900 <vCAN_eReadCANData_Exe+0x824>)
 80038c6:	71da      	strb	r2, [r3, #7]
				CANData.ucBattSNum[2] = ((ucCAN_eRxData[6] & 0x0F) << 4) | \
 80038c8:	4b0c      	ldr	r3, [pc, #48]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 80038ca:	799b      	ldrb	r3, [r3, #6]
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	b25a      	sxtb	r2, r3
									  	(ucCAN_eRxData[7] & 0x0F);			// Rev 1.01 28-08-2024
 80038d0:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <vCAN_eReadCANData_Exe+0x820>)
 80038d2:	79db      	ldrb	r3, [r3, #7]
 80038d4:	b25b      	sxtb	r3, r3
 80038d6:	210f      	movs	r1, #15
 80038d8:	400b      	ands	r3, r1
 80038da:	b25b      	sxtb	r3, r3
				CANData.ucBattSNum[2] = ((ucCAN_eRxData[6] & 0x0F) << 4) | \
 80038dc:	4313      	orrs	r3, r2
 80038de:	b25b      	sxtb	r3, r3
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	4b07      	ldr	r3, [pc, #28]	@ (8003900 <vCAN_eReadCANData_Exe+0x824>)
 80038e4:	721a      	strb	r2, [r3, #8]
			CANStatus.bBattCANStatus8	= true;
 80038e6:	4b07      	ldr	r3, [pc, #28]	@ (8003904 <vCAN_eReadCANData_Exe+0x828>)
 80038e8:	795a      	ldrb	r2, [r3, #5]
 80038ea:	2102      	movs	r1, #2
 80038ec:	430a      	orrs	r2, r1
 80038ee:	715a      	strb	r2, [r3, #5]
			break;
 80038f0:	46c0      	nop			@ (mov r8, r8)
}
 80038f2:	46c0      	nop			@ (mov r8, r8)
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b003      	add	sp, #12
 80038f8:	bd90      	pop	{r4, r7, pc}
 80038fa:	46c0      	nop			@ (mov r8, r8)
 80038fc:	20000b34 	.word	0x20000b34
 8003900:	20000a6c 	.word	0x20000a6c
 8003904:	20000afc 	.word	0x20000afc

08003908 <vCOMM_eUSART3Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void vCOMM_eUSART3Init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800390c:	4b23      	ldr	r3, [pc, #140]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 800390e:	4a24      	ldr	r2, [pc, #144]	@ (80039a0 <vCOMM_eUSART3Init+0x98>)
 8003910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003912:	4b22      	ldr	r3, [pc, #136]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003914:	22e1      	movs	r2, #225	@ 0xe1
 8003916:	0252      	lsls	r2, r2, #9
 8003918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800391a:	4b20      	ldr	r3, [pc, #128]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 800391c:	2200      	movs	r2, #0
 800391e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003920:	4b1e      	ldr	r3, [pc, #120]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003922:	2200      	movs	r2, #0
 8003924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003928:	2200      	movs	r2, #0
 800392a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800392c:	4b1b      	ldr	r3, [pc, #108]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 800392e:	220c      	movs	r2, #12
 8003930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003932:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003934:	2200      	movs	r2, #0
 8003936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003938:	4b18      	ldr	r3, [pc, #96]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 800393a:	2200      	movs	r2, #0
 800393c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800393e:	4b17      	ldr	r3, [pc, #92]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003940:	2200      	movs	r2, #0
 8003942:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003944:	4b15      	ldr	r3, [pc, #84]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003946:	2200      	movs	r2, #0
 8003948:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800394a:	4b14      	ldr	r3, [pc, #80]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 800394c:	2200      	movs	r2, #0
 800394e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003950:	4b12      	ldr	r3, [pc, #72]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003952:	0018      	movs	r0, r3
 8003954:	f007 f95a 	bl	800ac0c <HAL_UART_Init>
 8003958:	1e03      	subs	r3, r0, #0
 800395a:	d001      	beq.n	8003960 <vCOMM_eUSART3Init+0x58>
  {
    Error_Handler();
 800395c:	f7ff f9ce 	bl	8002cfc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003960:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003962:	2100      	movs	r1, #0
 8003964:	0018      	movs	r0, r3
 8003966:	f009 fa53 	bl	800ce10 <HAL_UARTEx_SetTxFifoThreshold>
 800396a:	1e03      	subs	r3, r0, #0
 800396c:	d001      	beq.n	8003972 <vCOMM_eUSART3Init+0x6a>
  {
    Error_Handler();
 800396e:	f7ff f9c5 	bl	8002cfc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003972:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003974:	2100      	movs	r1, #0
 8003976:	0018      	movs	r0, r3
 8003978:	f009 fa8a 	bl	800ce90 <HAL_UARTEx_SetRxFifoThreshold>
 800397c:	1e03      	subs	r3, r0, #0
 800397e:	d001      	beq.n	8003984 <vCOMM_eUSART3Init+0x7c>
  {
    Error_Handler();
 8003980:	f7ff f9bc 	bl	8002cfc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <vCOMM_eUSART3Init+0x94>)
 8003986:	0018      	movs	r0, r3
 8003988:	f009 fa08 	bl	800cd9c <HAL_UARTEx_DisableFifoMode>
 800398c:	1e03      	subs	r3, r0, #0
 800398e:	d001      	beq.n	8003994 <vCOMM_eUSART3Init+0x8c>
  {
    Error_Handler();
 8003990:	f7ff f9b4 	bl	8002cfc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003994:	46c0      	nop			@ (mov r8, r8)
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	46c0      	nop			@ (mov r8, r8)
 800399c:	20000bd4 	.word	0x20000bd4
 80039a0:	40004800 	.word	0x40004800

080039a4 <vCOMM_eTxString_Exe>:
// Return		: none
// Author		: AK
// Date		: 01 Dec 2021
// ----------------------------------------------------------------------------
void vCOMM_eTxString_Exe(UART_HandleTypeDef* USARTx, char *pcMessage, uint16_t uiTimeOut)
{
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	1dbb      	adds	r3, r7, #6
 80039b0:	801a      	strh	r2, [r3, #0]
	uint16_t uiLen;
	uiLen = strlen(pcMessage);
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	0018      	movs	r0, r3
 80039b6:	f7fc fba5 	bl	8000104 <strlen>
 80039ba:	0002      	movs	r2, r0
 80039bc:	2116      	movs	r1, #22
 80039be:	187b      	adds	r3, r7, r1
 80039c0:	801a      	strh	r2, [r3, #0]
	if (HAL_UART_Transmit(USARTx, (uint8_t *)pcMessage, uiLen, uiTimeOut)!= HAL_OK)
 80039c2:	1dbb      	adds	r3, r7, #6
 80039c4:	881c      	ldrh	r4, [r3, #0]
 80039c6:	187b      	adds	r3, r7, r1
 80039c8:	881a      	ldrh	r2, [r3, #0]
 80039ca:	68b9      	ldr	r1, [r7, #8]
 80039cc:	68f8      	ldr	r0, [r7, #12]
 80039ce:	0023      	movs	r3, r4
 80039d0:	f007 f972 	bl	800acb8 <HAL_UART_Transmit>
 80039d4:	1e03      	subs	r3, r0, #0
 80039d6:	d001      	beq.n	80039dc <vCOMM_eTxString_Exe+0x38>
//	if (HAL_UART_Transmit_IT(USARTx, (uint8_t *)pcMessage, uiLen) != HAL_OK)
	{
		Error_Handler();
 80039d8:	f7ff f990 	bl	8002cfc <Error_Handler>
	}

	UARTData.uiUARTTxCntr = uiLen;
 80039dc:	4a05      	ldr	r2, [pc, #20]	@ (80039f4 <vCOMM_eTxString_Exe+0x50>)
 80039de:	2316      	movs	r3, #22
 80039e0:	18f9      	adds	r1, r7, r3
 80039e2:	2382      	movs	r3, #130	@ 0x82
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	8809      	ldrh	r1, [r1, #0]
 80039e8:	52d1      	strh	r1, [r2, r3]
}
 80039ea:	46c0      	nop			@ (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b007      	add	sp, #28
 80039f0:	bd90      	pop	{r4, r7, pc}
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	20000d08 	.word	0x20000d08

080039f8 <HAL_UART_RxCpltCallback>:
// Version	: -
// Author	: AK
// Date		: 01 Dec 2021
// ----------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a17      	ldr	r2, [pc, #92]	@ (8003a64 <HAL_UART_RxCpltCallback+0x6c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d128      	bne.n	8003a5c <HAL_UART_RxCpltCallback+0x64>
	{
		if (GSM_RxCntr < (GSM_BUFF_SIZE))
 8003a0a:	4b17      	ldr	r3, [pc, #92]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	2bf9      	cmp	r3, #249	@ 0xf9
 8003a10:	d814      	bhi.n	8003a3c <HAL_UART_RxCpltCallback+0x44>
		{
			GSM_Buffer[GSM_RxCntr] = GSM_RxOneByte[0];
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a14:	881b      	ldrh	r3, [r3, #0]
 8003a16:	0019      	movs	r1, r3
 8003a18:	4b13      	ldr	r3, [pc, #76]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a1a:	7a1a      	ldrb	r2, [r3, #8]
 8003a1c:	4b12      	ldr	r3, [pc, #72]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a1e:	185b      	adds	r3, r3, r1
 8003a20:	729a      	strb	r2, [r3, #10]
			GSM_RxCntr++;
 8003a22:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	3301      	adds	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a2c:	801a      	strh	r2, [r3, #0]
			GSM_Buffer[GSM_RxCntr] = 0;
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	001a      	movs	r2, r3
 8003a34:	4b0c      	ldr	r3, [pc, #48]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a36:	189b      	adds	r3, r3, r2
 8003a38:	2200      	movs	r2, #0
 8003a3a:	729a      	strb	r2, [r3, #10]
		}

		GSM_TimeOut = 0;
 8003a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a68 <HAL_UART_RxCpltCallback+0x70>)
 8003a3e:	3302      	adds	r3, #2
 8003a40:	881a      	ldrh	r2, [r3, #0]
 8003a42:	2100      	movs	r1, #0
 8003a44:	400a      	ands	r2, r1
 8003a46:	801a      	strh	r2, [r3, #0]
 8003a48:	885a      	ldrh	r2, [r3, #2]
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	805a      	strh	r2, [r3, #2]
		HAL_UART_Receive_IT(GSMComPortHandle, (uint8_t *)GSM_RxOneByte, 1);
 8003a50:	4906      	ldr	r1, [pc, #24]	@ (8003a6c <HAL_UART_RxCpltCallback+0x74>)
 8003a52:	4b07      	ldr	r3, [pc, #28]	@ (8003a70 <HAL_UART_RxCpltCallback+0x78>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	0018      	movs	r0, r3
 8003a58:	f007 f9d2 	bl	800ae00 <HAL_UART_Receive_IT>
	}
	else
	{
		;
	}
}
 8003a5c:	46c0      	nop			@ (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	b002      	add	sp, #8
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	40004800 	.word	0x40004800
 8003a68:	20000d08 	.word	0x20000d08
 8003a6c:	20000d10 	.word	0x20000d10
 8003a70:	20000bd4 	.word	0x20000bd4

08003a74 <HAL_UART_TxCpltCallback>:
  * @note   This example shows a simple way to report end of IT Tx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a04      	ldr	r2, [pc, #16]	@ (8003a94 <HAL_UART_TxCpltCallback+0x20>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d102      	bne.n	8003a8c <HAL_UART_TxCpltCallback+0x18>
	{
		GSM_TxComplete = 1;
 8003a86:	4b04      	ldr	r3, [pc, #16]	@ (8003a98 <HAL_UART_TxCpltCallback+0x24>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	719a      	strb	r2, [r3, #6]
	}
}
 8003a8c:	46c0      	nop			@ (mov r8, r8)
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	b002      	add	sp, #8
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	40004800 	.word	0x40004800
 8003a98:	20000d08 	.word	0x20000d08

08003a9c <HAL_UART_ErrorCallback>:
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *UartHandle)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
	if (UartHandle == &huart3)
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <HAL_UART_ErrorCallback+0x30>)
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_UART_ErrorCallback+0x28>
	{
		__HAL_UART_CLEAR_PEFLAG(&huart3);
 8003aac:	4b07      	ldr	r3, [pc, #28]	@ (8003acc <HAL_UART_ErrorCallback+0x30>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	621a      	str	r2, [r3, #32]
		HAL_UART_MspDeInit(&huart3);
 8003ab4:	4b05      	ldr	r3, [pc, #20]	@ (8003acc <HAL_UART_ErrorCallback+0x30>)
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f002 fbc4 	bl	8006244 <HAL_UART_MspDeInit>
		HAL_UART_MspInit(&huart3);
 8003abc:	4b03      	ldr	r3, [pc, #12]	@ (8003acc <HAL_UART_ErrorCallback+0x30>)
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f002 fb04 	bl	80060cc <HAL_UART_MspInit>
	}
}
 8003ac4:	46c0      	nop			@ (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	b002      	add	sp, #8
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	20000bd4 	.word	0x20000bd4

08003ad0 <vGEN_eLoadAndParseData_Exe>:
extern TuCANStatus		CANStatus;

//extern volatile TsCANBattData CANBattData;

void vGEN_eLoadAndParseData_Exe(char *cDataBuff)
{
 8003ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ad2:	46de      	mov	lr, fp
 8003ad4:	4657      	mov	r7, sl
 8003ad6:	464e      	mov	r6, r9
 8003ad8:	4645      	mov	r5, r8
 8003ada:	b5e0      	push	{r5, r6, r7, lr}
 8003adc:	b0bd      	sub	sp, #244	@ 0xf4
 8003ade:	af22      	add	r7, sp, #136	@ 0x88
 8003ae0:	64f8      	str	r0, [r7, #76]	@ 0x4c
    vAPP_eFeedTheWDT_Exe();
 8003ae2:	f7ff f88b 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		uint8_t ucGPSStatusSymbol;
		char cType[4], cMotorCurrent[8], cBattCurrent[8];
//		char cODO[10], cTripA[10], cTripB[10];
		float fMotorCurrent;

		if(GPSData.bGPSStatus == GPS_FIXED)
 8003ae6:	4b82      	ldr	r3, [pc, #520]	@ (8003cf0 <vGEN_eLoadAndParseData_Exe+0x220>)
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d006      	beq.n	8003afc <vGEN_eLoadAndParseData_Exe+0x2c>
		{
			ucGPSStatusSymbol = 'F';
 8003aee:	231f      	movs	r3, #31
 8003af0:	2248      	movs	r2, #72	@ 0x48
 8003af2:	189b      	adds	r3, r3, r2
 8003af4:	19db      	adds	r3, r3, r7
 8003af6:	2246      	movs	r2, #70	@ 0x46
 8003af8:	701a      	strb	r2, [r3, #0]
 8003afa:	e005      	b.n	8003b08 <vGEN_eLoadAndParseData_Exe+0x38>
		}
		else
		{
			ucGPSStatusSymbol = 'N';
 8003afc:	231f      	movs	r3, #31
 8003afe:	2248      	movs	r2, #72	@ 0x48
 8003b00:	189b      	adds	r3, r3, r2
 8003b02:	19db      	adds	r3, r3, r7
 8003b04:	224e      	movs	r2, #78	@ 0x4e
 8003b06:	701a      	strb	r2, [r3, #0]


//		fMotorCurrent = (float)CANData.uiMotorCurrent / 10;
//		sprintf(cMotorCurrent, "%0.1f", fMotorCurrent);

		if(CANData.bCurrPol == POLARITY_MINUS)
 8003b08:	4b7a      	ldr	r3, [pc, #488]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b0a:	7e5b      	ldrb	r3, [r3, #25]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00f      	beq.n	8003b30 <vGEN_eLoadAndParseData_Exe+0x60>
		{
			sprintf(cBattCurrent, "-%d", CANData.uiBattCurrent);
 8003b10:	4b78      	ldr	r3, [pc, #480]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b12:	7e9a      	ldrb	r2, [r3, #26]
 8003b14:	7edb      	ldrb	r3, [r3, #27]
 8003b16:	021b      	lsls	r3, r3, #8
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	001a      	movs	r2, r3
 8003b1e:	4976      	ldr	r1, [pc, #472]	@ (8003cf8 <vGEN_eLoadAndParseData_Exe+0x228>)
 8003b20:	2308      	movs	r3, #8
 8003b22:	2048      	movs	r0, #72	@ 0x48
 8003b24:	181b      	adds	r3, r3, r0
 8003b26:	19db      	adds	r3, r3, r7
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f00a f813 	bl	800db54 <siprintf>
 8003b2e:	e00e      	b.n	8003b4e <vGEN_eLoadAndParseData_Exe+0x7e>
		}
		else
		{
			sprintf(cBattCurrent, "%d", CANData.uiBattCurrent);
 8003b30:	4b70      	ldr	r3, [pc, #448]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b32:	7e9a      	ldrb	r2, [r3, #26]
 8003b34:	7edb      	ldrb	r3, [r3, #27]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	001a      	movs	r2, r3
 8003b3e:	496f      	ldr	r1, [pc, #444]	@ (8003cfc <vGEN_eLoadAndParseData_Exe+0x22c>)
 8003b40:	2308      	movs	r3, #8
 8003b42:	2048      	movs	r0, #72	@ 0x48
 8003b44:	181b      	adds	r3, r3, r0
 8003b46:	19db      	adds	r3, r3, r7
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f00a f803 	bl	800db54 <siprintf>

//		sprintf(cODO,		  "%d",	          (ODOData.ulOdoValInKm	  / 10));
//		sprintf(cTripA, 	  "%0.1f", ((float)ODOData.uiTripAValInKm / 10));
//		sprintf(cTripB, 	  "%0.1f", ((float)ODOData.uiTripBValInKm / 10));

		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b4e:	231f      	movs	r3, #31
 8003b50:	2248      	movs	r2, #72	@ 0x48
 8003b52:	1899      	adds	r1, r3, r2
 8003b54:	19cb      	adds	r3, r1, r7
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	64bb      	str	r3, [r7, #72]	@ 0x48
//			ODOData.uiCalRangeInKm,		// 17 //Rev 1.021 19-09-2024
	//		uiRange,					// 17 //Rev 1.021 19-09-2024
//			SWStatus.bIgnStatus,		// 18
//			ADCStatus.bMCBStatus,		// 19
//			BATTStatus.bBATTStatus,		// 20, 21: Helmet Status
			CANData.ucControllerTemp,	// 22
 8003b5a:	4b66      	ldr	r3, [pc, #408]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b5c:	222e      	movs	r2, #46	@ 0x2e
 8003b5e:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b60:	647b      	str	r3, [r7, #68]	@ 0x44
			CANData.ucSpeedInkmph,		// 23
 8003b62:	4b64      	ldr	r3, [pc, #400]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b64:	2226      	movs	r2, #38	@ 0x26
 8003b66:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b68:	643b      	str	r3, [r7, #64]	@ 0x40
			CANData.uiBattVolt,			// 24
 8003b6a:	4b62      	ldr	r3, [pc, #392]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b6c:	7dda      	ldrb	r2, [r3, #23]
 8003b6e:	7e1b      	ldrb	r3, [r3, #24]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	4313      	orrs	r3, r2
 8003b74:	b29b      	uxth	r3, r3
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
			CANData.ucBattSOC,			// 25
 8003b78:	4b5e      	ldr	r3, [pc, #376]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b7a:	2233      	movs	r2, #51	@ 0x33
 8003b7c:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
			CANData.ucBattCellMaxTemp,	// 26
 8003b80:	4b5c      	ldr	r3, [pc, #368]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b82:	2249      	movs	r2, #73	@ 0x49
 8003b84:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b86:	637b      	str	r3, [r7, #52]	@ 0x34
//			cType,						// 27
//			ucEventType,				// 28
			GPSData.cSpeed, 			// 29
			CANData.ucVehMode,			// 30
 8003b88:	4b5a      	ldr	r3, [pc, #360]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b8a:	7f9b      	ldrb	r3, [r3, #30]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b8c:	633b      	str	r3, [r7, #48]	@ 0x30
//			cMotorCurrent,				// 31
			CANData.uiRPM,				// 32
 8003b8e:	4b59      	ldr	r3, [pc, #356]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003b90:	2220      	movs	r2, #32
 8003b92:	5c9a      	ldrb	r2, [r3, r2]
 8003b94:	2121      	movs	r1, #33	@ 0x21
 8003b96:	5c5b      	ldrb	r3, [r3, r1]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	b29b      	uxth	r3, r3
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
			CANData.ucBattSOH,			// 33
 8003ba0:	4b54      	ldr	r3, [pc, #336]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003ba2:	2237      	movs	r2, #55	@ 0x37
 8003ba4:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
			cBattCurrent,				// 34
			CANData.uiNumOfCycles,		// 35
 8003ba8:	4b52      	ldr	r3, [pc, #328]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003baa:	2238      	movs	r2, #56	@ 0x38
 8003bac:	5c9a      	ldrb	r2, [r3, r2]
 8003bae:	2139      	movs	r1, #57	@ 0x39
 8003bb0:	5c5b      	ldrb	r3, [r3, r1]
 8003bb2:	021b      	lsls	r3, r3, #8
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	b29b      	uxth	r3, r3
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bb8:	627b      	str	r3, [r7, #36]	@ 0x24
			CANData.uiNumOfCycles,		// 36
 8003bba:	4a4e      	ldr	r2, [pc, #312]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bbc:	2338      	movs	r3, #56	@ 0x38
 8003bbe:	5cd1      	ldrb	r1, [r2, r3]
 8003bc0:	2339      	movs	r3, #57	@ 0x39
 8003bc2:	5cd3      	ldrb	r3, [r2, r3]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	430b      	orrs	r3, r1
 8003bc8:	b29b      	uxth	r3, r3
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bca:	623b      	str	r3, [r7, #32]
			CANData.ucBattErr1,			// 37
 8003bcc:	4b49      	ldr	r3, [pc, #292]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bce:	224f      	movs	r2, #79	@ 0x4f
 8003bd0:	5c9b      	ldrb	r3, [r3, r2]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bd2:	61fb      	str	r3, [r7, #28]
										// 43 : RV400
//			APPCONFIG.cCCID,			// 44 CCID
//			cODO,						// 45 Odo
//			cTripA, 					// 46 Trip A
//			cTripB, 					// 47 Trip B
			CANData.ucBattErr2, 		// 48
 8003bd4:	4a47      	ldr	r2, [pc, #284]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bd6:	2350      	movs	r3, #80	@ 0x50
 8003bd8:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bda:	61bb      	str	r3, [r7, #24]
			CANData.ucBattErr3, 		// 49
 8003bdc:	4a45      	ldr	r2, [pc, #276]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bde:	2351      	movs	r3, #81	@ 0x51
 8003be0:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003be2:	617b      	str	r3, [r7, #20]
			CANData.ucBattErr4, 		// 50
 8003be4:	4a43      	ldr	r2, [pc, #268]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003be6:	2352      	movs	r3, #82	@ 0x52
 8003be8:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bea:	613b      	str	r3, [r7, #16]
			CANData.ucBattErr5, 		// 51
 8003bec:	4a41      	ldr	r2, [pc, #260]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bee:	2353      	movs	r3, #83	@ 0x53
 8003bf0:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bf2:	60fb      	str	r3, [r7, #12]
			CANData.ucBattErr6, 		// 52
 8003bf4:	4a3f      	ldr	r2, [pc, #252]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bf6:	2354      	movs	r3, #84	@ 0x54
 8003bf8:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003bfa:	60bb      	str	r3, [r7, #8]
			CANData.ucBattErr7, 		// 53
 8003bfc:	4a3d      	ldr	r2, [pc, #244]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003bfe:	2355      	movs	r3, #85	@ 0x55
 8003c00:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c02:	607b      	str	r3, [r7, #4]
			CANData.ucBattErr8, 		// 54
 8003c04:	4a3b      	ldr	r2, [pc, #236]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c06:	2356      	movs	r3, #86	@ 0x56
 8003c08:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c0a:	469b      	mov	fp, r3
			CANData.ucBattErr9, 		// 55
 8003c0c:	4a39      	ldr	r2, [pc, #228]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c0e:	2357      	movs	r3, #87	@ 0x57
 8003c10:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c12:	469a      	mov	sl, r3
			CANData.ucControllerErr1,	// 56
 8003c14:	4a37      	ldr	r2, [pc, #220]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c16:	232f      	movs	r3, #47	@ 0x2f
 8003c18:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c1a:	4699      	mov	r9, r3
			CANData.ucControllerErr2,	// 57
 8003c1c:	4a35      	ldr	r2, [pc, #212]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c1e:	2330      	movs	r3, #48	@ 0x30
 8003c20:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c22:	4698      	mov	r8, r3
			CANStatus.ucImmobErr,		// 58
 8003c24:	4b36      	ldr	r3, [pc, #216]	@ (8003d00 <vGEN_eLoadAndParseData_Exe+0x230>)
 8003c26:	78db      	ldrb	r3, [r3, #3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c28:	469c      	mov	ip, r3
			CANData.ucClusterErr1,		// 59
 8003c2a:	4a32      	ldr	r2, [pc, #200]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c2c:	2358      	movs	r3, #88	@ 0x58
 8003c2e:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c30:	001e      	movs	r6, r3
			CANData.ucChargerErr1,		// 60
 8003c32:	4a30      	ldr	r2, [pc, #192]	@ (8003cf4 <vGEN_eLoadAndParseData_Exe+0x224>)
 8003c34:	2359      	movs	r3, #89	@ 0x59
 8003c36:	5cd3      	ldrb	r3, [r2, r3]
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c38:	0019      	movs	r1, r3
//			IMUData.ucHarshBrakingCntr,	// 61
//			IMUData.ucSuddenAccCntr,	// 62
//			IMUData.ucVehTiltAngle,		// 63
			APPData.uiMsgCntr);			// 99
 8003c3a:	4b32      	ldr	r3, [pc, #200]	@ (8003d04 <vGEN_eLoadAndParseData_Exe+0x234>)
 8003c3c:	789a      	ldrb	r2, [r3, #2]
 8003c3e:	78db      	ldrb	r3, [r3, #3]
 8003c40:	021b      	lsls	r3, r3, #8
 8003c42:	4313      	orrs	r3, r2
 8003c44:	b29b      	uxth	r3, r3
		sprintf(cDataBuff, "msg|1,01|49,02|%s,04|%s,06|%c,07|%s,08|N,09|%s,10|E,11|%s,12|%s,13|%s,14|0.0,15|%d,22|%d,23|%d,24|%d,25|%d,26|%d,29|%s,30|%d,32|%d,33|%d,34|%s,35|%d,36|%d,37|%d,39|72V,41|0,43|4,48|%d,49|%d,50|%d,51|%d,52|%d,53|%d,54|%d,55|%d,56|%d,57|%d,58|%d,59|%d,60|%d,99|%d;",
 8003c46:	4d30      	ldr	r5, [pc, #192]	@ (8003d08 <vGEN_eLoadAndParseData_Exe+0x238>)
 8003c48:	4a30      	ldr	r2, [pc, #192]	@ (8003d0c <vGEN_eLoadAndParseData_Exe+0x23c>)
 8003c4a:	4c31      	ldr	r4, [pc, #196]	@ (8003d10 <vGEN_eLoadAndParseData_Exe+0x240>)
 8003c4c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003c4e:	9321      	str	r3, [sp, #132]	@ 0x84
 8003c50:	9120      	str	r1, [sp, #128]	@ 0x80
 8003c52:	961f      	str	r6, [sp, #124]	@ 0x7c
 8003c54:	4661      	mov	r1, ip
 8003c56:	911e      	str	r1, [sp, #120]	@ 0x78
 8003c58:	4641      	mov	r1, r8
 8003c5a:	911d      	str	r1, [sp, #116]	@ 0x74
 8003c5c:	4649      	mov	r1, r9
 8003c5e:	911c      	str	r1, [sp, #112]	@ 0x70
 8003c60:	4651      	mov	r1, sl
 8003c62:	911b      	str	r1, [sp, #108]	@ 0x6c
 8003c64:	4659      	mov	r1, fp
 8003c66:	911a      	str	r1, [sp, #104]	@ 0x68
 8003c68:	6879      	ldr	r1, [r7, #4]
 8003c6a:	9119      	str	r1, [sp, #100]	@ 0x64
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	9118      	str	r1, [sp, #96]	@ 0x60
 8003c70:	68f9      	ldr	r1, [r7, #12]
 8003c72:	9117      	str	r1, [sp, #92]	@ 0x5c
 8003c74:	6939      	ldr	r1, [r7, #16]
 8003c76:	9116      	str	r1, [sp, #88]	@ 0x58
 8003c78:	6979      	ldr	r1, [r7, #20]
 8003c7a:	9115      	str	r1, [sp, #84]	@ 0x54
 8003c7c:	69b9      	ldr	r1, [r7, #24]
 8003c7e:	9114      	str	r1, [sp, #80]	@ 0x50
 8003c80:	69f9      	ldr	r1, [r7, #28]
 8003c82:	9113      	str	r1, [sp, #76]	@ 0x4c
 8003c84:	6a39      	ldr	r1, [r7, #32]
 8003c86:	9112      	str	r1, [sp, #72]	@ 0x48
 8003c88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c8a:	9111      	str	r1, [sp, #68]	@ 0x44
 8003c8c:	2108      	movs	r1, #8
 8003c8e:	2348      	movs	r3, #72	@ 0x48
 8003c90:	18cb      	adds	r3, r1, r3
 8003c92:	19db      	adds	r3, r3, r7
 8003c94:	9310      	str	r3, [sp, #64]	@ 0x40
 8003c96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c98:	910f      	str	r1, [sp, #60]	@ 0x3c
 8003c9a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c9c:	910e      	str	r1, [sp, #56]	@ 0x38
 8003c9e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003ca0:	910d      	str	r1, [sp, #52]	@ 0x34
 8003ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d14 <vGEN_eLoadAndParseData_Exe+0x244>)
 8003ca4:	930c      	str	r3, [sp, #48]	@ 0x30
 8003ca6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003ca8:	910b      	str	r1, [sp, #44]	@ 0x2c
 8003caa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cac:	910a      	str	r1, [sp, #40]	@ 0x28
 8003cae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8003cb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cb4:	9108      	str	r1, [sp, #32]
 8003cb6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8003cb8:	9107      	str	r1, [sp, #28]
 8003cba:	4b17      	ldr	r3, [pc, #92]	@ (8003d18 <vGEN_eLoadAndParseData_Exe+0x248>)
 8003cbc:	9306      	str	r3, [sp, #24]
 8003cbe:	4b17      	ldr	r3, [pc, #92]	@ (8003d1c <vGEN_eLoadAndParseData_Exe+0x24c>)
 8003cc0:	9305      	str	r3, [sp, #20]
 8003cc2:	4b17      	ldr	r3, [pc, #92]	@ (8003d20 <vGEN_eLoadAndParseData_Exe+0x250>)
 8003cc4:	9304      	str	r3, [sp, #16]
 8003cc6:	4b17      	ldr	r3, [pc, #92]	@ (8003d24 <vGEN_eLoadAndParseData_Exe+0x254>)
 8003cc8:	9303      	str	r3, [sp, #12]
 8003cca:	4b17      	ldr	r3, [pc, #92]	@ (8003d28 <vGEN_eLoadAndParseData_Exe+0x258>)
 8003ccc:	9302      	str	r3, [sp, #8]
 8003cce:	4b17      	ldr	r3, [pc, #92]	@ (8003d2c <vGEN_eLoadAndParseData_Exe+0x25c>)
 8003cd0:	9301      	str	r3, [sp, #4]
 8003cd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	002b      	movs	r3, r5
 8003cd8:	0021      	movs	r1, r4
 8003cda:	f009 ff3b 	bl	800db54 <siprintf>

//		GSMStatus.ucGSMCmdStatus = DATA_PARSING_DONE;
}
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b01b      	add	sp, #108	@ 0x6c
 8003ce4:	bcf0      	pop	{r4, r5, r6, r7}
 8003ce6:	46bb      	mov	fp, r7
 8003ce8:	46b2      	mov	sl, r6
 8003cea:	46a9      	mov	r9, r5
 8003cec:	46a0      	mov	r8, r4
 8003cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cf0:	20000e10 	.word	0x20000e10
 8003cf4:	20000a6c 	.word	0x20000a6c
 8003cf8:	0800ff80 	.word	0x0800ff80
 8003cfc:	0800ff84 	.word	0x0800ff84
 8003d00:	20000afc 	.word	0x20000afc
 8003d04:	20000920 	.word	0x20000920
 8003d08:	20000a75 	.word	0x20000a75
 8003d0c:	20000958 	.word	0x20000958
 8003d10:	0800ff88 	.word	0x0800ff88
 8003d14:	20000e61 	.word	0x20000e61
 8003d18:	20000e4a 	.word	0x20000e4a
 8003d1c:	20000e7d 	.word	0x20000e7d
 8003d20:	20000e59 	.word	0x20000e59
 8003d24:	20000e4f 	.word	0x20000e4f
 8003d28:	20000e3c 	.word	0x20000e3c
 8003d2c:	20000e21 	.word	0x20000e21

08003d30 <vGEN_eLoadTxRate_Exe>:
// // Return	: none
// // Author	: AK
// // Date		: 10-12-2021
// // ============================================================================
void vGEN_eLoadTxRate_Exe(void)
{
 8003d30:	b590      	push	{r4, r7, lr}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
	else
	{
//		ucHigh = ucEEPROM_eReadByte_Exe(EEPROM_ADDR_TXRATE_IGNOFF);
//		ucLow = ucEEPROM_eReadByte_Exe(EEPROM_ADDR_TXRATE_IGNOFF + 1);
	}
	TIMERData.ulTxRate = (((ucHigh << 8) | ucLow) - 60) * 1000; // 60 Sec = 60000 mS , left shift 8 changed naresh														 // TIMERData.ulTxRate = 0x01D4C0; 	// added naresh
 8003d36:	1dfb      	adds	r3, r7, #7
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	021a      	lsls	r2, r3, #8
 8003d3c:	1dbb      	adds	r3, r7, #6
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	3b3c      	subs	r3, #60	@ 0x3c
 8003d44:	001a      	movs	r2, r3
 8003d46:	0013      	movs	r3, r2
 8003d48:	015b      	lsls	r3, r3, #5
 8003d4a:	1a9b      	subs	r3, r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	189b      	adds	r3, r3, r2
 8003d50:	00db      	lsls	r3, r3, #3
 8003d52:	001a      	movs	r2, r3
 8003d54:	4b16      	ldr	r3, [pc, #88]	@ (8003db0 <vGEN_eLoadTxRate_Exe+0x80>)
 8003d56:	330e      	adds	r3, #14
 8003d58:	21ff      	movs	r1, #255	@ 0xff
 8003d5a:	4011      	ands	r1, r2
 8003d5c:	000c      	movs	r4, r1
 8003d5e:	7819      	ldrb	r1, [r3, #0]
 8003d60:	2000      	movs	r0, #0
 8003d62:	4001      	ands	r1, r0
 8003d64:	1c08      	adds	r0, r1, #0
 8003d66:	1c21      	adds	r1, r4, #0
 8003d68:	4301      	orrs	r1, r0
 8003d6a:	7019      	strb	r1, [r3, #0]
 8003d6c:	0a11      	lsrs	r1, r2, #8
 8003d6e:	20ff      	movs	r0, #255	@ 0xff
 8003d70:	4001      	ands	r1, r0
 8003d72:	000c      	movs	r4, r1
 8003d74:	7859      	ldrb	r1, [r3, #1]
 8003d76:	2000      	movs	r0, #0
 8003d78:	4001      	ands	r1, r0
 8003d7a:	1c08      	adds	r0, r1, #0
 8003d7c:	1c21      	adds	r1, r4, #0
 8003d7e:	4301      	orrs	r1, r0
 8003d80:	7059      	strb	r1, [r3, #1]
 8003d82:	0c11      	lsrs	r1, r2, #16
 8003d84:	20ff      	movs	r0, #255	@ 0xff
 8003d86:	4001      	ands	r1, r0
 8003d88:	000c      	movs	r4, r1
 8003d8a:	7899      	ldrb	r1, [r3, #2]
 8003d8c:	2000      	movs	r0, #0
 8003d8e:	4001      	ands	r1, r0
 8003d90:	1c08      	adds	r0, r1, #0
 8003d92:	1c21      	adds	r1, r4, #0
 8003d94:	4301      	orrs	r1, r0
 8003d96:	7099      	strb	r1, [r3, #2]
 8003d98:	0e10      	lsrs	r0, r2, #24
 8003d9a:	78da      	ldrb	r2, [r3, #3]
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	400a      	ands	r2, r1
 8003da0:	1c11      	adds	r1, r2, #0
 8003da2:	1c02      	adds	r2, r0, #0
 8003da4:	430a      	orrs	r2, r1
 8003da6:	70da      	strb	r2, [r3, #3]
}
 8003da8:	46c0      	nop			@ (mov r8, r8)
 8003daa:	46bd      	mov	sp, r7
 8003dac:	b003      	add	sp, #12
 8003dae:	bd90      	pop	{r4, r7, pc}
 8003db0:	200008f4 	.word	0x200008f4

08003db4 <vGPS_eInit>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGPS_eInit(void)
{
 8003db4:	b590      	push	{r4, r7, lr}
 8003db6:	b089      	sub	sp, #36	@ 0x24
 8003db8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dba:	240c      	movs	r4, #12
 8003dbc:	193b      	adds	r3, r7, r4
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	2314      	movs	r3, #20
 8003dc2:	001a      	movs	r2, r3
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	f009 ff31 	bl	800dc2c <memset>

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dca:	4b31      	ldr	r3, [pc, #196]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003dcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dce:	4b30      	ldr	r3, [pc, #192]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003dd0:	2102      	movs	r1, #2
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dd6:	4b2e      	ldr	r3, [pc, #184]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dda:	2202      	movs	r2, #2
 8003ddc:	4013      	ands	r3, r2
 8003dde:	60bb      	str	r3, [r7, #8]
 8003de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003de2:	4b2b      	ldr	r3, [pc, #172]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003de6:	4b2a      	ldr	r3, [pc, #168]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003de8:	2104      	movs	r1, #4
 8003dea:	430a      	orrs	r2, r1
 8003dec:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dee:	4b28      	ldr	r3, [pc, #160]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df2:	2204      	movs	r2, #4
 8003df4:	4013      	ands	r3, r2
 8003df6:	607b      	str	r3, [r7, #4]
 8003df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dfa:	4b25      	ldr	r3, [pc, #148]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003dfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dfe:	4b24      	ldr	r3, [pc, #144]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003e00:	2101      	movs	r1, #1
 8003e02:	430a      	orrs	r2, r1
 8003e04:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e06:	4b22      	ldr	r3, [pc, #136]	@ (8003e90 <vGPS_eInit+0xdc>)
 8003e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	603b      	str	r3, [r7, #0]
 8003e10:	683b      	ldr	r3, [r7, #0]

	HAL_GPIO_WritePin(GPS_STATUS_LED_GPIO_Port, GPS_STATUS_LED_Pin, GPIO_PIN_RESET);
 8003e12:	23a0      	movs	r3, #160	@ 0xa0
 8003e14:	05db      	lsls	r3, r3, #23
 8003e16:	2200      	movs	r2, #0
 8003e18:	2120      	movs	r1, #32
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f004 fddf 	bl	80089de <HAL_GPIO_WritePin>

	GPIO_InitStruct.Pin		= GPS_STATUS_LED_Pin;
 8003e20:	0021      	movs	r1, r4
 8003e22:	187b      	adds	r3, r7, r1
 8003e24:	2220      	movs	r2, #32
 8003e26:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode	= GPIO_MODE_OUTPUT_PP;
 8003e28:	187b      	adds	r3, r7, r1
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull		= GPIO_NOPULL;
 8003e2e:	187b      	adds	r3, r7, r1
 8003e30:	2200      	movs	r2, #0
 8003e32:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed	= GPIO_SPEED_FREQ_LOW;
 8003e34:	187b      	adds	r3, r7, r1
 8003e36:	2200      	movs	r2, #0
 8003e38:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPS_STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 8003e3a:	187a      	adds	r2, r7, r1
 8003e3c:	23a0      	movs	r3, #160	@ 0xa0
 8003e3e:	05db      	lsls	r3, r3, #23
 8003e40:	0011      	movs	r1, r2
 8003e42:	0018      	movs	r0, r3
 8003e44:	f004 fb6a 	bl	800851c <HAL_GPIO_Init>

	GPSData.bGPSPower 		= OFF;
 8003e48:	4b12      	ldr	r3, [pc, #72]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	709a      	strb	r2, [r3, #2]

	GPSData.ucGPSNotFixedCntr	= 0;
 8003e4e:	4b11      	ldr	r3, [pc, #68]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	70da      	strb	r2, [r3, #3]
	GPSData.ucGPSStatusSymbol	= GPS_NOT_FIXED_SYMBOL;
 8003e54:	4b0f      	ldr	r3, [pc, #60]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e56:	224e      	movs	r2, #78	@ 0x4e
 8003e58:	705a      	strb	r2, [r3, #1]
	GPSData.cDegLAT[0]		= 0;
 8003e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	745a      	strb	r2, [r3, #17]
	GPSData.cDegLONG[0]		= 0;
 8003e60:	4b0c      	ldr	r3, [pc, #48]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e62:	222c      	movs	r2, #44	@ 0x2c
 8003e64:	2100      	movs	r1, #0
 8003e66:	5499      	strb	r1, [r3, r2]
	GPSData.cSat[0]			= 0;
 8003e68:	4b0a      	ldr	r3, [pc, #40]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e6a:	223a      	movs	r2, #58	@ 0x3a
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	5499      	strb	r1, [r3, r2]
	GPSData.cAltitude[0]		= 0;
 8003e70:	4b08      	ldr	r3, [pc, #32]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e72:	223f      	movs	r2, #63	@ 0x3f
 8003e74:	2100      	movs	r1, #0
 8003e76:	5499      	strb	r1, [r3, r2]
	GPSData.cHeading[0]		= 0;
 8003e78:	4b06      	ldr	r3, [pc, #24]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e7a:	2249      	movs	r2, #73	@ 0x49
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	5499      	strb	r1, [r3, r2]
	GPSData.cSpeed[0]			= 0;
 8003e80:	4b04      	ldr	r3, [pc, #16]	@ (8003e94 <vGPS_eInit+0xe0>)
 8003e82:	2251      	movs	r2, #81	@ 0x51
 8003e84:	2100      	movs	r1, #0
 8003e86:	5499      	strb	r1, [r3, r2]
}
 8003e88:	46c0      	nop			@ (mov r8, r8)
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	b009      	add	sp, #36	@ 0x24
 8003e8e:	bd90      	pop	{r4, r7, pc}
 8003e90:	40021000 	.word	0x40021000
 8003e94:	20000e10 	.word	0x20000e10

08003e98 <vGPS_eStartGPS_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGPS_eStartGPS_Exe (void)
{
 8003e98:	b590      	push	{r4, r7, lr}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
	bool bStatus;

	vGPS_eEnableAGPS_Exe();
 8003e9e:	f000 f8b3 	bl	8004008 <vGPS_eEnableAGPS_Exe>
	bStatus = bGPS_eGetGPSPowerStatus_Exe ();
 8003ea2:	1dfc      	adds	r4, r7, #7
 8003ea4:	f000 f810 	bl	8003ec8 <bGPS_eGetGPSPowerStatus_Exe>
 8003ea8:	0003      	movs	r3, r0
 8003eaa:	7023      	strb	r3, [r4, #0]
	if (bStatus == OFF)
 8003eac:	1dfb      	adds	r3, r7, #7
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	4053      	eors	r3, r2
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d002      	beq.n	8003ec0 <vGPS_eStartGPS_Exe+0x28>
	{
		vGPS_eSetGPSPower_Exe (ON);
 8003eba:	2001      	movs	r0, #1
 8003ebc:	f000 f838 	bl	8003f30 <vGPS_eSetGPSPower_Exe>
	}

//	vGPS_eStoreEphemerisData_Exe();
}
 8003ec0:	46c0      	nop			@ (mov r8, r8)
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	b003      	add	sp, #12
 8003ec6:	bd90      	pop	{r4, r7, pc}

08003ec8 <bGPS_eGetGPSPowerStatus_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
bool bGPS_eGetGPSPowerStatus_Exe(void)
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
	uint8_t ucResp;
	bool bStatus;
	char *cBuff;

	bStatus = OFF;
 8003ece:	1dfb      	adds	r3, r7, #7
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	701a      	strb	r2, [r3, #0]
	ucResp = ucGSM_eProcessATCommand_Exe ((char *) cGPS_QUECTEL_eATCommandTbl[GPSATCOMMAND_GETGPSPWR], (char *)cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_QGNSSC], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8003ed4:	4b13      	ldr	r3, [pc, #76]	@ (8003f24 <bGPS_eGetGPSPowerStatus_Exe+0x5c>)
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	4b13      	ldr	r3, [pc, #76]	@ (8003f28 <bGPS_eGetGPSPowerStatus_Exe+0x60>)
 8003eda:	68d9      	ldr	r1, [r3, #12]
 8003edc:	1dbc      	adds	r4, r7, #6
 8003ede:	2396      	movs	r3, #150	@ 0x96
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	22c8      	movs	r2, #200	@ 0xc8
 8003ee4:	f000 fb52 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8003ee8:	0003      	movs	r3, r0
 8003eea:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 8003eec:	1dbb      	adds	r3, r7, #6
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d111      	bne.n	8003f18 <bGPS_eGetGPSPowerStatus_Exe+0x50>
	{
		cBuff = strchr (GSM_Buffer, ':');
 8003ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8003f2c <bGPS_eGetGPSPowerStatus_Exe+0x64>)
 8003ef6:	213a      	movs	r1, #58	@ 0x3a
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f009 fe9f 	bl	800dc3c <strchr>
 8003efe:	0003      	movs	r3, r0
 8003f00:	603b      	str	r3, [r7, #0]
		if (cBuff != NULL)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d007      	beq.n	8003f18 <bGPS_eGetGPSPowerStatus_Exe+0x50>
		{
			if (*(cBuff + 2) == '1')
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	3302      	adds	r3, #2
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2b31      	cmp	r3, #49	@ 0x31
 8003f10:	d102      	bne.n	8003f18 <bGPS_eGetGPSPowerStatus_Exe+0x50>
			{
				bStatus = ON;
 8003f12:	1dfb      	adds	r3, r7, #7
 8003f14:	2201      	movs	r2, #1
 8003f16:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return bStatus;
 8003f18:	1dfb      	adds	r3, r7, #7
 8003f1a:	781b      	ldrb	r3, [r3, #0]
}
 8003f1c:	0018      	movs	r0, r3
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	b003      	add	sp, #12
 8003f22:	bd90      	pop	{r4, r7, pc}
 8003f24:	20000000 	.word	0x20000000
 8003f28:	2000002c 	.word	0x2000002c
 8003f2c:	20000d12 	.word	0x20000d12

08003f30 <vGPS_eSetGPSPower_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGPS_eSetGPSPower_Exe(bool bGPSPwrStatus)
{
 8003f30:	b5b0      	push	{r4, r5, r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	0002      	movs	r2, r0
 8003f38:	1dfb      	adds	r3, r7, #7
 8003f3a:	701a      	strb	r2, [r3, #0]
	uint8_t ucResp;

	if (bGPSPwrStatus == ON)
 8003f3c:	1dfb      	adds	r3, r7, #7
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d014      	beq.n	8003f6e <vGPS_eSetGPSPower_Exe+0x3e>
	{
		ucResp = ucGSM_eProcessATCommand_Exe ((char *) cGPS_QUECTEL_eATCommandTbl[GPSATCOMMAND_QGPSPWR1], (char *)cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8003f44:	4b16      	ldr	r3, [pc, #88]	@ (8003fa0 <vGPS_eSetGPSPower_Exe+0x70>)
 8003f46:	6898      	ldr	r0, [r3, #8]
 8003f48:	4b16      	ldr	r3, [pc, #88]	@ (8003fa4 <vGPS_eSetGPSPower_Exe+0x74>)
 8003f4a:	6819      	ldr	r1, [r3, #0]
 8003f4c:	250f      	movs	r5, #15
 8003f4e:	197c      	adds	r4, r7, r5
 8003f50:	2396      	movs	r3, #150	@ 0x96
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	22c8      	movs	r2, #200	@ 0xc8
 8003f56:	f000 fb19 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	7023      	strb	r3, [r4, #0]
		if (ucResp == RESPONSE_MATCHING)
 8003f5e:	197b      	adds	r3, r7, r5
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d117      	bne.n	8003f96 <vGPS_eSetGPSPower_Exe+0x66>
		{
			GPSData.bGPSPower = ON;
 8003f66:	4b10      	ldr	r3, [pc, #64]	@ (8003fa8 <vGPS_eSetGPSPower_Exe+0x78>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	709a      	strb	r2, [r3, #2]
		if (ucResp == RESPONSE_MATCHING)
		{
			GPSData.bGPSPower = OFF;
		}
	}
}
 8003f6c:	e013      	b.n	8003f96 <vGPS_eSetGPSPower_Exe+0x66>
		ucResp = ucGSM_eProcessATCommand_Exe ((char *) cGPS_QUECTEL_eATCommandTbl[GPSATCOMMAND_QGPSPWR0], (char *)cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8003f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa0 <vGPS_eSetGPSPower_Exe+0x70>)
 8003f70:	6858      	ldr	r0, [r3, #4]
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <vGPS_eSetGPSPower_Exe+0x74>)
 8003f74:	6819      	ldr	r1, [r3, #0]
 8003f76:	250f      	movs	r5, #15
 8003f78:	197c      	adds	r4, r7, r5
 8003f7a:	2396      	movs	r3, #150	@ 0x96
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	22c8      	movs	r2, #200	@ 0xc8
 8003f80:	f000 fb04 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8003f84:	0003      	movs	r3, r0
 8003f86:	7023      	strb	r3, [r4, #0]
		if (ucResp == RESPONSE_MATCHING)
 8003f88:	197b      	adds	r3, r7, r5
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d102      	bne.n	8003f96 <vGPS_eSetGPSPower_Exe+0x66>
			GPSData.bGPSPower = OFF;
 8003f90:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <vGPS_eSetGPSPower_Exe+0x78>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	709a      	strb	r2, [r3, #2]
}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b004      	add	sp, #16
 8003f9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003f9e:	46c0      	nop			@ (mov r8, r8)
 8003fa0:	20000000 	.word	0x20000000
 8003fa4:	2000002c 	.word	0x2000002c
 8003fa8:	20000e10 	.word	0x20000e10

08003fac <vGPS_eReadGPSData_Exe>:
// Version	: -
// Author		: AK
// Date		: 6-12-2021
// ============================================================================
void vGPS_eReadGPSData_Exe(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	af00      	add	r7, sp, #0

	GPSData.bGPSStatus = bGPS_eGetGPSLoc_Exe();
 8003fb0:	f000 f83c 	bl	800402c <bGPS_eGetGPSLoc_Exe>
 8003fb4:	0003      	movs	r3, r0
 8003fb6:	001a      	movs	r2, r3
 8003fb8:	4b05      	ldr	r3, [pc, #20]	@ (8003fd0 <vGPS_eReadGPSData_Exe+0x24>)
 8003fba:	701a      	strb	r2, [r3, #0]

	if (GPSData.ucGPSNotFixedCntr > 50)
 8003fbc:	4b04      	ldr	r3, [pc, #16]	@ (8003fd0 <vGPS_eReadGPSData_Exe+0x24>)
 8003fbe:	78db      	ldrb	r3, [r3, #3]
 8003fc0:	2b32      	cmp	r3, #50	@ 0x32
 8003fc2:	d901      	bls.n	8003fc8 <vGPS_eReadGPSData_Exe+0x1c>
	{
		vGPS_iResetGPS_Exe ();
 8003fc4:	f000 f806 	bl	8003fd4 <vGPS_iResetGPS_Exe>
	}
	else
	{
		;
	}
}
 8003fc8:	46c0      	nop			@ (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	46c0      	nop			@ (mov r8, r8)
 8003fd0:	20000e10 	.word	0x20000e10

08003fd4 <vGPS_iResetGPS_Exe>:
		sprintf((char *)cOutBuff, "%0.7f", dTemp);
	}
}

static void vGPS_iResetGPS_Exe (void)
{
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
	bool bResp;

	bResp = bGPS_eGetGPSPowerStatus_Exe ();
 8003fda:	1dfc      	adds	r4, r7, #7
 8003fdc:	f7ff ff74 	bl	8003ec8 <bGPS_eGetGPSPowerStatus_Exe>
 8003fe0:	0003      	movs	r3, r0
 8003fe2:	7023      	strb	r3, [r4, #0]
	if (bResp == ON)
 8003fe4:	1dfb      	adds	r3, r7, #7
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <vGPS_iResetGPS_Exe+0x1e>
	{
		vGPS_eSetGPSPower_Exe(OFF);
 8003fec:	2000      	movs	r0, #0
 8003fee:	f7ff ff9f 	bl	8003f30 <vGPS_eSetGPSPower_Exe>
	}
	vGPS_eStartGPS_Exe();
 8003ff2:	f7ff ff51 	bl	8003e98 <vGPS_eStartGPS_Exe>
	GPSData.ucGPSNotFixedCntr = 0;
 8003ff6:	4b03      	ldr	r3, [pc, #12]	@ (8004004 <vGPS_iResetGPS_Exe+0x30>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	70da      	strb	r2, [r3, #3]
}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b003      	add	sp, #12
 8004002:	bd90      	pop	{r4, r7, pc}
 8004004:	20000e10 	.word	0x20000e10

08004008 <vGPS_eEnableAGPS_Exe>:
// Version	: -
// Author	: AK
// Date		: 7-12-2021
// ============================================================================
void vGPS_eEnableAGPS_Exe(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
	ucGSM_eProcessATCommand_Exe ((char *) cGPS_QUECTEL_eATCommandTbl[GPSATCOMMAND_QAGPS1], (char *)cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 800400c:	4b05      	ldr	r3, [pc, #20]	@ (8004024 <vGPS_eEnableAGPS_Exe+0x1c>)
 800400e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004010:	4b05      	ldr	r3, [pc, #20]	@ (8004028 <vGPS_eEnableAGPS_Exe+0x20>)
 8004012:	6819      	ldr	r1, [r3, #0]
 8004014:	2396      	movs	r3, #150	@ 0x96
 8004016:	005b      	lsls	r3, r3, #1
 8004018:	22c8      	movs	r2, #200	@ 0xc8
 800401a:	f000 fab7 	bl	800458c <ucGSM_eProcessATCommand_Exe>
}
 800401e:	46c0      	nop			@ (mov r8, r8)
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000000 	.word	0x20000000
 8004028:	2000002c 	.word	0x2000002c

0800402c <bGPS_eGetGPSLoc_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-122021
// ============================================================================
bool bGPS_eGetGPSLoc_Exe(void)
{
 800402c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
	uint8_t ucResp, ucFlag1;
	bool bFlag;
	char *pcStartAdr, *pcBuffAdr, *pcBuffAdr1;

	bFlag  	= GPS_NOT_FIXED;
 8004032:	250e      	movs	r5, #14
 8004034:	197b      	adds	r3, r7, r5
 8004036:	2200      	movs	r2, #0
 8004038:	701a      	strb	r2, [r3, #0]
	ucFlag1	= GPS_NOT_FIXED_SYMBOL;
 800403a:	260f      	movs	r6, #15
 800403c:	19bb      	adds	r3, r7, r6
 800403e:	224e      	movs	r2, #78	@ 0x4e
 8004040:	701a      	strb	r2, [r3, #0]
	ucResp = ucGSM_eProcessATCommand_Exe ((char *) cGPS_QUECTEL_eATCommandTbl[GPSATCOMMAND_QGPSLOC2], (char *)cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_QGPSLOC], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004042:	4ba7      	ldr	r3, [pc, #668]	@ (80042e0 <bGPS_eGetGPSLoc_Exe+0x2b4>)
 8004044:	6998      	ldr	r0, [r3, #24]
 8004046:	4ba7      	ldr	r3, [pc, #668]	@ (80042e4 <bGPS_eGetGPSLoc_Exe+0x2b8>)
 8004048:	6999      	ldr	r1, [r3, #24]
 800404a:	230d      	movs	r3, #13
 800404c:	18fc      	adds	r4, r7, r3
 800404e:	2396      	movs	r3, #150	@ 0x96
 8004050:	005b      	lsls	r3, r3, #1
 8004052:	22c8      	movs	r2, #200	@ 0xc8
 8004054:	f000 fa9a 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8004058:	0003      	movs	r3, r0
 800405a:	7023      	strb	r3, [r4, #0]
	if(ucResp == RESPONSE_MATCHING)
 800405c:	230d      	movs	r3, #13
 800405e:	18fb      	adds	r3, r7, r3
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d000      	beq.n	8004068 <bGPS_eGetGPSLoc_Exe+0x3c>
 8004066:	e0fd      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
	{
		pcStartAdr = pucUTL_eSearchChar_Exe (',', 1, GSM_Buffer);
 8004068:	4b9f      	ldr	r3, [pc, #636]	@ (80042e8 <bGPS_eGetGPSLoc_Exe+0x2bc>)
 800406a:	001a      	movs	r2, r3
 800406c:	2101      	movs	r1, #1
 800406e:	202c      	movs	r0, #44	@ 0x2c
 8004070:	f001 fe68 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 8004074:	0003      	movs	r3, r0
 8004076:	60bb      	str	r3, [r7, #8]
		if(pcStartAdr != 0)
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d100      	bne.n	8004080 <bGPS_eGetGPSLoc_Exe+0x54>
 800407e:	e0f1      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
		{
			pcStartAdr++;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	3301      	adds	r3, #1
 8004084:	60bb      	str	r3, [r7, #8]

			// LAT
			pcBuffAdr = pucUTL_eSearchChar_Exe (',', 1, pcStartAdr);
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	001a      	movs	r2, r3
 800408a:	2101      	movs	r1, #1
 800408c:	202c      	movs	r0, #44	@ 0x2c
 800408e:	f001 fe59 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 8004092:	0003      	movs	r3, r0
 8004094:	607b      	str	r3, [r7, #4]
			if(pcBuffAdr != 0)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d100      	bne.n	800409e <bGPS_eGetGPSLoc_Exe+0x72>
 800409c:	e0e2      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
			{
				*pcBuffAdr = '\0';
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	701a      	strb	r2, [r3, #0]
				strcpy (GPSData.cDegLAT, pcStartAdr);
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	4b91      	ldr	r3, [pc, #580]	@ (80042ec <bGPS_eGetGPSLoc_Exe+0x2c0>)
 80040a8:	0011      	movs	r1, r2
 80040aa:	0018      	movs	r0, r3
 80040ac:	f009 fe69 	bl	800dd82 <strcpy>
				*pcBuffAdr = ',';
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	222c      	movs	r2, #44	@ 0x2c
 80040b4:	701a      	strb	r2, [r3, #0]

				// LONG
				pcBuffAdr++;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3301      	adds	r3, #1
 80040ba:	607b      	str	r3, [r7, #4]
				pcBuffAdr1 = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	001a      	movs	r2, r3
 80040c0:	2101      	movs	r1, #1
 80040c2:	202c      	movs	r0, #44	@ 0x2c
 80040c4:	f001 fe3e 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 80040c8:	0003      	movs	r3, r0
 80040ca:	603b      	str	r3, [r7, #0]
				if(pcBuffAdr1 != 0)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d100      	bne.n	80040d4 <bGPS_eGetGPSLoc_Exe+0xa8>
 80040d2:	e0c7      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
				{
					*pcBuffAdr1 = '\0';
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]
					strcpy (GPSData.cDegLONG, pcBuffAdr);
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	4b84      	ldr	r3, [pc, #528]	@ (80042f0 <bGPS_eGetGPSLoc_Exe+0x2c4>)
 80040de:	0011      	movs	r1, r2
 80040e0:	0018      	movs	r0, r3
 80040e2:	f009 fe4e 	bl	800dd82 <strcpy>
					*pcBuffAdr1 = ',';
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	222c      	movs	r2, #44	@ 0x2c
 80040ea:	701a      	strb	r2, [r3, #0]

					// HDOP
					pcBuffAdr1++;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	3301      	adds	r3, #1
 80040f0:	603b      	str	r3, [r7, #0]
					pcBuffAdr = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr1);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	001a      	movs	r2, r3
 80040f6:	2101      	movs	r1, #1
 80040f8:	202c      	movs	r0, #44	@ 0x2c
 80040fa:	f001 fe23 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 80040fe:	0003      	movs	r3, r0
 8004100:	607b      	str	r3, [r7, #4]
					if(pcBuffAdr != 0)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d100      	bne.n	800410a <bGPS_eGetGPSLoc_Exe+0xde>
 8004108:	e0ac      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
					{
						*pcBuffAdr = '\0';
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	701a      	strb	r2, [r3, #0]
						strcpy (GPSData.cHDOP, pcBuffAdr1);
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	4b78      	ldr	r3, [pc, #480]	@ (80042f4 <bGPS_eGetGPSLoc_Exe+0x2c8>)
 8004114:	0011      	movs	r1, r2
 8004116:	0018      	movs	r0, r3
 8004118:	f009 fe33 	bl	800dd82 <strcpy>
						*pcBuffAdr = ',';
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	222c      	movs	r2, #44	@ 0x2c
 8004120:	701a      	strb	r2, [r3, #0]

						// Altitude
						pcBuffAdr++;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	3301      	adds	r3, #1
 8004126:	607b      	str	r3, [r7, #4]
						pcBuffAdr1 = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	001a      	movs	r2, r3
 800412c:	2101      	movs	r1, #1
 800412e:	202c      	movs	r0, #44	@ 0x2c
 8004130:	f001 fe08 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 8004134:	0003      	movs	r3, r0
 8004136:	603b      	str	r3, [r7, #0]
						if(pcBuffAdr1 != 0)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d100      	bne.n	8004140 <bGPS_eGetGPSLoc_Exe+0x114>
 800413e:	e091      	b.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
						{
							*pcBuffAdr1 = '\0';
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
							strcpy (GPSData.cAltitude, pcBuffAdr);
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	4b6b      	ldr	r3, [pc, #428]	@ (80042f8 <bGPS_eGetGPSLoc_Exe+0x2cc>)
 800414a:	0011      	movs	r1, r2
 800414c:	0018      	movs	r0, r3
 800414e:	f009 fe18 	bl	800dd82 <strcpy>
							*pcBuffAdr1 = ',';
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	222c      	movs	r2, #44	@ 0x2c
 8004156:	701a      	strb	r2, [r3, #0]

							// Fix: 2 for 2D, 3 for 3D
							pcBuffAdr1++;
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	3301      	adds	r3, #1
 800415c:	603b      	str	r3, [r7, #0]
							pcBuffAdr = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr1);
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	001a      	movs	r2, r3
 8004162:	2101      	movs	r1, #1
 8004164:	202c      	movs	r0, #44	@ 0x2c
 8004166:	f001 fded 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 800416a:	0003      	movs	r3, r0
 800416c:	607b      	str	r3, [r7, #4]
							if(pcBuffAdr != 0)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d077      	beq.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
							{
								*pcBuffAdr = '\0';
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	701a      	strb	r2, [r3, #0]
								strcpy (GPSData.cFix, pcBuffAdr1);
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	4b5f      	ldr	r3, [pc, #380]	@ (80042fc <bGPS_eGetGPSLoc_Exe+0x2d0>)
 800417e:	0011      	movs	r1, r2
 8004180:	0018      	movs	r0, r3
 8004182:	f009 fdfe 	bl	800dd82 <strcpy>
								*pcBuffAdr = ',';
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	222c      	movs	r2, #44	@ 0x2c
 800418a:	701a      	strb	r2, [r3, #0]

								// COG, Course over ground
								pcBuffAdr++;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	3301      	adds	r3, #1
 8004190:	607b      	str	r3, [r7, #4]
								pcBuffAdr1 = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	001a      	movs	r2, r3
 8004196:	2101      	movs	r1, #1
 8004198:	202c      	movs	r0, #44	@ 0x2c
 800419a:	f001 fdd3 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 800419e:	0003      	movs	r3, r0
 80041a0:	603b      	str	r3, [r7, #0]
								if(pcBuffAdr1 != 0)
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d05d      	beq.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
								{
									*pcBuffAdr1 = '\0';
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2200      	movs	r2, #0
 80041ac:	701a      	strb	r2, [r3, #0]
									strcpy (GPSData.cHeading, pcBuffAdr);
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	4b53      	ldr	r3, [pc, #332]	@ (8004300 <bGPS_eGetGPSLoc_Exe+0x2d4>)
 80041b2:	0011      	movs	r1, r2
 80041b4:	0018      	movs	r0, r3
 80041b6:	f009 fde4 	bl	800dd82 <strcpy>
									*pcBuffAdr1 = ',';
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	222c      	movs	r2, #44	@ 0x2c
 80041be:	701a      	strb	r2, [r3, #0]

									// Speed in kmph
									pcBuffAdr1++;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	3301      	adds	r3, #1
 80041c4:	603b      	str	r3, [r7, #0]
									pcBuffAdr = pucUTL_eSearchChar_Exe (',', 1, pcBuffAdr1);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	001a      	movs	r2, r3
 80041ca:	2101      	movs	r1, #1
 80041cc:	202c      	movs	r0, #44	@ 0x2c
 80041ce:	f001 fdb9 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 80041d2:	0003      	movs	r3, r0
 80041d4:	607b      	str	r3, [r7, #4]
									if(pcBuffAdr != 0)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d043      	beq.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
									{
										*pcBuffAdr = '\0';
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	701a      	strb	r2, [r3, #0]
										strcpy (GPSData.cSpeed, pcBuffAdr1);
 80041e2:	683a      	ldr	r2, [r7, #0]
 80041e4:	4b47      	ldr	r3, [pc, #284]	@ (8004304 <bGPS_eGetGPSLoc_Exe+0x2d8>)
 80041e6:	0011      	movs	r1, r2
 80041e8:	0018      	movs	r0, r3
 80041ea:	f009 fdca 	bl	800dd82 <strcpy>
										*pcBuffAdr = ',';
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	222c      	movs	r2, #44	@ 0x2c
 80041f2:	701a      	strb	r2, [r3, #0]

										// SAT
										pcBuffAdr++;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3301      	adds	r3, #1
 80041f8:	607b      	str	r3, [r7, #4]
										pcBuffAdr1 = pucUTL_eSearchChar_Exe (',', 2, pcBuffAdr);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	001a      	movs	r2, r3
 80041fe:	2102      	movs	r1, #2
 8004200:	202c      	movs	r0, #44	@ 0x2c
 8004202:	f001 fd9f 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 8004206:	0003      	movs	r3, r0
 8004208:	603b      	str	r3, [r7, #0]
										if(pcBuffAdr1 != 0)
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d029      	beq.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
										{
											pcBuffAdr1++;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	3301      	adds	r3, #1
 8004214:	603b      	str	r3, [r7, #0]
											pcBuffAdr = pucUTL_eSearchChar_Exe ('\r', 1, pcBuffAdr1);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	001a      	movs	r2, r3
 800421a:	2101      	movs	r1, #1
 800421c:	200d      	movs	r0, #13
 800421e:	f001 fd91 	bl	8005d44 <pucUTL_eSearchChar_Exe>
 8004222:	0003      	movs	r3, r0
 8004224:	607b      	str	r3, [r7, #4]
											if(pcBuffAdr != 0)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d01b      	beq.n	8004264 <bGPS_eGetGPSLoc_Exe+0x238>
											{
												*pcBuffAdr = '\0';
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	701a      	strb	r2, [r3, #0]
												strcpy (GPSData.cSat, pcBuffAdr1);
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	4b34      	ldr	r3, [pc, #208]	@ (8004308 <bGPS_eGetGPSLoc_Exe+0x2dc>)
 8004236:	0011      	movs	r1, r2
 8004238:	0018      	movs	r0, r3
 800423a:	f009 fda2 	bl	800dd82 <strcpy>
												*pcBuffAdr = '\r';
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	220d      	movs	r2, #13
 8004242:	701a      	strb	r2, [r3, #0]

												ucFlag1	= GPS_FIXED_SYMBOL;
 8004244:	19bb      	adds	r3, r7, r6
 8004246:	2246      	movs	r2, #70	@ 0x46
 8004248:	701a      	strb	r2, [r3, #0]
												bFlag		= GPS_FIXED;
 800424a:	197b      	adds	r3, r7, r5
 800424c:	2201      	movs	r2, #1
 800424e:	701a      	strb	r2, [r3, #0]

												HAL_GPIO_WritePin(GPS_STATUS_LED_GPIO_Port, GPS_STATUS_LED_Pin, GPIO_PIN_SET);
 8004250:	23a0      	movs	r3, #160	@ 0xa0
 8004252:	05db      	lsls	r3, r3, #23
 8004254:	2201      	movs	r2, #1
 8004256:	2120      	movs	r1, #32
 8004258:	0018      	movs	r0, r3
 800425a:	f004 fbc0 	bl	80089de <HAL_GPIO_WritePin>

												GPSData.ucGPSNotFixedCntr = 0;
 800425e:	4b2b      	ldr	r3, [pc, #172]	@ (800430c <bGPS_eGetGPSLoc_Exe+0x2e0>)
 8004260:	2200      	movs	r2, #0
 8004262:	70da      	strb	r2, [r3, #3]
				}
			}
		}
	}

	GPSData.ucGPSStatusSymbol = ucFlag1;
 8004264:	4b29      	ldr	r3, [pc, #164]	@ (800430c <bGPS_eGetGPSLoc_Exe+0x2e0>)
 8004266:	220f      	movs	r2, #15
 8004268:	18ba      	adds	r2, r7, r2
 800426a:	7812      	ldrb	r2, [r2, #0]
 800426c:	705a      	strb	r2, [r3, #1]

	if(bFlag == GPS_NOT_FIXED)
 800426e:	230e      	movs	r3, #14
 8004270:	18fb      	adds	r3, r7, r3
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	2201      	movs	r2, #1
 8004276:	4053      	eors	r3, r2
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d028      	beq.n	80042d0 <bGPS_eGetGPSLoc_Exe+0x2a4>
	{
		GPSData.ucGPSNotFixedCntr++;
 800427e:	4b23      	ldr	r3, [pc, #140]	@ (800430c <bGPS_eGetGPSLoc_Exe+0x2e0>)
 8004280:	78db      	ldrb	r3, [r3, #3]
 8004282:	3301      	adds	r3, #1
 8004284:	b2da      	uxtb	r2, r3
 8004286:	4b21      	ldr	r3, [pc, #132]	@ (800430c <bGPS_eGetGPSLoc_Exe+0x2e0>)
 8004288:	70da      	strb	r2, [r3, #3]

		HAL_GPIO_WritePin(GPS_STATUS_LED_GPIO_Port, GPS_STATUS_LED_Pin, GPIO_PIN_RESET);
 800428a:	23a0      	movs	r3, #160	@ 0xa0
 800428c:	05db      	lsls	r3, r3, #23
 800428e:	2200      	movs	r2, #0
 8004290:	2120      	movs	r1, #32
 8004292:	0018      	movs	r0, r3
 8004294:	f004 fba3 	bl	80089de <HAL_GPIO_WritePin>

		strcpy(GPSData.cDegLAT,   	cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_MINUS99]);
 8004298:	4b12      	ldr	r3, [pc, #72]	@ (80042e4 <bGPS_eGetGPSLoc_Exe+0x2b8>)
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	4b13      	ldr	r3, [pc, #76]	@ (80042ec <bGPS_eGetGPSLoc_Exe+0x2c0>)
 800429e:	0011      	movs	r1, r2
 80042a0:	0018      	movs	r0, r3
 80042a2:	f009 fd6e 	bl	800dd82 <strcpy>
		strcpy(GPSData.cDegLONG,	cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_MINUS99]);
 80042a6:	4b0f      	ldr	r3, [pc, #60]	@ (80042e4 <bGPS_eGetGPSLoc_Exe+0x2b8>)
 80042a8:	695a      	ldr	r2, [r3, #20]
 80042aa:	4b11      	ldr	r3, [pc, #68]	@ (80042f0 <bGPS_eGetGPSLoc_Exe+0x2c4>)
 80042ac:	0011      	movs	r1, r2
 80042ae:	0018      	movs	r0, r3
 80042b0:	f009 fd67 	bl	800dd82 <strcpy>
		strcpy(GPSData.cSat,	  	cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_MINUS99]);
 80042b4:	4b0b      	ldr	r3, [pc, #44]	@ (80042e4 <bGPS_eGetGPSLoc_Exe+0x2b8>)
 80042b6:	695a      	ldr	r2, [r3, #20]
 80042b8:	4b13      	ldr	r3, [pc, #76]	@ (8004308 <bGPS_eGetGPSLoc_Exe+0x2dc>)
 80042ba:	0011      	movs	r1, r2
 80042bc:	0018      	movs	r0, r3
 80042be:	f009 fd60 	bl	800dd82 <strcpy>
		strcpy(GPSData.cSpeed,    		cGPS_QUECTEL_eATResponseTbl[GPSATRESPONSE_MINUS99]);
 80042c2:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <bGPS_eGetGPSLoc_Exe+0x2b8>)
 80042c4:	695a      	ldr	r2, [r3, #20]
 80042c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004304 <bGPS_eGetGPSLoc_Exe+0x2d8>)
 80042c8:	0011      	movs	r1, r2
 80042ca:	0018      	movs	r0, r3
 80042cc:	f009 fd59 	bl	800dd82 <strcpy>
	}
	return bFlag;
 80042d0:	230e      	movs	r3, #14
 80042d2:	18fb      	adds	r3, r7, r3
 80042d4:	781b      	ldrb	r3, [r3, #0]
}
 80042d6:	0018      	movs	r0, r3
 80042d8:	46bd      	mov	sp, r7
 80042da:	b005      	add	sp, #20
 80042dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042de:	46c0      	nop			@ (mov r8, r8)
 80042e0:	20000000 	.word	0x20000000
 80042e4:	2000002c 	.word	0x2000002c
 80042e8:	20000d12 	.word	0x20000d12
 80042ec:	20000e21 	.word	0x20000e21
 80042f0:	20000e3c 	.word	0x20000e3c
 80042f4:	20000e7d 	.word	0x20000e7d
 80042f8:	20000e4f 	.word	0x20000e4f
 80042fc:	20000e89 	.word	0x20000e89
 8004300:	20000e59 	.word	0x20000e59
 8004304:	20000e61 	.word	0x20000e61
 8004308:	20000e4a 	.word	0x20000e4a
 800430c:	20000e10 	.word	0x20000e10

08004310 <vGSM_eInit>:
// Version	: -
// Author		: AK
// Date		: 02-12-2021
// ============================================================================
void vGSM_eInit(void)
{
 8004310:	b5b0      	push	{r4, r5, r7, lr}
 8004312:	b08a      	sub	sp, #40	@ 0x28
 8004314:	af00      	add	r7, sp, #0
	const char cVal[] = "0";
 8004316:	2524      	movs	r5, #36	@ 0x24
 8004318:	197b      	adds	r3, r7, r5
 800431a:	2230      	movs	r2, #48	@ 0x30
 800431c:	801a      	strh	r2, [r3, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800431e:	2410      	movs	r4, #16
 8004320:	193b      	adds	r3, r7, r4
 8004322:	0018      	movs	r0, r3
 8004324:	2314      	movs	r3, #20
 8004326:	001a      	movs	r2, r3
 8004328:	2100      	movs	r1, #0
 800432a:	f009 fc7f 	bl	800dc2c <memset>

	// GPIO Ports Clock Enable
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800432e:	4b53      	ldr	r3, [pc, #332]	@ (800447c <vGSM_eInit+0x16c>)
 8004330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004332:	4b52      	ldr	r3, [pc, #328]	@ (800447c <vGSM_eInit+0x16c>)
 8004334:	2101      	movs	r1, #1
 8004336:	430a      	orrs	r2, r1
 8004338:	635a      	str	r2, [r3, #52]	@ 0x34
 800433a:	4b50      	ldr	r3, [pc, #320]	@ (800447c <vGSM_eInit+0x16c>)
 800433c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800433e:	2201      	movs	r2, #1
 8004340:	4013      	ands	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
 8004344:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004346:	4b4d      	ldr	r3, [pc, #308]	@ (800447c <vGSM_eInit+0x16c>)
 8004348:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800434a:	4b4c      	ldr	r3, [pc, #304]	@ (800447c <vGSM_eInit+0x16c>)
 800434c:	2102      	movs	r1, #2
 800434e:	430a      	orrs	r2, r1
 8004350:	635a      	str	r2, [r3, #52]	@ 0x34
 8004352:	4b4a      	ldr	r3, [pc, #296]	@ (800447c <vGSM_eInit+0x16c>)
 8004354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004356:	2202      	movs	r2, #2
 8004358:	4013      	ands	r3, r2
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800435e:	4b47      	ldr	r3, [pc, #284]	@ (800447c <vGSM_eInit+0x16c>)
 8004360:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004362:	4b46      	ldr	r3, [pc, #280]	@ (800447c <vGSM_eInit+0x16c>)
 8004364:	2104      	movs	r1, #4
 8004366:	430a      	orrs	r2, r1
 8004368:	635a      	str	r2, [r3, #52]	@ 0x34
 800436a:	4b44      	ldr	r3, [pc, #272]	@ (800447c <vGSM_eInit+0x16c>)
 800436c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436e:	2204      	movs	r2, #4
 8004370:	4013      	ands	r3, r2
 8004372:	607b      	str	r3, [r7, #4]
 8004374:	687b      	ldr	r3, [r7, #4]

	// Configure GPIO pin Output Level
	HAL_GPIO_WritePin(GPIOA, GSM_RESET_Pin |GSM_PWRKEY_Pin |GSM_SUPPLY_CONTROL_Pin, GPIO_PIN_RESET);
 8004376:	23a0      	movs	r3, #160	@ 0xa0
 8004378:	05db      	lsls	r3, r3, #23
 800437a:	2200      	movs	r2, #0
 800437c:	210b      	movs	r1, #11
 800437e:	0018      	movs	r0, r3
 8004380:	f004 fb2d 	bl	80089de <HAL_GPIO_WritePin>

	// Configure GPIO pins : GSM_RESET_Pin GSM_PWRKEY_Pin GSM_DTR_Pin
	GPIO_InitStruct.Pin		= GSM_RESET_Pin |GSM_PWRKEY_Pin | GSM_SUPPLY_CONTROL_Pin;
 8004384:	193b      	adds	r3, r7, r4
 8004386:	220b      	movs	r2, #11
 8004388:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode	= GPIO_MODE_OUTPUT_PP;
 800438a:	193b      	adds	r3, r7, r4
 800438c:	2201      	movs	r2, #1
 800438e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull		= GPIO_NOPULL;
 8004390:	193b      	adds	r3, r7, r4
 8004392:	2200      	movs	r2, #0
 8004394:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed	= GPIO_SPEED_FREQ_LOW;
 8004396:	193b      	adds	r3, r7, r4
 8004398:	2200      	movs	r2, #0
 800439a:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800439c:	193a      	adds	r2, r7, r4
 800439e:	23a0      	movs	r3, #160	@ 0xa0
 80043a0:	05db      	lsls	r3, r3, #23
 80043a2:	0011      	movs	r1, r2
 80043a4:	0018      	movs	r0, r3
 80043a6:	f004 f8b9 	bl	800851c <HAL_GPIO_Init>

	// Configure GPIO pin : GSM_RI_EXTI1_Pin
	GPIO_InitStruct.Pin		= GSM_RI_IN_Pin;
 80043aa:	0021      	movs	r1, r4
 80043ac:	187b      	adds	r3, r7, r1
 80043ae:	2204      	movs	r2, #4
 80043b0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode	= GPIO_MODE_IT_RISING_FALLING;
 80043b2:	187b      	adds	r3, r7, r1
 80043b4:	22c4      	movs	r2, #196	@ 0xc4
 80043b6:	0392      	lsls	r2, r2, #14
 80043b8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull		= GPIO_NOPULL;
 80043ba:	187b      	adds	r3, r7, r1
 80043bc:	2200      	movs	r2, #0
 80043be:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GSM_RI_IN_GPIO_Port, &GPIO_InitStruct);
 80043c0:	187b      	adds	r3, r7, r1
 80043c2:	4a2f      	ldr	r2, [pc, #188]	@ (8004480 <vGSM_eInit+0x170>)
 80043c4:	0019      	movs	r1, r3
 80043c6:	0010      	movs	r0, r2
 80043c8:	f004 f8a8 	bl	800851c <HAL_GPIO_Init>

	// EXTI interrupt init
	  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80043cc:	2200      	movs	r2, #0
 80043ce:	2100      	movs	r1, #0
 80043d0:	2006      	movs	r0, #6
 80043d2:	f002 ffeb 	bl	80073ac <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80043d6:	2006      	movs	r0, #6
 80043d8:	f002 fffd 	bl	80073d6 <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80043dc:	2200      	movs	r2, #0
 80043de:	2100      	movs	r1, #0
 80043e0:	2007      	movs	r0, #7
 80043e2:	f002 ffe3 	bl	80073ac <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80043e6:	2007      	movs	r0, #7
 80043e8:	f002 fff5 	bl	80073d6 <HAL_NVIC_EnableIRQ>

	strcpy((char *)GSMHealth.cSignalLevel, cVal);
 80043ec:	197a      	adds	r2, r7, r5
 80043ee:	4b25      	ldr	r3, [pc, #148]	@ (8004484 <vGSM_eInit+0x174>)
 80043f0:	0011      	movs	r1, r2
 80043f2:	0018      	movs	r0, r3
 80043f4:	f009 fcc5 	bl	800dd82 <strcpy>
	GSMHealth.ucNoResponseCntr		= 0;
 80043f8:	4b23      	ldr	r3, [pc, #140]	@ (8004488 <vGSM_eInit+0x178>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	701a      	strb	r2, [r3, #0]
	GSMHealth.ucErrorCntr			= 0;
 80043fe:	4b22      	ldr	r3, [pc, #136]	@ (8004488 <vGSM_eInit+0x178>)
 8004400:	2200      	movs	r2, #0
 8004402:	709a      	strb	r2, [r3, #2]
	GSMHealth.ucNoSocketCntr		= 0;
 8004404:	4b20      	ldr	r3, [pc, #128]	@ (8004488 <vGSM_eInit+0x178>)
 8004406:	2200      	movs	r2, #0
 8004408:	705a      	strb	r2, [r3, #1]

	GSMHealth.ucOperator  			= NO_OPERATOR;
 800440a:	4b1f      	ldr	r3, [pc, #124]	@ (8004488 <vGSM_eInit+0x178>)
 800440c:	2200      	movs	r2, #0
 800440e:	73da      	strb	r2, [r3, #15]
	GSMData.bSMSReceived			= FALSE;
 8004410:	4b1e      	ldr	r3, [pc, #120]	@ (800448c <vGSM_eInit+0x17c>)
 8004412:	2200      	movs	r2, #0
 8004414:	709a      	strb	r2, [r3, #2]
	GSMData.ucPendingSMS			= 0;
 8004416:	4b1d      	ldr	r3, [pc, #116]	@ (800448c <vGSM_eInit+0x17c>)
 8004418:	2200      	movs	r2, #0
 800441a:	701a      	strb	r2, [r3, #0]
	GSMHealth.bRIDetected			= FALSE;
 800441c:	4b1a      	ldr	r3, [pc, #104]	@ (8004488 <vGSM_eInit+0x178>)
 800441e:	2200      	movs	r2, #0
 8004420:	759a      	strb	r2, [r3, #22]

	GSMHealth.ucPowerDownStatus 	= GSM_ACTIVE;
 8004422:	4b19      	ldr	r3, [pc, #100]	@ (8004488 <vGSM_eInit+0x178>)
 8004424:	2200      	movs	r2, #0
 8004426:	74da      	strb	r2, [r3, #19]
	GSMHealth.ucGSMRebootRequired	= 0;
 8004428:	4b17      	ldr	r3, [pc, #92]	@ (8004488 <vGSM_eInit+0x178>)
 800442a:	2200      	movs	r2, #0
 800442c:	75da      	strb	r2, [r3, #23]

	vCOMM_eUSART3Init();
 800442e:	f7ff fa6b 	bl	8003908 <vCOMM_eUSART3Init>
	HAL_UART_Receive_IT(GSMComPortHandle, (uint8_t *)GSM_RxOneByte, 1);
 8004432:	4917      	ldr	r1, [pc, #92]	@ (8004490 <vGSM_eInit+0x180>)
 8004434:	4b17      	ldr	r3, [pc, #92]	@ (8004494 <vGSM_eInit+0x184>)
 8004436:	2201      	movs	r2, #1
 8004438:	0018      	movs	r0, r3
 800443a:	f006 fce1 	bl	800ae00 <HAL_UART_Receive_IT>
	GSM_RxCntr	= 0;
 800443e:	4b16      	ldr	r3, [pc, #88]	@ (8004498 <vGSM_eInit+0x188>)
 8004440:	781a      	ldrb	r2, [r3, #0]
 8004442:	2100      	movs	r1, #0
 8004444:	400a      	ands	r2, r1
 8004446:	701a      	strb	r2, [r3, #0]
 8004448:	785a      	ldrb	r2, [r3, #1]
 800444a:	2100      	movs	r1, #0
 800444c:	400a      	ands	r2, r1
 800444e:	705a      	strb	r2, [r3, #1]
	GSM_TimeOut	= 0;
 8004450:	4b11      	ldr	r3, [pc, #68]	@ (8004498 <vGSM_eInit+0x188>)
 8004452:	3302      	adds	r3, #2
 8004454:	781a      	ldrb	r2, [r3, #0]
 8004456:	2100      	movs	r1, #0
 8004458:	400a      	ands	r2, r1
 800445a:	701a      	strb	r2, [r3, #0]
 800445c:	785a      	ldrb	r2, [r3, #1]
 800445e:	2100      	movs	r1, #0
 8004460:	400a      	ands	r2, r1
 8004462:	705a      	strb	r2, [r3, #1]
 8004464:	789a      	ldrb	r2, [r3, #2]
 8004466:	2100      	movs	r1, #0
 8004468:	400a      	ands	r2, r1
 800446a:	709a      	strb	r2, [r3, #2]
 800446c:	78da      	ldrb	r2, [r3, #3]
 800446e:	2100      	movs	r1, #0
 8004470:	400a      	ands	r2, r1
 8004472:	70da      	strb	r2, [r3, #3]
}
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	46bd      	mov	sp, r7
 8004478:	b00a      	add	sp, #40	@ 0x28
 800447a:	bdb0      	pop	{r4, r5, r7, pc}
 800447c:	40021000 	.word	0x40021000
 8004480:	50000400 	.word	0x50000400
 8004484:	20000e95 	.word	0x20000e95
 8004488:	20000e90 	.word	0x20000e90
 800448c:	20000ea8 	.word	0x20000ea8
 8004490:	20000d10 	.word	0x20000d10
 8004494:	20000bd4 	.word	0x20000bd4
 8004498:	20000d08 	.word	0x20000d08

0800449c <vGSM_eStartGSM_Exe>:
// Version	: -
// Author		: AK
// Date		: 02-12-2021
// ============================================================================
void vGSM_eStartGSM_Exe(void)
{
 800449c:	b590      	push	{r4, r7, lr}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
	uint8_t ucResp, ucTry;

	ucResp = ucGSM_eCheckATResponse_Exe();
 80044a2:	1dbc      	adds	r4, r7, #6
 80044a4:	f000 fbc4 	bl	8004c30 <ucGSM_eCheckATResponse_Exe>
 80044a8:	0003      	movs	r3, r0
 80044aa:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 80044ac:	1dbb      	adds	r3, r7, #6
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d103      	bne.n	80044bc <vGSM_eStartGSM_Exe+0x20>
	{
		GSMHealth.bGSMReady = GSM_WAS_READY;
 80044b4:	4b28      	ldr	r3, [pc, #160]	@ (8004558 <vGSM_eStartGSM_Exe+0xbc>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	70da      	strb	r2, [r3, #3]
 80044ba:	e043      	b.n	8004544 <vGSM_eStartGSM_Exe+0xa8>
	}
	else
	{
		vGSM_ePWRKeyStartGSM_Exe();
 80044bc:	f000 fac6 	bl	8004a4c <vGSM_ePWRKeyStartGSM_Exe>
		ucResp = ucGSM_eCheckATResponse_Exe();
 80044c0:	1dbc      	adds	r4, r7, #6
 80044c2:	f000 fbb5 	bl	8004c30 <ucGSM_eCheckATResponse_Exe>
 80044c6:	0003      	movs	r3, r0
 80044c8:	7023      	strb	r3, [r4, #0]
		if (ucResp == RESPONSE_MATCHING)
 80044ca:	1dbb      	adds	r3, r7, #6
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d103      	bne.n	80044da <vGSM_eStartGSM_Exe+0x3e>
		{
			GSMHealth.bGSMReady = GSM_READY;
 80044d2:	4b21      	ldr	r3, [pc, #132]	@ (8004558 <vGSM_eStartGSM_Exe+0xbc>)
 80044d4:	2201      	movs	r2, #1
 80044d6:	70da      	strb	r2, [r3, #3]
 80044d8:	e034      	b.n	8004544 <vGSM_eStartGSM_Exe+0xa8>
		}
		else
		{
			vGSM_eResetGSM_Exe();
 80044da:	f000 fb5e 	bl	8004b9a <vGSM_eResetGSM_Exe>
			vGSM_ePWRKeyStartGSM_Exe();
 80044de:	f000 fab5 	bl	8004a4c <vGSM_ePWRKeyStartGSM_Exe>

			ucResp = ucGSM_eCheckATResponse_Exe();
 80044e2:	1dbc      	adds	r4, r7, #6
 80044e4:	f000 fba4 	bl	8004c30 <ucGSM_eCheckATResponse_Exe>
 80044e8:	0003      	movs	r3, r0
 80044ea:	7023      	strb	r3, [r4, #0]
			if (ucResp == RESPONSE_MATCHING)
 80044ec:	1dbb      	adds	r3, r7, #6
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d103      	bne.n	80044fc <vGSM_eStartGSM_Exe+0x60>
			{
				GSMHealth.bGSMReady = GSM_READY;
 80044f4:	4b18      	ldr	r3, [pc, #96]	@ (8004558 <vGSM_eStartGSM_Exe+0xbc>)
 80044f6:	2201      	movs	r2, #1
 80044f8:	70da      	strb	r2, [r3, #3]
 80044fa:	e023      	b.n	8004544 <vGSM_eStartGSM_Exe+0xa8>
			}
			else
			{
				ucTry = 0;
 80044fc:	1dfb      	adds	r3, r7, #7
 80044fe:	2200      	movs	r2, #0
 8004500:	701a      	strb	r2, [r3, #0]
				do
				{
					vGSM_ePowerOFFGSM_Exe();
 8004502:	f000 fb41 	bl	8004b88 <vGSM_ePowerOFFGSM_Exe>
					vGSM_ePowerONGSM_Exe();
 8004506:	f000 fb11 	bl	8004b2c <vGSM_ePowerONGSM_Exe>
					ucResp = ucGSM_eCheckATResponse_Exe();
 800450a:	1dbc      	adds	r4, r7, #6
 800450c:	f000 fb90 	bl	8004c30 <ucGSM_eCheckATResponse_Exe>
 8004510:	0003      	movs	r3, r0
 8004512:	7023      	strb	r3, [r4, #0]
					ucTry++;
 8004514:	1dfb      	adds	r3, r7, #7
 8004516:	781a      	ldrb	r2, [r3, #0]
 8004518:	1dfb      	adds	r3, r7, #7
 800451a:	3201      	adds	r2, #1
 800451c:	701a      	strb	r2, [r3, #0]
				} while ((ucResp != RESPONSE_MATCHING) && (ucTry < 3));
 800451e:	1dbb      	adds	r3, r7, #6
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <vGSM_eStartGSM_Exe+0x92>
 8004526:	1dfb      	adds	r3, r7, #7
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	2b02      	cmp	r3, #2
 800452c:	d9e9      	bls.n	8004502 <vGSM_eStartGSM_Exe+0x66>

				if (ucResp == RESPONSE_MATCHING)
 800452e:	1dbb      	adds	r3, r7, #6
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d103      	bne.n	800453e <vGSM_eStartGSM_Exe+0xa2>
				{
					GSMHealth.bGSMReady = GSM_READY;
 8004536:	4b08      	ldr	r3, [pc, #32]	@ (8004558 <vGSM_eStartGSM_Exe+0xbc>)
 8004538:	2201      	movs	r2, #1
 800453a:	70da      	strb	r2, [r3, #3]
 800453c:	e002      	b.n	8004544 <vGSM_eStartGSM_Exe+0xa8>
				}
				else
				{
					GSMHealth.bGSMReady = GSM_NOT_READY;
 800453e:	4b06      	ldr	r3, [pc, #24]	@ (8004558 <vGSM_eStartGSM_Exe+0xbc>)
 8004540:	2200      	movs	r2, #0
 8004542:	70da      	strb	r2, [r3, #3]
				}
			}
		}
	}
	vGSM_eDisableGPRS_Exe(PDP_CONTEXT_ID);
 8004544:	2001      	movs	r0, #1
 8004546:	f000 feab 	bl	80052a0 <vGSM_eDisableGPRS_Exe>
	vGSM_eCloseSocket_Exe();
 800454a:	f001 fa55 	bl	80059f8 <vGSM_eCloseSocket_Exe>
}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	46bd      	mov	sp, r7
 8004552:	b003      	add	sp, #12
 8004554:	bd90      	pop	{r4, r7, pc}
 8004556:	46c0      	nop			@ (mov r8, r8)
 8004558:	20000e90 	.word	0x20000e90

0800455c <vGSM_eInitaliseGSM_Exe>:

void vGSM_eInitaliseGSM_Exe(void)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	af00      	add	r7, sp, #0
	if(GSMHealth.bGSMReady == GSM_READY)
 8004560:	4b09      	ldr	r3, [pc, #36]	@ (8004588 <vGSM_eInitaliseGSM_Exe+0x2c>)
 8004562:	78db      	ldrb	r3, [r3, #3]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00b      	beq.n	8004580 <vGSM_eInitaliseGSM_Exe+0x24>
	{
		vGSM_eInitialiseSetting_Exe();
 8004568:	f000 fb96 	bl	8004c98 <vGSM_eInitialiseSetting_Exe>
		vGSM_eRegisterAndSetModule_Exe();
 800456c:	f000 fc46 	bl	8004dfc <vGSM_eRegisterAndSetModule_Exe>
		vGSM_eUpdateTimeZoneAndRTC_Exe();
 8004570:	f001 f82e 	bl	80055d0 <vGSM_eUpdateTimeZoneAndRTC_Exe>
		vGSM_eEnableGPRS_Exe(PDP_CONTEXT_ID);
 8004574:	2001      	movs	r0, #1
 8004576:	f000 fe45 	bl	8005204 <vGSM_eEnableGPRS_Exe>
		vGSM_eReadGPRSStatus_Exe(PDP_CONTEXT_ID);
 800457a:	2001      	movs	r0, #1
 800457c:	f000 fec2 	bl	8005304 <vGSM_eReadGPRSStatus_Exe>
	}
	else
	{
		;
	}
}
 8004580:	46c0      	nop			@ (mov r8, r8)
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	20000e90 	.word	0x20000e90

0800458c <ucGSM_eProcessATCommand_Exe>:
// Version	: -
// Author		: AK
// Date		: 04-12-2021
// ============================================================================
uint8_t ucGSM_eProcessATCommand_Exe(char *cATCommand, char *cResponse, uint32_t ulTimeOutCharRecd, uint32_t ulTimeOutNoCharRecd)
{
 800458c:	b5b0      	push	{r4, r5, r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	603b      	str	r3, [r7, #0]
	uint8_t ucTemp;
	bool bStatus;

    GSM_RxCntr  = 0;
 800459a:	4b32      	ldr	r3, [pc, #200]	@ (8004664 <ucGSM_eProcessATCommand_Exe+0xd8>)
 800459c:	781a      	ldrb	r2, [r3, #0]
 800459e:	2100      	movs	r1, #0
 80045a0:	400a      	ands	r2, r1
 80045a2:	701a      	strb	r2, [r3, #0]
 80045a4:	785a      	ldrb	r2, [r3, #1]
 80045a6:	2100      	movs	r1, #0
 80045a8:	400a      	ands	r2, r1
 80045aa:	705a      	strb	r2, [r3, #1]
    GSM_TimeOut = 0;
 80045ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004664 <ucGSM_eProcessATCommand_Exe+0xd8>)
 80045ae:	3302      	adds	r3, #2
 80045b0:	781a      	ldrb	r2, [r3, #0]
 80045b2:	2100      	movs	r1, #0
 80045b4:	400a      	ands	r2, r1
 80045b6:	701a      	strb	r2, [r3, #0]
 80045b8:	785a      	ldrb	r2, [r3, #1]
 80045ba:	2100      	movs	r1, #0
 80045bc:	400a      	ands	r2, r1
 80045be:	705a      	strb	r2, [r3, #1]
 80045c0:	789a      	ldrb	r2, [r3, #2]
 80045c2:	2100      	movs	r1, #0
 80045c4:	400a      	ands	r2, r1
 80045c6:	709a      	strb	r2, [r3, #2]
 80045c8:	78da      	ldrb	r2, [r3, #3]
 80045ca:	2100      	movs	r1, #0
 80045cc:	400a      	ands	r2, r1
 80045ce:	70da      	strb	r2, [r3, #3]

    ucTemp = NO_RESPONSE;
 80045d0:	2317      	movs	r3, #23
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	2202      	movs	r2, #2
 80045d6:	701a      	strb	r2, [r3, #0]
    vCOMM_eTxString_Exe(GSMComPortHandle, cATCommand, GSM_DATA_SENT_TIMEOUT200);
 80045d8:	68f9      	ldr	r1, [r7, #12]
 80045da:	4b23      	ldr	r3, [pc, #140]	@ (8004668 <ucGSM_eProcessATCommand_Exe+0xdc>)
 80045dc:	22c8      	movs	r2, #200	@ 0xc8
 80045de:	0018      	movs	r0, r3
 80045e0:	f7ff f9e0 	bl	80039a4 <vCOMM_eTxString_Exe>
    HAL_UART_Receive_IT(GSMComPortHandle, (uint8_t *)GSM_RxOneByte, 1);
 80045e4:	4921      	ldr	r1, [pc, #132]	@ (800466c <ucGSM_eProcessATCommand_Exe+0xe0>)
 80045e6:	4b20      	ldr	r3, [pc, #128]	@ (8004668 <ucGSM_eProcessATCommand_Exe+0xdc>)
 80045e8:	2201      	movs	r2, #1
 80045ea:	0018      	movs	r0, r3
 80045ec:	f006 fc08 	bl	800ae00 <HAL_UART_Receive_IT>

    bStatus = bGSM_eWait4RespOrTimeOut_Exe(ulTimeOutCharRecd, ulTimeOutNoCharRecd);
 80045f0:	2516      	movs	r5, #22
 80045f2:	197c      	adds	r4, r7, r5
 80045f4:	683a      	ldr	r2, [r7, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	0011      	movs	r1, r2
 80045fa:	0018      	movs	r0, r3
 80045fc:	f000 f922 	bl	8004844 <bGSM_eWait4RespOrTimeOut_Exe>
 8004600:	0003      	movs	r3, r0
 8004602:	7023      	strb	r3, [r4, #0]

    if (bStatus == TRUE)
 8004604:	197b      	adds	r3, r7, r5
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d006      	beq.n	800461a <ucGSM_eProcessATCommand_Exe+0x8e>
    {
        GSMHealth.ucNoResponseCntr++;
 800460c:	4b18      	ldr	r3, [pc, #96]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	3301      	adds	r3, #1
 8004612:	b2da      	uxtb	r2, r3
 8004614:	4b16      	ldr	r3, [pc, #88]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 8004616:	701a      	strb	r2, [r3, #0]
 8004618:	e01c      	b.n	8004654 <ucGSM_eProcessATCommand_Exe+0xc8>
    }
    else
    {
        GSMHealth.ucNoResponseCntr = 0;
 800461a:	4b15      	ldr	r3, [pc, #84]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 800461c:	2200      	movs	r2, #0
 800461e:	701a      	strb	r2, [r3, #0]
        ucTemp = ucGSM_eCompareStringInGSMBuff_Exe(cResponse);
 8004620:	2517      	movs	r5, #23
 8004622:	197c      	adds	r4, r7, r5
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	0018      	movs	r0, r3
 8004628:	f000 f9ca 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 800462c:	0003      	movs	r3, r0
 800462e:	7023      	strb	r3, [r4, #0]
        if ((ucTemp == RESPONSE_ERROR) || (ucTemp == RESPONSE_CME_ERROR))
 8004630:	197b      	adds	r3, r7, r5
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	2b03      	cmp	r3, #3
 8004636:	d003      	beq.n	8004640 <ucGSM_eProcessATCommand_Exe+0xb4>
 8004638:	197b      	adds	r3, r7, r5
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	2b04      	cmp	r3, #4
 800463e:	d106      	bne.n	800464e <ucGSM_eProcessATCommand_Exe+0xc2>
        {
            GSMHealth.ucErrorCntr++;
 8004640:	4b0b      	ldr	r3, [pc, #44]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 8004642:	789b      	ldrb	r3, [r3, #2]
 8004644:	3301      	adds	r3, #1
 8004646:	b2da      	uxtb	r2, r3
 8004648:	4b09      	ldr	r3, [pc, #36]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 800464a:	709a      	strb	r2, [r3, #2]
 800464c:	e002      	b.n	8004654 <ucGSM_eProcessATCommand_Exe+0xc8>
        }
        else
        {
            GSMHealth.ucErrorCntr = 0;
 800464e:	4b08      	ldr	r3, [pc, #32]	@ (8004670 <ucGSM_eProcessATCommand_Exe+0xe4>)
 8004650:	2200      	movs	r2, #0
 8004652:	709a      	strb	r2, [r3, #2]
        }
    }
	return ucTemp;
 8004654:	2317      	movs	r3, #23
 8004656:	18fb      	adds	r3, r7, r3
 8004658:	781b      	ldrb	r3, [r3, #0]
}
 800465a:	0018      	movs	r0, r3
 800465c:	46bd      	mov	sp, r7
 800465e:	b006      	add	sp, #24
 8004660:	bdb0      	pop	{r4, r5, r7, pc}
 8004662:	46c0      	nop			@ (mov r8, r8)
 8004664:	20000d08 	.word	0x20000d08
 8004668:	20000bd4 	.word	0x20000bd4
 800466c:	20000d10 	.word	0x20000d10
 8004670:	20000e90 	.word	0x20000e90

08004674 <ucGSM_eProcessATCmdDualResp_Exe>:
// Version	: -
// Author		: AK
// Date		: 04-12-2021
// ============================================================================
uint8_t ucGSM_eProcessATCmdDualResp_Exe(char *cATCommand, char *cResponse1, char *cResponse2, uint32_t ulTimeOutCharRecd, uint32_t ulTimeOutNoCharRecd)
{
 8004674:	b5b0      	push	{r4, r5, r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
 8004680:	603b      	str	r3, [r7, #0]
	uint8_t ucTemp, ucLen1, ucLen2;
	bool bStatus;
	char *cBuff1;

	GSM_RxCntr	= 0;
 8004682:	4b6a      	ldr	r3, [pc, #424]	@ (800482c <ucGSM_eProcessATCmdDualResp_Exe+0x1b8>)
 8004684:	781a      	ldrb	r2, [r3, #0]
 8004686:	2100      	movs	r1, #0
 8004688:	400a      	ands	r2, r1
 800468a:	701a      	strb	r2, [r3, #0]
 800468c:	785a      	ldrb	r2, [r3, #1]
 800468e:	2100      	movs	r1, #0
 8004690:	400a      	ands	r2, r1
 8004692:	705a      	strb	r2, [r3, #1]
	GSM_TimeOut	= 0;
 8004694:	4b65      	ldr	r3, [pc, #404]	@ (800482c <ucGSM_eProcessATCmdDualResp_Exe+0x1b8>)
 8004696:	3302      	adds	r3, #2
 8004698:	781a      	ldrb	r2, [r3, #0]
 800469a:	2100      	movs	r1, #0
 800469c:	400a      	ands	r2, r1
 800469e:	701a      	strb	r2, [r3, #0]
 80046a0:	785a      	ldrb	r2, [r3, #1]
 80046a2:	2100      	movs	r1, #0
 80046a4:	400a      	ands	r2, r1
 80046a6:	705a      	strb	r2, [r3, #1]
 80046a8:	789a      	ldrb	r2, [r3, #2]
 80046aa:	2100      	movs	r1, #0
 80046ac:	400a      	ands	r2, r1
 80046ae:	709a      	strb	r2, [r3, #2]
 80046b0:	78da      	ldrb	r2, [r3, #3]
 80046b2:	2100      	movs	r1, #0
 80046b4:	400a      	ands	r2, r1
 80046b6:	70da      	strb	r2, [r3, #3]
	ucLen1 = strlen(cResponse1);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	0018      	movs	r0, r3
 80046bc:	f7fb fd22 	bl	8000104 <strlen>
 80046c0:	0002      	movs	r2, r0
 80046c2:	2316      	movs	r3, #22
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	701a      	strb	r2, [r3, #0]
	ucLen2 = strlen(cResponse2);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	0018      	movs	r0, r3
 80046cc:	f7fb fd1a 	bl	8000104 <strlen>
 80046d0:	0002      	movs	r2, r0
 80046d2:	2315      	movs	r3, #21
 80046d4:	18fb      	adds	r3, r7, r3
 80046d6:	701a      	strb	r2, [r3, #0]

	ucTemp = NO_RESPONSE;
 80046d8:	2317      	movs	r3, #23
 80046da:	18fb      	adds	r3, r7, r3
 80046dc:	2202      	movs	r2, #2
 80046de:	701a      	strb	r2, [r3, #0]
	vCOMM_eTxString_Exe(GSMComPortHandle, cATCommand, GSM_DATA_SENT_TIMEOUT200);
 80046e0:	68f9      	ldr	r1, [r7, #12]
 80046e2:	4b53      	ldr	r3, [pc, #332]	@ (8004830 <ucGSM_eProcessATCmdDualResp_Exe+0x1bc>)
 80046e4:	22c8      	movs	r2, #200	@ 0xc8
 80046e6:	0018      	movs	r0, r3
 80046e8:	f7ff f95c 	bl	80039a4 <vCOMM_eTxString_Exe>
	HAL_UART_Receive_IT(GSMComPortHandle, (uint8_t *)GSM_RxOneByte, 1);
 80046ec:	4951      	ldr	r1, [pc, #324]	@ (8004834 <ucGSM_eProcessATCmdDualResp_Exe+0x1c0>)
 80046ee:	4b50      	ldr	r3, [pc, #320]	@ (8004830 <ucGSM_eProcessATCmdDualResp_Exe+0x1bc>)
 80046f0:	2201      	movs	r2, #1
 80046f2:	0018      	movs	r0, r3
 80046f4:	f006 fb84 	bl	800ae00 <HAL_UART_Receive_IT>

	bStatus = bGSM_eWait4RespOrTimeOut_Exe (ulTimeOutCharRecd, ulTimeOutNoCharRecd);
 80046f8:	2514      	movs	r5, #20
 80046fa:	197c      	adds	r4, r7, r5
 80046fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	0011      	movs	r1, r2
 8004702:	0018      	movs	r0, r3
 8004704:	f000 f89e 	bl	8004844 <bGSM_eWait4RespOrTimeOut_Exe>
 8004708:	0003      	movs	r3, r0
 800470a:	7023      	strb	r3, [r4, #0]
	if (bStatus == TRUE)
 800470c:	197b      	adds	r3, r7, r5
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d006      	beq.n	8004722 <ucGSM_eProcessATCmdDualResp_Exe+0xae>
	{
		GSMHealth.ucNoResponseCntr++;
 8004714:	4b48      	ldr	r3, [pc, #288]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	3301      	adds	r3, #1
 800471a:	b2da      	uxtb	r2, r3
 800471c:	4b46      	ldr	r3, [pc, #280]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 800471e:	701a      	strb	r2, [r3, #0]
 8004720:	e07c      	b.n	800481c <ucGSM_eProcessATCmdDualResp_Exe+0x1a8>
	}
	else
	{
		GSMHealth.ucNoResponseCntr = 0;
 8004722:	4b45      	ldr	r3, [pc, #276]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 8004724:	2200      	movs	r2, #0
 8004726:	701a      	strb	r2, [r3, #0]
		cBuff1 = strstr(GSM_Buffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_ERROR]);
 8004728:	4b44      	ldr	r3, [pc, #272]	@ (800483c <ucGSM_eProcessATCmdDualResp_Exe+0x1c8>)
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	4b44      	ldr	r3, [pc, #272]	@ (8004840 <ucGSM_eProcessATCmdDualResp_Exe+0x1cc>)
 800472e:	0011      	movs	r1, r2
 8004730:	0018      	movs	r0, r3
 8004732:	f009 fa91 	bl	800dc58 <strstr>
 8004736:	0003      	movs	r3, r0
 8004738:	613b      	str	r3, [r7, #16]
		if (cBuff1 == 0)
 800473a:	693b      	ldr	r3, [r7, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d141      	bne.n	80047c4 <ucGSM_eProcessATCmdDualResp_Exe+0x150>
		{
			if(GSM_RxCntr < (ucLen1 + ucLen2))
 8004740:	4b3a      	ldr	r3, [pc, #232]	@ (800482c <ucGSM_eProcessATCmdDualResp_Exe+0x1b8>)
 8004742:	781a      	ldrb	r2, [r3, #0]
 8004744:	785b      	ldrb	r3, [r3, #1]
 8004746:	021b      	lsls	r3, r3, #8
 8004748:	4313      	orrs	r3, r2
 800474a:	b29b      	uxth	r3, r3
 800474c:	0019      	movs	r1, r3
 800474e:	2316      	movs	r3, #22
 8004750:	18fb      	adds	r3, r7, r3
 8004752:	781a      	ldrb	r2, [r3, #0]
 8004754:	2315      	movs	r3, #21
 8004756:	18fb      	adds	r3, r7, r3
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	18d3      	adds	r3, r2, r3
 800475c:	4299      	cmp	r1, r3
 800475e:	da09      	bge.n	8004774 <ucGSM_eProcessATCmdDualResp_Exe+0x100>
			{
				bStatus = bGSM_eWait4RespOrTimeOut1_Exe(ulTimeOutCharRecd, ulTimeOutNoCharRecd);
 8004760:	2314      	movs	r3, #20
 8004762:	18fc      	adds	r4, r7, r3
 8004764:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	0011      	movs	r1, r2
 800476a:	0018      	movs	r0, r3
 800476c:	f000 f8ba 	bl	80048e4 <bGSM_eWait4RespOrTimeOut1_Exe>
 8004770:	0003      	movs	r3, r0
 8004772:	7023      	strb	r3, [r4, #0]
			else
			{
				;
			}

			cBuff1 = strstr(GSM_Buffer, cResponse1);
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	4b32      	ldr	r3, [pc, #200]	@ (8004840 <ucGSM_eProcessATCmdDualResp_Exe+0x1cc>)
 8004778:	0011      	movs	r1, r2
 800477a:	0018      	movs	r0, r3
 800477c:	f009 fa6c 	bl	800dc58 <strstr>
 8004780:	0003      	movs	r3, r0
 8004782:	613b      	str	r3, [r7, #16]
			if (cBuff1 != 0)
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d014      	beq.n	80047b4 <ucGSM_eProcessATCmdDualResp_Exe+0x140>
			{
				cBuff1 = strstr(GSM_Buffer, cResponse2);
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4b2c      	ldr	r3, [pc, #176]	@ (8004840 <ucGSM_eProcessATCmdDualResp_Exe+0x1cc>)
 800478e:	0011      	movs	r1, r2
 8004790:	0018      	movs	r0, r3
 8004792:	f009 fa61 	bl	800dc58 <strstr>
 8004796:	0003      	movs	r3, r0
 8004798:	613b      	str	r3, [r7, #16]
				if (cBuff1 != 0)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d004      	beq.n	80047aa <ucGSM_eProcessATCmdDualResp_Exe+0x136>
				{
					ucTemp = RESPONSE_MATCHING;
 80047a0:	2317      	movs	r3, #23
 80047a2:	18fb      	adds	r3, r7, r3
 80047a4:	2200      	movs	r2, #0
 80047a6:	701a      	strb	r2, [r3, #0]
 80047a8:	e008      	b.n	80047bc <ucGSM_eProcessATCmdDualResp_Exe+0x148>
				}
                else
                {
                    ucTemp = RESPONSE_NOT_MATCHING;
 80047aa:	2317      	movs	r3, #23
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	2201      	movs	r2, #1
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	e003      	b.n	80047bc <ucGSM_eProcessATCmdDualResp_Exe+0x148>
                }
			}
			else
			{
				ucTemp = RESPONSE_NOT_MATCHING;
 80047b4:	2317      	movs	r3, #23
 80047b6:	18fb      	adds	r3, r7, r3
 80047b8:	2201      	movs	r2, #1
 80047ba:	701a      	strb	r2, [r3, #0]
			}
			GSMHealth.ucErrorCntr = 0;
 80047bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 80047be:	2200      	movs	r2, #0
 80047c0:	709a      	strb	r2, [r3, #2]
 80047c2:	e02b      	b.n	800481c <ucGSM_eProcessATCmdDualResp_Exe+0x1a8>
		}
		else
		{
			GSMHealth.ucErrorCntr++;
 80047c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 80047c6:	789b      	ldrb	r3, [r3, #2]
 80047c8:	3301      	adds	r3, #1
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004838 <ucGSM_eProcessATCmdDualResp_Exe+0x1c4>)
 80047ce:	709a      	strb	r2, [r3, #2]
			cBuff1 = strstr(GSM_Buffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_CMEERROR]);
 80047d0:	4b1a      	ldr	r3, [pc, #104]	@ (800483c <ucGSM_eProcessATCmdDualResp_Exe+0x1c8>)
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004840 <ucGSM_eProcessATCmdDualResp_Exe+0x1cc>)
 80047d6:	0011      	movs	r1, r2
 80047d8:	0018      	movs	r0, r3
 80047da:	f009 fa3d 	bl	800dc58 <strstr>
 80047de:	0003      	movs	r3, r0
 80047e0:	613b      	str	r3, [r7, #16]
			if (cBuff1 != 0)
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d004      	beq.n	80047f2 <ucGSM_eProcessATCmdDualResp_Exe+0x17e>
			{
				ucTemp = RESPONSE_CME_ERROR;
 80047e8:	2317      	movs	r3, #23
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2204      	movs	r2, #4
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e014      	b.n	800481c <ucGSM_eProcessATCmdDualResp_Exe+0x1a8>
			}
			else
			{
				cBuff1 = strstr(GSM_Buffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_CMSERROR]);
 80047f2:	4b12      	ldr	r3, [pc, #72]	@ (800483c <ucGSM_eProcessATCmdDualResp_Exe+0x1c8>)
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	4b12      	ldr	r3, [pc, #72]	@ (8004840 <ucGSM_eProcessATCmdDualResp_Exe+0x1cc>)
 80047f8:	0011      	movs	r1, r2
 80047fa:	0018      	movs	r0, r3
 80047fc:	f009 fa2c 	bl	800dc58 <strstr>
 8004800:	0003      	movs	r3, r0
 8004802:	613b      	str	r3, [r7, #16]
				if (cBuff1 != 0)
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d004      	beq.n	8004814 <ucGSM_eProcessATCmdDualResp_Exe+0x1a0>
				{
					ucTemp = RESPONSE_CME_ERROR;
 800480a:	2317      	movs	r3, #23
 800480c:	18fb      	adds	r3, r7, r3
 800480e:	2204      	movs	r2, #4
 8004810:	701a      	strb	r2, [r3, #0]
 8004812:	e003      	b.n	800481c <ucGSM_eProcessATCmdDualResp_Exe+0x1a8>
				}
				else
				{
					ucTemp = RESPONSE_ERROR;
 8004814:	2317      	movs	r3, #23
 8004816:	18fb      	adds	r3, r7, r3
 8004818:	2203      	movs	r2, #3
 800481a:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	return ucTemp;
 800481c:	2317      	movs	r3, #23
 800481e:	18fb      	adds	r3, r7, r3
 8004820:	781b      	ldrb	r3, [r3, #0]
}
 8004822:	0018      	movs	r0, r3
 8004824:	46bd      	mov	sp, r7
 8004826:	b006      	add	sp, #24
 8004828:	bdb0      	pop	{r4, r5, r7, pc}
 800482a:	46c0      	nop			@ (mov r8, r8)
 800482c:	20000d08 	.word	0x20000d08
 8004830:	20000bd4 	.word	0x20000bd4
 8004834:	20000d10 	.word	0x20000d10
 8004838:	20000e90 	.word	0x20000e90
 800483c:	200000fc 	.word	0x200000fc
 8004840:	20000d12 	.word	0x20000d12

08004844 <bGSM_eWait4RespOrTimeOut_Exe>:
//		 	 1 - No char recd, Full Timeout Over
// Author		: AK
// Date		: 04-12-2021
// ============================================================================
bool bGSM_eWait4RespOrTimeOut_Exe(uint32_t ulTimeOutCharRecd, uint32_t ulTimeOutNoCharRecd)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
	bool bTemp = FALSE;
 800484e:	230f      	movs	r3, #15
 8004850:	18fb      	adds	r3, r7, r3
 8004852:	2200      	movs	r2, #0
 8004854:	701a      	strb	r2, [r3, #0]

	do
	{
		if (GSM_TimeOut > ulTimeOutNoCharRecd)
 8004856:	4b22      	ldr	r3, [pc, #136]	@ (80048e0 <bGSM_eWait4RespOrTimeOut_Exe+0x9c>)
 8004858:	789a      	ldrb	r2, [r3, #2]
 800485a:	78d9      	ldrb	r1, [r3, #3]
 800485c:	0209      	lsls	r1, r1, #8
 800485e:	430a      	orrs	r2, r1
 8004860:	7919      	ldrb	r1, [r3, #4]
 8004862:	0409      	lsls	r1, r1, #16
 8004864:	430a      	orrs	r2, r1
 8004866:	795b      	ldrb	r3, [r3, #5]
 8004868:	061b      	lsls	r3, r3, #24
 800486a:	4313      	orrs	r3, r2
 800486c:	001a      	movs	r2, r3
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	4293      	cmp	r3, r2
 8004872:	d203      	bcs.n	800487c <bGSM_eWait4RespOrTimeOut_Exe+0x38>
		{
			bTemp = TRUE;
 8004874:	230f      	movs	r3, #15
 8004876:	18fb      	adds	r3, r7, r3
 8004878:	2201      	movs	r2, #1
 800487a:	701a      	strb	r2, [r3, #0]
		}
		vAPP_eFeedTheWDT_Exe();
 800487c:	f7fe f9be 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
	} while ((GSM_RxCntr == 0) && (bTemp == FALSE));
 8004880:	4b17      	ldr	r3, [pc, #92]	@ (80048e0 <bGSM_eWait4RespOrTimeOut_Exe+0x9c>)
 8004882:	781a      	ldrb	r2, [r3, #0]
 8004884:	785b      	ldrb	r3, [r3, #1]
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	4313      	orrs	r3, r2
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	d107      	bne.n	80048a0 <bGSM_eWait4RespOrTimeOut_Exe+0x5c>
 8004890:	230f      	movs	r3, #15
 8004892:	18fb      	adds	r3, r7, r3
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	2201      	movs	r2, #1
 8004898:	4053      	eors	r3, r2
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1da      	bne.n	8004856 <bGSM_eWait4RespOrTimeOut_Exe+0x12>

	if (bTemp == FALSE)
 80048a0:	230f      	movs	r3, #15
 80048a2:	18fb      	adds	r3, r7, r3
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	2201      	movs	r2, #1
 80048a8:	4053      	eors	r3, r2
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d010      	beq.n	80048d2 <bGSM_eWait4RespOrTimeOut_Exe+0x8e>
	{
		do
		{
			vAPP_eFeedTheWDT_Exe();
 80048b0:	f7fe f9a4 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		} while (GSM_TimeOut < ulTimeOutCharRecd);
 80048b4:	4b0a      	ldr	r3, [pc, #40]	@ (80048e0 <bGSM_eWait4RespOrTimeOut_Exe+0x9c>)
 80048b6:	789a      	ldrb	r2, [r3, #2]
 80048b8:	78d9      	ldrb	r1, [r3, #3]
 80048ba:	0209      	lsls	r1, r1, #8
 80048bc:	430a      	orrs	r2, r1
 80048be:	7919      	ldrb	r1, [r3, #4]
 80048c0:	0409      	lsls	r1, r1, #16
 80048c2:	430a      	orrs	r2, r1
 80048c4:	795b      	ldrb	r3, [r3, #5]
 80048c6:	061b      	lsls	r3, r3, #24
 80048c8:	4313      	orrs	r3, r2
 80048ca:	001a      	movs	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d8ee      	bhi.n	80048b0 <bGSM_eWait4RespOrTimeOut_Exe+0x6c>
	}
	return bTemp;
 80048d2:	230f      	movs	r3, #15
 80048d4:	18fb      	adds	r3, r7, r3
 80048d6:	781b      	ldrb	r3, [r3, #0]
}
 80048d8:	0018      	movs	r0, r3
 80048da:	46bd      	mov	sp, r7
 80048dc:	b004      	add	sp, #16
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000d08 	.word	0x20000d08

080048e4 <bGSM_eWait4RespOrTimeOut1_Exe>:

bool bGSM_eWait4RespOrTimeOut1_Exe(uint32_t ulTimeOutCharRecd, uint32_t ulTimeOutNoCharRecd)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
	bool bTemp = FALSE;
 80048ee:	230f      	movs	r3, #15
 80048f0:	18fb      	adds	r3, r7, r3
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
	uint8_t ucCntr;

	GSM_TimeOut	= 0;
 80048f6:	4b31      	ldr	r3, [pc, #196]	@ (80049bc <bGSM_eWait4RespOrTimeOut1_Exe+0xd8>)
 80048f8:	3302      	adds	r3, #2
 80048fa:	781a      	ldrb	r2, [r3, #0]
 80048fc:	2100      	movs	r1, #0
 80048fe:	400a      	ands	r2, r1
 8004900:	701a      	strb	r2, [r3, #0]
 8004902:	785a      	ldrb	r2, [r3, #1]
 8004904:	2100      	movs	r1, #0
 8004906:	400a      	ands	r2, r1
 8004908:	705a      	strb	r2, [r3, #1]
 800490a:	789a      	ldrb	r2, [r3, #2]
 800490c:	2100      	movs	r1, #0
 800490e:	400a      	ands	r2, r1
 8004910:	709a      	strb	r2, [r3, #2]
 8004912:	78da      	ldrb	r2, [r3, #3]
 8004914:	2100      	movs	r1, #0
 8004916:	400a      	ands	r2, r1
 8004918:	70da      	strb	r2, [r3, #3]
	ucCntr		= GSM_RxCntr;
 800491a:	4b28      	ldr	r3, [pc, #160]	@ (80049bc <bGSM_eWait4RespOrTimeOut1_Exe+0xd8>)
 800491c:	781a      	ldrb	r2, [r3, #0]
 800491e:	785b      	ldrb	r3, [r3, #1]
 8004920:	021b      	lsls	r3, r3, #8
 8004922:	4313      	orrs	r3, r2
 8004924:	b29a      	uxth	r2, r3
 8004926:	230e      	movs	r3, #14
 8004928:	18fb      	adds	r3, r7, r3
 800492a:	701a      	strb	r2, [r3, #0]

	do
	{
		if (GSM_TimeOut > ulTimeOutNoCharRecd)
 800492c:	4b23      	ldr	r3, [pc, #140]	@ (80049bc <bGSM_eWait4RespOrTimeOut1_Exe+0xd8>)
 800492e:	789a      	ldrb	r2, [r3, #2]
 8004930:	78d9      	ldrb	r1, [r3, #3]
 8004932:	0209      	lsls	r1, r1, #8
 8004934:	430a      	orrs	r2, r1
 8004936:	7919      	ldrb	r1, [r3, #4]
 8004938:	0409      	lsls	r1, r1, #16
 800493a:	430a      	orrs	r2, r1
 800493c:	795b      	ldrb	r3, [r3, #5]
 800493e:	061b      	lsls	r3, r3, #24
 8004940:	4313      	orrs	r3, r2
 8004942:	001a      	movs	r2, r3
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	4293      	cmp	r3, r2
 8004948:	d203      	bcs.n	8004952 <bGSM_eWait4RespOrTimeOut1_Exe+0x6e>
		{
			bTemp = TRUE;
 800494a:	230f      	movs	r3, #15
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	2201      	movs	r2, #1
 8004950:	701a      	strb	r2, [r3, #0]
		}

		vAPP_eFeedTheWDT_Exe();
 8004952:	f7fe f953 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
	} while (((ucCntr -GSM_RxCntr)  == 0) && (bTemp == FALSE));
 8004956:	230e      	movs	r3, #14
 8004958:	18fb      	adds	r3, r7, r3
 800495a:	781a      	ldrb	r2, [r3, #0]
 800495c:	4b17      	ldr	r3, [pc, #92]	@ (80049bc <bGSM_eWait4RespOrTimeOut1_Exe+0xd8>)
 800495e:	7819      	ldrb	r1, [r3, #0]
 8004960:	785b      	ldrb	r3, [r3, #1]
 8004962:	021b      	lsls	r3, r3, #8
 8004964:	430b      	orrs	r3, r1
 8004966:	b29b      	uxth	r3, r3
 8004968:	429a      	cmp	r2, r3
 800496a:	d107      	bne.n	800497c <bGSM_eWait4RespOrTimeOut1_Exe+0x98>
 800496c:	230f      	movs	r3, #15
 800496e:	18fb      	adds	r3, r7, r3
 8004970:	781b      	ldrb	r3, [r3, #0]
 8004972:	2201      	movs	r2, #1
 8004974:	4053      	eors	r3, r2
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	d1d7      	bne.n	800492c <bGSM_eWait4RespOrTimeOut1_Exe+0x48>

	if (bTemp == FALSE)
 800497c:	230f      	movs	r3, #15
 800497e:	18fb      	adds	r3, r7, r3
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2201      	movs	r2, #1
 8004984:	4053      	eors	r3, r2
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <bGSM_eWait4RespOrTimeOut1_Exe+0xca>
	{
		do
		{

			vAPP_eFeedTheWDT_Exe();
 800498c:	f7fe f936 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		} while (GSM_TimeOut < ulTimeOutCharRecd);
 8004990:	4b0a      	ldr	r3, [pc, #40]	@ (80049bc <bGSM_eWait4RespOrTimeOut1_Exe+0xd8>)
 8004992:	789a      	ldrb	r2, [r3, #2]
 8004994:	78d9      	ldrb	r1, [r3, #3]
 8004996:	0209      	lsls	r1, r1, #8
 8004998:	430a      	orrs	r2, r1
 800499a:	7919      	ldrb	r1, [r3, #4]
 800499c:	0409      	lsls	r1, r1, #16
 800499e:	430a      	orrs	r2, r1
 80049a0:	795b      	ldrb	r3, [r3, #5]
 80049a2:	061b      	lsls	r3, r3, #24
 80049a4:	4313      	orrs	r3, r2
 80049a6:	001a      	movs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d8ee      	bhi.n	800498c <bGSM_eWait4RespOrTimeOut1_Exe+0xa8>
	}
	return bTemp;
 80049ae:	230f      	movs	r3, #15
 80049b0:	18fb      	adds	r3, r7, r3
 80049b2:	781b      	ldrb	r3, [r3, #0]
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b004      	add	sp, #16
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	20000d08 	.word	0x20000d08

080049c0 <ucGSM_eCompareStringInGSMBuff_Exe>:
// Version	: -
// Author	: AK
// Date		: 04-12-2021
// ============================================================================
uint8_t ucGSM_eCompareStringInGSMBuff_Exe(char *cString)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
	uint8_t ucTemp;
	char *cBuffAdd;

	cBuffAdd = strstr((char *)GSM_Buffer, cString);
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	4b1e      	ldr	r3, [pc, #120]	@ (8004a44 <ucGSM_eCompareStringInGSMBuff_Exe+0x84>)
 80049cc:	0011      	movs	r1, r2
 80049ce:	0018      	movs	r0, r3
 80049d0:	f009 f942 	bl	800dc58 <strstr>
 80049d4:	0003      	movs	r3, r0
 80049d6:	60bb      	str	r3, [r7, #8]

	if (cBuffAdd != NULL)
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d004      	beq.n	80049e8 <ucGSM_eCompareStringInGSMBuff_Exe+0x28>
	{
		ucTemp = RESPONSE_MATCHING;
 80049de:	230f      	movs	r3, #15
 80049e0:	18fb      	adds	r3, r7, r3
 80049e2:	2200      	movs	r2, #0
 80049e4:	701a      	strb	r2, [r3, #0]
 80049e6:	e025      	b.n	8004a34 <ucGSM_eCompareStringInGSMBuff_Exe+0x74>
	}
	else
	{
		cBuffAdd = strstr((char *)GSM_Buffer, (char *) cGSM_eATResponseTbl[ATRESPONSE_CMEERROR]);
 80049e8:	4b17      	ldr	r3, [pc, #92]	@ (8004a48 <ucGSM_eCompareStringInGSMBuff_Exe+0x88>)
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	4b15      	ldr	r3, [pc, #84]	@ (8004a44 <ucGSM_eCompareStringInGSMBuff_Exe+0x84>)
 80049ee:	0011      	movs	r1, r2
 80049f0:	0018      	movs	r0, r3
 80049f2:	f009 f931 	bl	800dc58 <strstr>
 80049f6:	0003      	movs	r3, r0
 80049f8:	60bb      	str	r3, [r7, #8]
		if (cBuffAdd == NULL)
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d115      	bne.n	8004a2c <ucGSM_eCompareStringInGSMBuff_Exe+0x6c>
		{
			cBuffAdd = strstr((char *)GSM_Buffer,(char *) cGSM_eATResponseTbl[ATRESPONSE_ERROR]);
 8004a00:	4b11      	ldr	r3, [pc, #68]	@ (8004a48 <ucGSM_eCompareStringInGSMBuff_Exe+0x88>)
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	4b0f      	ldr	r3, [pc, #60]	@ (8004a44 <ucGSM_eCompareStringInGSMBuff_Exe+0x84>)
 8004a06:	0011      	movs	r1, r2
 8004a08:	0018      	movs	r0, r3
 8004a0a:	f009 f925 	bl	800dc58 <strstr>
 8004a0e:	0003      	movs	r3, r0
 8004a10:	60bb      	str	r3, [r7, #8]
			if (cBuffAdd != NULL)
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d004      	beq.n	8004a22 <ucGSM_eCompareStringInGSMBuff_Exe+0x62>
			{
				ucTemp = RESPONSE_ERROR;
 8004a18:	230f      	movs	r3, #15
 8004a1a:	18fb      	adds	r3, r7, r3
 8004a1c:	2203      	movs	r2, #3
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	e008      	b.n	8004a34 <ucGSM_eCompareStringInGSMBuff_Exe+0x74>
			}
			else
			{
				ucTemp = RESPONSE_NOT_MATCHING;
 8004a22:	230f      	movs	r3, #15
 8004a24:	18fb      	adds	r3, r7, r3
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
 8004a2a:	e003      	b.n	8004a34 <ucGSM_eCompareStringInGSMBuff_Exe+0x74>
			}
		}
		else
		{
			ucTemp = RESPONSE_CME_ERROR;
 8004a2c:	230f      	movs	r3, #15
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	2204      	movs	r2, #4
 8004a32:	701a      	strb	r2, [r3, #0]
		}
	}
	return ucTemp;
 8004a34:	230f      	movs	r3, #15
 8004a36:	18fb      	adds	r3, r7, r3
 8004a38:	781b      	ldrb	r3, [r3, #0]
}
 8004a3a:	0018      	movs	r0, r3
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	b004      	add	sp, #16
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	46c0      	nop			@ (mov r8, r8)
 8004a44:	20000d12 	.word	0x20000d12
 8004a48:	200000fc 	.word	0x200000fc

08004a4c <vGSM_ePWRKeyStartGSM_Exe>:
// Version	: -
// Author		: AK
// Date		: 02-12-2021
// ============================================================================
void vGSM_ePWRKeyStartGSM_Exe(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWRKEY_GPIO_Port, GSM_PWRKEY_Pin, GPIO_PIN_SET);
 8004a50:	23a0      	movs	r3, #160	@ 0xa0
 8004a52:	05db      	lsls	r3, r3, #23
 8004a54:	2201      	movs	r2, #1
 8004a56:	2101      	movs	r1, #1
 8004a58:	0018      	movs	r0, r3
 8004a5a:	f003 ffc0 	bl	80089de <HAL_GPIO_WritePin>
	HAL_Delay(2100);
 8004a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a8c <vGSM_ePWRKeyStartGSM_Exe+0x40>)
 8004a60:	0018      	movs	r0, r3
 8004a62:	f001 ff1d 	bl	80068a0 <HAL_Delay>
	vAPP_eFeedTheWDT_Exe();
 8004a66:	f7fe f8c9 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
	HAL_GPIO_WritePin(GSM_PWRKEY_GPIO_Port, GSM_PWRKEY_Pin, GPIO_PIN_RESET);
 8004a6a:	23a0      	movs	r3, #160	@ 0xa0
 8004a6c:	05db      	lsls	r3, r3, #23
 8004a6e:	2200      	movs	r2, #0
 8004a70:	2101      	movs	r1, #1
 8004a72:	0018      	movs	r0, r3
 8004a74:	f003 ffb3 	bl	80089de <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8004a78:	4b05      	ldr	r3, [pc, #20]	@ (8004a90 <vGSM_ePWRKeyStartGSM_Exe+0x44>)
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	f001 ff10 	bl	80068a0 <HAL_Delay>
	vAPP_eFeedTheWDT_Exe();
 8004a80:	f7fe f8bc 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
}
 8004a84:	46c0      	nop			@ (mov r8, r8)
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	46c0      	nop			@ (mov r8, r8)
 8004a8c:	00000834 	.word	0x00000834
 8004a90:	00000bb8 	.word	0x00000bb8

08004a94 <vGSM_eSoftOFFGSM_Exe>:
// Return		: none
// Author		: AK
// Date		: 25-12-2021
// ============================================================================
void vGSM_eSoftOFFGSM_Exe (void)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWRKEY_GPIO_Port, GSM_PWRKEY_Pin, GPIO_PIN_SET);
 8004a98:	23a0      	movs	r3, #160	@ 0xa0
 8004a9a:	05db      	lsls	r3, r3, #23
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	0018      	movs	r0, r3
 8004aa2:	f003 ff9c 	bl	80089de <HAL_GPIO_WritePin>
	HAL_Delay(700);
 8004aa6:	23af      	movs	r3, #175	@ 0xaf
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f001 fef8 	bl	80068a0 <HAL_Delay>

	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_QPOWD], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, 1000);
 8004ab0:	4b19      	ldr	r3, [pc, #100]	@ (8004b18 <vGSM_eSoftOFFGSM_Exe+0x84>)
 8004ab2:	22a4      	movs	r2, #164	@ 0xa4
 8004ab4:	5898      	ldr	r0, [r3, r2]
 8004ab6:	4b19      	ldr	r3, [pc, #100]	@ (8004b1c <vGSM_eSoftOFFGSM_Exe+0x88>)
 8004ab8:	6819      	ldr	r1, [r3, #0]
 8004aba:	23fa      	movs	r3, #250	@ 0xfa
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	22c8      	movs	r2, #200	@ 0xc8
 8004ac0:	f7ff fd64 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	TIMERData.uiLEDCntr = 0;
 8004ac4:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <vGSM_eSoftOFFGSM_Exe+0x8c>)
 8004ac6:	781a      	ldrb	r2, [r3, #0]
 8004ac8:	2100      	movs	r1, #0
 8004aca:	400a      	ands	r2, r1
 8004acc:	701a      	strb	r2, [r3, #0]
 8004ace:	785a      	ldrb	r2, [r3, #1]
 8004ad0:	2100      	movs	r1, #0
 8004ad2:	400a      	ands	r2, r1
 8004ad4:	705a      	strb	r2, [r3, #1]
	do
	{
	} while ((GSM_RxCntr < 20) &&  (TIMERData.uiLEDCntr < 64000));
 8004ad6:	4b13      	ldr	r3, [pc, #76]	@ (8004b24 <vGSM_eSoftOFFGSM_Exe+0x90>)
 8004ad8:	781a      	ldrb	r2, [r3, #0]
 8004ada:	785b      	ldrb	r3, [r3, #1]
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	b29b      	uxth	r3, r3
 8004ae2:	2b13      	cmp	r3, #19
 8004ae4:	d808      	bhi.n	8004af8 <vGSM_eSoftOFFGSM_Exe+0x64>
 8004ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b20 <vGSM_eSoftOFFGSM_Exe+0x8c>)
 8004ae8:	781a      	ldrb	r2, [r3, #0]
 8004aea:	785b      	ldrb	r3, [r3, #1]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	4313      	orrs	r3, r2
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	4a0d      	ldr	r2, [pc, #52]	@ (8004b28 <vGSM_eSoftOFFGSM_Exe+0x94>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d9ee      	bls.n	8004ad6 <vGSM_eSoftOFFGSM_Exe+0x42>

	if (GSM_RxCntr >= 12)
 8004af8:	4b0a      	ldr	r3, [pc, #40]	@ (8004b24 <vGSM_eSoftOFFGSM_Exe+0x90>)
 8004afa:	781a      	ldrb	r2, [r3, #0]
 8004afc:	785b      	ldrb	r3, [r3, #1]
 8004afe:	021b      	lsls	r3, r3, #8
 8004b00:	4313      	orrs	r3, r2
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	2b0b      	cmp	r3, #11
 8004b06:	d904      	bls.n	8004b12 <vGSM_eSoftOFFGSM_Exe+0x7e>
	{
		ucGSM_eCompareStringInGSMBuff_Exe((char *)cGSM_eATResponseTbl[ATRESPONSE_POWERDOWN]);
 8004b08:	4b04      	ldr	r3, [pc, #16]	@ (8004b1c <vGSM_eSoftOFFGSM_Exe+0x88>)
 8004b0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f7ff ff57 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
	}
	else
	{
		;
	}
}
 8004b12:	46c0      	nop			@ (mov r8, r8)
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	2000004c 	.word	0x2000004c
 8004b1c:	200000fc 	.word	0x200000fc
 8004b20:	200008f4 	.word	0x200008f4
 8004b24:	20000d08 	.word	0x20000d08
 8004b28:	0000f9ff 	.word	0x0000f9ff

08004b2c <vGSM_ePowerONGSM_Exe>:
//	HAL_Delay(2000);
//	vAPP_eFeedTheWDT_Exe();
//}

void vGSM_ePowerONGSM_Exe(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
	uint8_t ucTemp;

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8004b32:	4b14      	ldr	r3, [pc, #80]	@ (8004b84 <vGSM_ePowerONGSM_Exe+0x58>)
 8004b34:	210c      	movs	r1, #12
 8004b36:	0018      	movs	r0, r3
 8004b38:	f005 fe0c 	bl	800a754 <HAL_TIM_PWM_Start>

	ucTemp = 0;
 8004b3c:	1dfb      	adds	r3, r7, #7
 8004b3e:	2200      	movs	r2, #0
 8004b40:	701a      	strb	r2, [r3, #0]
	while(ucTemp < 200)
 8004b42:	e00c      	b.n	8004b5e <vGSM_ePowerONGSM_Exe+0x32>
	{
		TIM2->CCR1 = ucTemp;
 8004b44:	2380      	movs	r3, #128	@ 0x80
 8004b46:	05db      	lsls	r3, r3, #23
 8004b48:	1dfa      	adds	r2, r7, #7
 8004b4a:	7812      	ldrb	r2, [r2, #0]
 8004b4c:	635a      	str	r2, [r3, #52]	@ 0x34
		ucTemp += 10;
 8004b4e:	1dfb      	adds	r3, r7, #7
 8004b50:	1dfa      	adds	r2, r7, #7
 8004b52:	7812      	ldrb	r2, [r2, #0]
 8004b54:	320a      	adds	r2, #10
 8004b56:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);
 8004b58:	2001      	movs	r0, #1
 8004b5a:	f001 fea1 	bl	80068a0 <HAL_Delay>
	while(ucTemp < 200)
 8004b5e:	1dfb      	adds	r3, r7, #7
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	2bc7      	cmp	r3, #199	@ 0xc7
 8004b64:	d9ee      	bls.n	8004b44 <vGSM_ePowerONGSM_Exe+0x18>
	}
	TIM2->CCR1 = 1000;
 8004b66:	2380      	movs	r3, #128	@ 0x80
 8004b68:	05db      	lsls	r3, r3, #23
 8004b6a:	22fa      	movs	r2, #250	@ 0xfa
 8004b6c:	0092      	lsls	r2, r2, #2
 8004b6e:	635a      	str	r2, [r3, #52]	@ 0x34

#if WDT
	WDT_REFRESH();
#endif
	HAL_Delay(2000);
 8004b70:	23fa      	movs	r3, #250	@ 0xfa
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	0018      	movs	r0, r3
 8004b76:	f001 fe93 	bl	80068a0 <HAL_Delay>
#if WDT
	WDT_REFRESH();
#endif
}
 8004b7a:	46c0      	nop			@ (mov r8, r8)
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	b002      	add	sp, #8
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	46c0      	nop			@ (mov r8, r8)
 8004b84:	200008a8 	.word	0x200008a8

08004b88 <vGSM_ePowerOFFGSM_Exe>:
//	}
//	vAPP_eFeedTheWDT_Exe();
//}

void vGSM_ePowerOFFGSM_Exe(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
	TIM2->CCR1 = 0;
 8004b8c:	2380      	movs	r3, #128	@ 0x80
 8004b8e:	05db      	lsls	r3, r3, #23
 8004b90:	2200      	movs	r2, #0
 8004b92:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004b94:	46c0      	nop			@ (mov r8, r8)
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <vGSM_eResetGSM_Exe>:
// Version	: -
// Author	: AK
// Date		: 04-12-2021
// ============================================================================
void vGSM_eResetGSM_Exe(void)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_RESET_GPIO_Port, GSM_RESET_Pin, GPIO_PIN_SET);
 8004b9e:	23a0      	movs	r3, #160	@ 0xa0
 8004ba0:	05db      	lsls	r3, r3, #23
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2102      	movs	r1, #2
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f003 ff19 	bl	80089de <HAL_GPIO_WritePin>
	HAL_Delay(460);
 8004bac:	23e6      	movs	r3, #230	@ 0xe6
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f001 fe75 	bl	80068a0 <HAL_Delay>
	HAL_GPIO_WritePin(GSM_RESET_GPIO_Port, GSM_RESET_Pin, GPIO_PIN_RESET);
 8004bb6:	23a0      	movs	r3, #160	@ 0xa0
 8004bb8:	05db      	lsls	r3, r3, #23
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f003 ff0d 	bl	80089de <HAL_GPIO_WritePin>
}
 8004bc4:	46c0      	nop			@ (mov r8, r8)
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
	...

08004bcc <vGSM_eReStartGSM_Exe>:
// Version	: -
// Author		: AK
// Date		: 09-12-2021
// ============================================================================
void vGSM_eReStartGSM_Exe(void)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
	vGSM_eCloseSocket_Exe();
 8004bd0:	f000 ff12 	bl	80059f8 <vGSM_eCloseSocket_Exe>
	vGSM_eDisableGPRS_Exe(PDP_CONTEXT_ID);
 8004bd4:	2001      	movs	r0, #1
 8004bd6:	f000 fb63 	bl	80052a0 <vGSM_eDisableGPRS_Exe>

	vGSM_eSoftOFFGSM_Exe();
 8004bda:	f7ff ff5b 	bl	8004a94 <vGSM_eSoftOFFGSM_Exe>
	vGSM_ePowerOFFGSM_Exe();
 8004bde:	f7ff ffd3 	bl	8004b88 <vGSM_ePowerOFFGSM_Exe>
	HAL_Delay(10000);
 8004be2:	4b11      	ldr	r3, [pc, #68]	@ (8004c28 <vGSM_eReStartGSM_Exe+0x5c>)
 8004be4:	0018      	movs	r0, r3
 8004be6:	f001 fe5b 	bl	80068a0 <HAL_Delay>

	vGSM_ePowerONGSM_Exe();
 8004bea:	f7ff ff9f 	bl	8004b2c <vGSM_ePowerONGSM_Exe>
	vGSM_eStartGSM_Exe();
 8004bee:	f7ff fc55 	bl	800449c <vGSM_eStartGSM_Exe>
	vGSM_eInitaliseGSM_Exe();
 8004bf2:	f7ff fcb3 	bl	800455c <vGSM_eInitaliseGSM_Exe>
	vGPS_eStartGPS_Exe();
 8004bf6:	f7ff f94f 	bl	8003e98 <vGPS_eStartGPS_Exe>
	vGSM_eReadSIMInsertStatus_Exe();
 8004bfa:	f000 fcbf 	bl	800557c <vGSM_eReadSIMInsertStatus_Exe>
	ucGSM_eReadSignalStrength_Exe();
 8004bfe:	f000 fc21 	bl	8005444 <ucGSM_eReadSignalStrength_Exe>
	bGSM_eReadNetworkRegStatus_Exe(GSM_NETWORK_REGISTRATION);
 8004c02:	2001      	movs	r0, #1
 8004c04:	f000 f9e2 	bl	8004fcc <bGSM_eReadNetworkRegStatus_Exe>
	bGSM_eReadNetworkRegStatus_Exe(GPRS_NETWORK_REGISTRATION);
 8004c08:	2002      	movs	r0, #2
 8004c0a:	f000 f9df 	bl	8004fcc <bGSM_eReadNetworkRegStatus_Exe>

	GSMHealth.ucNoResponseCntr	= 0;
 8004c0e:	4b07      	ldr	r3, [pc, #28]	@ (8004c2c <vGSM_eReStartGSM_Exe+0x60>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	701a      	strb	r2, [r3, #0]
	GSMHealth.ucErrorCntr		= 0;
 8004c14:	4b05      	ldr	r3, [pc, #20]	@ (8004c2c <vGSM_eReStartGSM_Exe+0x60>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	709a      	strb	r2, [r3, #2]
	GSMHealth.ucNoSocketCntr	= 0;
 8004c1a:	4b04      	ldr	r3, [pc, #16]	@ (8004c2c <vGSM_eReStartGSM_Exe+0x60>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	705a      	strb	r2, [r3, #1]
}
 8004c20:	46c0      	nop			@ (mov r8, r8)
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	46c0      	nop			@ (mov r8, r8)
 8004c28:	00002710 	.word	0x00002710
 8004c2c:	20000e90 	.word	0x20000e90

08004c30 <ucGSM_eCheckATResponse_Exe>:

uint8_t ucGSM_eCheckATResponse_Exe(void)
{
 8004c30:	b590      	push	{r4, r7, lr}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
	uint8_t ucResp;

	ucResp = ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_AT], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 8004c36:	4b16      	ldr	r3, [pc, #88]	@ (8004c90 <ucGSM_eCheckATResponse_Exe+0x60>)
 8004c38:	6818      	ldr	r0, [r3, #0]
 8004c3a:	4b16      	ldr	r3, [pc, #88]	@ (8004c94 <ucGSM_eCheckATResponse_Exe+0x64>)
 8004c3c:	6819      	ldr	r1, [r3, #0]
 8004c3e:	1dfc      	adds	r4, r7, #7
 8004c40:	23fa      	movs	r3, #250	@ 0xfa
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	2296      	movs	r2, #150	@ 0x96
 8004c46:	0052      	lsls	r2, r2, #1
 8004c48:	f7ff fca0 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8004c4c:	0003      	movs	r3, r0
 8004c4e:	7023      	strb	r3, [r4, #0]
	ucResp = ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_AT], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 8004c50:	4b0f      	ldr	r3, [pc, #60]	@ (8004c90 <ucGSM_eCheckATResponse_Exe+0x60>)
 8004c52:	6818      	ldr	r0, [r3, #0]
 8004c54:	4b0f      	ldr	r3, [pc, #60]	@ (8004c94 <ucGSM_eCheckATResponse_Exe+0x64>)
 8004c56:	6819      	ldr	r1, [r3, #0]
 8004c58:	1dfc      	adds	r4, r7, #7
 8004c5a:	23fa      	movs	r3, #250	@ 0xfa
 8004c5c:	005b      	lsls	r3, r3, #1
 8004c5e:	2296      	movs	r2, #150	@ 0x96
 8004c60:	0052      	lsls	r2, r2, #1
 8004c62:	f7ff fc93 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8004c66:	0003      	movs	r3, r0
 8004c68:	7023      	strb	r3, [r4, #0]
	ucResp = ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_AT], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 8004c6a:	4b09      	ldr	r3, [pc, #36]	@ (8004c90 <ucGSM_eCheckATResponse_Exe+0x60>)
 8004c6c:	6818      	ldr	r0, [r3, #0]
 8004c6e:	4b09      	ldr	r3, [pc, #36]	@ (8004c94 <ucGSM_eCheckATResponse_Exe+0x64>)
 8004c70:	6819      	ldr	r1, [r3, #0]
 8004c72:	1dfc      	adds	r4, r7, #7
 8004c74:	23fa      	movs	r3, #250	@ 0xfa
 8004c76:	005b      	lsls	r3, r3, #1
 8004c78:	2296      	movs	r2, #150	@ 0x96
 8004c7a:	0052      	lsls	r2, r2, #1
 8004c7c:	f7ff fc86 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8004c80:	0003      	movs	r3, r0
 8004c82:	7023      	strb	r3, [r4, #0]
	return ucResp;
 8004c84:	1dfb      	adds	r3, r7, #7
 8004c86:	781b      	ldrb	r3, [r3, #0]
}
 8004c88:	0018      	movs	r0, r3
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	b003      	add	sp, #12
 8004c8e:	bd90      	pop	{r4, r7, pc}
 8004c90:	2000004c 	.word	0x2000004c
 8004c94:	200000fc 	.word	0x200000fc

08004c98 <vGSM_eInitialiseSetting_Exe>:
// Version	: -
// Author		: AK
// Date		: 02-12-2021
// ============================================================================
void vGSM_eInitialiseSetting_Exe(void)
{
 8004c98:	b590      	push	{r4, r7, lr}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af02      	add	r7, sp, #8
	uint8_t ucResp, ucTry;

	ucTry = 0;
 8004c9e:	1dfb      	adds	r3, r7, #7
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	701a      	strb	r2, [r3, #0]
	do
	{
		ucResp = ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_ATE0], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 200, 500);
 8004ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8004d50 <vGSM_eInitialiseSetting_Exe+0xb8>)
 8004ca6:	6858      	ldr	r0, [r3, #4]
 8004ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8004d54 <vGSM_eInitialiseSetting_Exe+0xbc>)
 8004caa:	6819      	ldr	r1, [r3, #0]
 8004cac:	1dbc      	adds	r4, r7, #6
 8004cae:	23fa      	movs	r3, #250	@ 0xfa
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	22c8      	movs	r2, #200	@ 0xc8
 8004cb4:	f7ff fc6a 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8004cb8:	0003      	movs	r3, r0
 8004cba:	7023      	strb	r3, [r4, #0]
		HAL_Delay(1000);
 8004cbc:	23fa      	movs	r3, #250	@ 0xfa
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f001 fded 	bl	80068a0 <HAL_Delay>
		vAPP_eFeedTheWDT_Exe();
 8004cc6:	f7fd ff99 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		ucTry++;
 8004cca:	1dfb      	adds	r3, r7, #7
 8004ccc:	781a      	ldrb	r2, [r3, #0]
 8004cce:	1dfb      	adds	r3, r7, #7
 8004cd0:	3201      	adds	r2, #1
 8004cd2:	701a      	strb	r2, [r3, #0]
	} while ((ucResp == RESPONSE_NOT_MATCHING) && (ucTry < 5));
 8004cd4:	1dbb      	adds	r3, r7, #6
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d103      	bne.n	8004ce4 <vGSM_eInitialiseSetting_Exe+0x4c>
 8004cdc:	1dfb      	adds	r3, r7, #7
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	2b04      	cmp	r3, #4
 8004ce2:	d9df      	bls.n	8004ca4 <vGSM_eInitialiseSetting_Exe+0xc>

	ucTry = 0;
 8004ce4:	1dfb      	adds	r3, r7, #7
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	701a      	strb	r2, [r3, #0]
	do
	{
		ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_CPMS_ME], (char *)cGSM_eATResponseTbl[ATRESPONSE_CPMS], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 200, 500);
 8004cea:	4b19      	ldr	r3, [pc, #100]	@ (8004d50 <vGSM_eInitialiseSetting_Exe+0xb8>)
 8004cec:	68d8      	ldr	r0, [r3, #12]
 8004cee:	4b19      	ldr	r3, [pc, #100]	@ (8004d54 <vGSM_eInitialiseSetting_Exe+0xbc>)
 8004cf0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004cf2:	4b18      	ldr	r3, [pc, #96]	@ (8004d54 <vGSM_eInitialiseSetting_Exe+0xbc>)
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	1dbc      	adds	r4, r7, #6
 8004cf8:	23fa      	movs	r3, #250	@ 0xfa
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	23c8      	movs	r3, #200	@ 0xc8
 8004d00:	f7ff fcb8 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 8004d04:	0003      	movs	r3, r0
 8004d06:	7023      	strb	r3, [r4, #0]
		HAL_Delay(1000);
 8004d08:	23fa      	movs	r3, #250	@ 0xfa
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f001 fdc7 	bl	80068a0 <HAL_Delay>
		vAPP_eFeedTheWDT_Exe();
 8004d12:	f7fd ff73 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		ucTry++;
 8004d16:	1dfb      	adds	r3, r7, #7
 8004d18:	781a      	ldrb	r2, [r3, #0]
 8004d1a:	1dfb      	adds	r3, r7, #7
 8004d1c:	3201      	adds	r2, #1
 8004d1e:	701a      	strb	r2, [r3, #0]
	} while ((ucResp == RESPONSE_NOT_MATCHING) && (ucTry < 5));
 8004d20:	1dbb      	adds	r3, r7, #6
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b01      	cmp	r3, #1
 8004d26:	d103      	bne.n	8004d30 <vGSM_eInitialiseSetting_Exe+0x98>
 8004d28:	1dfb      	adds	r3, r7, #7
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d9dc      	bls.n	8004cea <vGSM_eInitialiseSetting_Exe+0x52>

	// Set SMS in Text Mode : Fixed in Profile
	ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_CMGF], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 200, 500);
 8004d30:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <vGSM_eInitialiseSetting_Exe+0xb8>)
 8004d32:	6958      	ldr	r0, [r3, #20]
 8004d34:	4b07      	ldr	r3, [pc, #28]	@ (8004d54 <vGSM_eInitialiseSetting_Exe+0xbc>)
 8004d36:	6819      	ldr	r1, [r3, #0]
 8004d38:	23fa      	movs	r3, #250	@ 0xfa
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	22c8      	movs	r2, #200	@ 0xc8
 8004d3e:	f7ff fc25 	bl	800458c <ucGSM_eProcessATCommand_Exe>

	vGSM_eInitialSetup_Exe();
 8004d42:	f000 f809 	bl	8004d58 <vGSM_eInitialSetup_Exe>
}
 8004d46:	46c0      	nop			@ (mov r8, r8)
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	b003      	add	sp, #12
 8004d4c:	bd90      	pop	{r4, r7, pc}
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	2000004c 	.word	0x2000004c
 8004d54:	200000fc 	.word	0x200000fc

08004d58 <vGSM_eInitialSetup_Exe>:
// Version	: -
// Author		: AK
// Date		: 06-12-2021
// ============================================================================
void vGSM_eInitialSetup_Exe(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_CMEE], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004d5c:	4b25      	ldr	r3, [pc, #148]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004d5e:	6a18      	ldr	r0, [r3, #32]
 8004d60:	4b25      	ldr	r3, [pc, #148]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004d62:	6819      	ldr	r1, [r3, #0]
 8004d64:	2396      	movs	r3, #150	@ 0x96
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	22c8      	movs	r2, #200	@ 0xc8
 8004d6a:	f7ff fc0f 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_ATV1], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004d6e:	4b21      	ldr	r3, [pc, #132]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004d70:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8004d72:	4b21      	ldr	r3, [pc, #132]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004d74:	6819      	ldr	r1, [r3, #0]
 8004d76:	2396      	movs	r3, #150	@ 0x96
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	22c8      	movs	r2, #200	@ 0xc8
 8004d7c:	f7ff fc06 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_QURCCFG], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004d80:	4b1c      	ldr	r3, [pc, #112]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004d82:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004d84:	4b1c      	ldr	r3, [pc, #112]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004d86:	6819      	ldr	r1, [r3, #0]
 8004d88:	2396      	movs	r3, #150	@ 0x96
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	22c8      	movs	r2, #200	@ 0xc8
 8004d8e:	f7ff fbfd 	bl	800458c <ucGSM_eProcessATCommand_Exe>
    ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_CSCS], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004d92:	4b18      	ldr	r3, [pc, #96]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004d94:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8004d96:	4b18      	ldr	r3, [pc, #96]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004d98:	6819      	ldr	r1, [r3, #0]
 8004d9a:	2396      	movs	r3, #150	@ 0x96
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	22c8      	movs	r2, #200	@ 0xc8
 8004da0:	f7ff fbf4 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCSCA], (char *)cGSM_eATResponseTbl[ATRESPONSE_CSCA], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT500);
 8004da4:	4b13      	ldr	r3, [pc, #76]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004da6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004da8:	4b13      	ldr	r3, [pc, #76]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004daa:	2280      	movs	r2, #128	@ 0x80
 8004dac:	5899      	ldr	r1, [r3, r2]
 8004dae:	23fa      	movs	r3, #250	@ 0xfa
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	22c8      	movs	r2, #200	@ 0xc8
 8004db4:	f7ff fbea 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCPMS], (char *)cGSM_eATResponseTbl[ATRESPONSE_CPMS], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT500);
 8004db8:	4b0e      	ldr	r3, [pc, #56]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004dba:	6918      	ldr	r0, [r3, #16]
 8004dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004dbe:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004dc0:	23fa      	movs	r3, #250	@ 0xfa
 8004dc2:	005b      	lsls	r3, r3, #1
 8004dc4:	22c8      	movs	r2, #200	@ 0xc8
 8004dc6:	f7ff fbe1 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_CSMP], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004dca:	4b0a      	ldr	r3, [pc, #40]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004dcc:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8004dce:	4b0a      	ldr	r3, [pc, #40]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004dd0:	6819      	ldr	r1, [r3, #0]
 8004dd2:	2396      	movs	r3, #150	@ 0x96
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	22c8      	movs	r2, #200	@ 0xc8
 8004dd8:	f7ff fbd8 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	ucGSM_eProcessATCommand_Exe ((char *) cGSM_eATCommandTbl[ATCOMMAND_CSDH], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT300);
 8004ddc:	4b05      	ldr	r3, [pc, #20]	@ (8004df4 <vGSM_eInitialSetup_Exe+0x9c>)
 8004dde:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004de0:	4b05      	ldr	r3, [pc, #20]	@ (8004df8 <vGSM_eInitialSetup_Exe+0xa0>)
 8004de2:	6819      	ldr	r1, [r3, #0]
 8004de4:	2396      	movs	r3, #150	@ 0x96
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	22c8      	movs	r2, #200	@ 0xc8
 8004dea:	f7ff fbcf 	bl	800458c <ucGSM_eProcessATCommand_Exe>
}
 8004dee:	46c0      	nop			@ (mov r8, r8)
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	2000004c 	.word	0x2000004c
 8004df8:	200000fc 	.word	0x200000fc

08004dfc <vGSM_eRegisterAndSetModule_Exe>:


void vGSM_eRegisterAndSetModule_Exe(void)
{
 8004dfc:	b590      	push	{r4, r7, lr}
 8004dfe:	b083      	sub	sp, #12
 8004e00:	af00      	add	r7, sp, #0
	uint8_t ucResp, ucTemp;
	bool bStatus;

	vGSM_eReadSIMInsertStatus_Exe();
 8004e02:	f000 fbbb 	bl	800557c <vGSM_eReadSIMInsertStatus_Exe>

	if (GSMHealth.bSIMInsertStatus == SIM_INSERTED)
 8004e06:	4b36      	ldr	r3, [pc, #216]	@ (8004ee0 <vGSM_eRegisterAndSetModule_Exe+0xe4>)
 8004e08:	7adb      	ldrb	r3, [r3, #11]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d063      	beq.n	8004ed6 <vGSM_eRegisterAndSetModule_Exe+0xda>
	{
		ucTemp = 0;
 8004e0e:	1dfb      	adds	r3, r7, #7
 8004e10:	2200      	movs	r2, #0
 8004e12:	701a      	strb	r2, [r3, #0]
		do
		{
			ucResp = ucGSM_eReadSignalStrength_Exe();
 8004e14:	1dbc      	adds	r4, r7, #6
 8004e16:	f000 fb15 	bl	8005444 <ucGSM_eReadSignalStrength_Exe>
 8004e1a:	0003      	movs	r3, r0
 8004e1c:	7023      	strb	r3, [r4, #0]
			ucTemp++;
 8004e1e:	1dfb      	adds	r3, r7, #7
 8004e20:	781a      	ldrb	r2, [r3, #0]
 8004e22:	1dfb      	adds	r3, r7, #7
 8004e24:	3201      	adds	r2, #1
 8004e26:	701a      	strb	r2, [r3, #0]
			HAL_Delay (1000);
 8004e28:	23fa      	movs	r3, #250	@ 0xfa
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	0018      	movs	r0, r3
 8004e2e:	f001 fd37 	bl	80068a0 <HAL_Delay>
			vAPP_eFeedTheWDT_Exe();
 8004e32:	f7fd fee3 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		} while ((ucTemp != GSM_SIGNAL_LEVEL_OK) && (ucResp != GSM_SIGNAL_LEVEL_GOOD) && (ucTemp < 15));
 8004e36:	1dfb      	adds	r3, r7, #7
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d007      	beq.n	8004e4e <vGSM_eRegisterAndSetModule_Exe+0x52>
 8004e3e:	1dbb      	adds	r3, r7, #6
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	2b02      	cmp	r3, #2
 8004e44:	d003      	beq.n	8004e4e <vGSM_eRegisterAndSetModule_Exe+0x52>
 8004e46:	1dfb      	adds	r3, r7, #7
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	2b0e      	cmp	r3, #14
 8004e4c:	d9e2      	bls.n	8004e14 <vGSM_eRegisterAndSetModule_Exe+0x18>

		GSM_TimeOut = 0;
 8004e4e:	4b25      	ldr	r3, [pc, #148]	@ (8004ee4 <vGSM_eRegisterAndSetModule_Exe+0xe8>)
 8004e50:	3302      	adds	r3, #2
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	2100      	movs	r1, #0
 8004e56:	400a      	ands	r2, r1
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	785a      	ldrb	r2, [r3, #1]
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	400a      	ands	r2, r1
 8004e60:	705a      	strb	r2, [r3, #1]
 8004e62:	789a      	ldrb	r2, [r3, #2]
 8004e64:	2100      	movs	r1, #0
 8004e66:	400a      	ands	r2, r1
 8004e68:	709a      	strb	r2, [r3, #2]
 8004e6a:	78da      	ldrb	r2, [r3, #3]
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	400a      	ands	r2, r1
 8004e70:	70da      	strb	r2, [r3, #3]
		do
		{
			bStatus = bGSM_eNetworkSetup_Exe();
 8004e72:	1d7c      	adds	r4, r7, #5
 8004e74:	f000 f83a 	bl	8004eec <bGSM_eNetworkSetup_Exe>
 8004e78:	0003      	movs	r3, r0
 8004e7a:	7023      	strb	r3, [r4, #0]
			HAL_Delay(1000);
 8004e7c:	23fa      	movs	r3, #250	@ 0xfa
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	0018      	movs	r0, r3
 8004e82:	f001 fd0d 	bl	80068a0 <HAL_Delay>
			vAPP_eFeedTheWDT_Exe();
 8004e86:	f7fd feb9 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		} while ((bStatus == FALSE) && (GSM_TimeOut < 20000));
 8004e8a:	1d7b      	adds	r3, r7, #5
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	4053      	eors	r3, r2
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00e      	beq.n	8004eb6 <vGSM_eRegisterAndSetModule_Exe+0xba>
 8004e98:	4b12      	ldr	r3, [pc, #72]	@ (8004ee4 <vGSM_eRegisterAndSetModule_Exe+0xe8>)
 8004e9a:	789a      	ldrb	r2, [r3, #2]
 8004e9c:	78d9      	ldrb	r1, [r3, #3]
 8004e9e:	0209      	lsls	r1, r1, #8
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	7919      	ldrb	r1, [r3, #4]
 8004ea4:	0409      	lsls	r1, r1, #16
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	795b      	ldrb	r3, [r3, #5]
 8004eaa:	061b      	lsls	r3, r3, #24
 8004eac:	4313      	orrs	r3, r2
 8004eae:	001a      	movs	r2, r3
 8004eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <vGSM_eRegisterAndSetModule_Exe+0xec>)
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d9dd      	bls.n	8004e72 <vGSM_eRegisterAndSetModule_Exe+0x76>

		vGSM_eReadNetworkInfo_Exe();
 8004eb6:	f000 fa6b 	bl	8005390 <vGSM_eReadNetworkInfo_Exe>

		bStatus = bGSM_eCheckAPNSetting_Exe();
 8004eba:	1d7c      	adds	r4, r7, #5
 8004ebc:	f000 f902 	bl	80050c4 <bGSM_eCheckAPNSetting_Exe>
 8004ec0:	0003      	movs	r3, r0
 8004ec2:	7023      	strb	r3, [r4, #0]
		if (bStatus == FALSE)
 8004ec4:	1d7b      	adds	r3, r7, #5
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	4053      	eors	r3, r2
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <vGSM_eRegisterAndSetModule_Exe+0xda>
		{
			vGSM_eSetAPN_Exe();
 8004ed2:	f000 f95f 	bl	8005194 <vGSM_eSetAPN_Exe>
		}
	}
}
 8004ed6:	46c0      	nop			@ (mov r8, r8)
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	b003      	add	sp, #12
 8004edc:	bd90      	pop	{r4, r7, pc}
 8004ede:	46c0      	nop			@ (mov r8, r8)
 8004ee0:	20000e90 	.word	0x20000e90
 8004ee4:	20000d08 	.word	0x20000d08
 8004ee8:	00004e1f 	.word	0x00004e1f

08004eec <bGSM_eNetworkSetup_Exe>:
//		 	 NETWORK_REGISTRATION_SUCCESS	1
// Author		: AK
// Date		: 06-12-2021
// ============================================================================
bool bGSM_eNetworkSetup_Exe(void)
{
 8004eec:	b590      	push	{r4, r7, lr}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
	uint8_t ucRetry = 0;
 8004ef2:	1dfb      	adds	r3, r7, #7
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	701a      	strb	r2, [r3, #0]
	bool bFlag, bResp;

	bFlag = NETWORK_REGISTRATION_FAILED;
 8004ef8:	1dbb      	adds	r3, r7, #6
 8004efa:	2200      	movs	r2, #0
 8004efc:	701a      	strb	r2, [r3, #0]

	do
	{
		bResp = bGSM_eReadNetworkRegStatus_Exe (GSM_NETWORK_REGISTRATION);
 8004efe:	1d7c      	adds	r4, r7, #5
 8004f00:	2001      	movs	r0, #1
 8004f02:	f000 f863 	bl	8004fcc <bGSM_eReadNetworkRegStatus_Exe>
 8004f06:	0003      	movs	r3, r0
 8004f08:	7023      	strb	r3, [r4, #0]
		HAL_Delay (1000);
 8004f0a:	23fa      	movs	r3, #250	@ 0xfa
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f001 fcc6 	bl	80068a0 <HAL_Delay>
		ucRetry++;
 8004f14:	1dfb      	adds	r3, r7, #7
 8004f16:	781a      	ldrb	r2, [r3, #0]
 8004f18:	1dfb      	adds	r3, r7, #7
 8004f1a:	3201      	adds	r2, #1
 8004f1c:	701a      	strb	r2, [r3, #0]
	} while ((bResp != NETWORK_REGISTRATION_SUCCESS) && (ucRetry < 90));
 8004f1e:	1d7b      	adds	r3, r7, #5
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	2201      	movs	r2, #1
 8004f24:	4053      	eors	r3, r2
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d003      	beq.n	8004f34 <bGSM_eNetworkSetup_Exe+0x48>
 8004f2c:	1dfb      	adds	r3, r7, #7
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b59      	cmp	r3, #89	@ 0x59
 8004f32:	d9e4      	bls.n	8004efe <bGSM_eNetworkSetup_Exe+0x12>

	if (bResp == NETWORK_REGISTRATION_SUCCESS)
 8004f34:	1d7b      	adds	r3, r7, #5
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d03c      	beq.n	8004fb6 <bGSM_eNetworkSetup_Exe+0xca>
	{
		GSMHealth.bGSMNetworkRegStatus = NETWORK_REGISTRATION_SUCCESS;
 8004f3c:	4b22      	ldr	r3, [pc, #136]	@ (8004fc8 <bGSM_eNetworkSetup_Exe+0xdc>)
 8004f3e:	2201      	movs	r2, #1
 8004f40:	735a      	strb	r2, [r3, #13]

		ucRetry = 0;
 8004f42:	1dfb      	adds	r3, r7, #7
 8004f44:	2200      	movs	r2, #0
 8004f46:	701a      	strb	r2, [r3, #0]
		do
		{
			bResp = bGSM_eReadNetworkRegStatus_Exe (GPRS_NETWORK_REGISTRATION);
 8004f48:	1d7c      	adds	r4, r7, #5
 8004f4a:	2002      	movs	r0, #2
 8004f4c:	f000 f83e 	bl	8004fcc <bGSM_eReadNetworkRegStatus_Exe>
 8004f50:	0003      	movs	r3, r0
 8004f52:	7023      	strb	r3, [r4, #0]
			HAL_Delay (1000);
 8004f54:	23fa      	movs	r3, #250	@ 0xfa
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	0018      	movs	r0, r3
 8004f5a:	f001 fca1 	bl	80068a0 <HAL_Delay>
			ucRetry++;
 8004f5e:	1dfb      	adds	r3, r7, #7
 8004f60:	781a      	ldrb	r2, [r3, #0]
 8004f62:	1dfb      	adds	r3, r7, #7
 8004f64:	3201      	adds	r2, #1
 8004f66:	701a      	strb	r2, [r3, #0]
		} while ((bResp != NETWORK_REGISTRATION_SUCCESS) && (ucRetry < 60));
 8004f68:	1d7b      	adds	r3, r7, #5
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	4053      	eors	r3, r2
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <bGSM_eNetworkSetup_Exe+0x92>
 8004f76:	1dfb      	adds	r3, r7, #7
 8004f78:	781b      	ldrb	r3, [r3, #0]
 8004f7a:	2b3b      	cmp	r3, #59	@ 0x3b
 8004f7c:	d9e4      	bls.n	8004f48 <bGSM_eNetworkSetup_Exe+0x5c>

		if (bResp == NETWORK_REGISTRATION_SUCCESS)
 8004f7e:	1d7b      	adds	r3, r7, #5
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d013      	beq.n	8004fae <bGSM_eNetworkSetup_Exe+0xc2>
		{
			GSMHealth.bGPRSNetworkRegStatus = NETWORK_REGISTRATION_SUCCESS;
 8004f86:	4b10      	ldr	r3, [pc, #64]	@ (8004fc8 <bGSM_eNetworkSetup_Exe+0xdc>)
 8004f88:	2201      	movs	r2, #1
 8004f8a:	739a      	strb	r2, [r3, #14]
			bFlag = NETWORK_REGISTRATION_SUCCESS;
 8004f8c:	1dbb      	adds	r3, r7, #6
 8004f8e:	2201      	movs	r2, #1
 8004f90:	701a      	strb	r2, [r3, #0]
			bResp = bGSM_eReadNetworkRegStatus_Exe (EPS_NETWORK_REGISTRATION);
 8004f92:	1d7c      	adds	r4, r7, #5
 8004f94:	2003      	movs	r0, #3
 8004f96:	f000 f819 	bl	8004fcc <bGSM_eReadNetworkRegStatus_Exe>
 8004f9a:	0003      	movs	r3, r0
 8004f9c:	7023      	strb	r3, [r4, #0]

			if (bResp == NETWORK_REGISTRATION_SUCCESS)
 8004f9e:	1d7b      	adds	r3, r7, #5
 8004fa0:	781b      	ldrb	r3, [r3, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00a      	beq.n	8004fbc <bGSM_eNetworkSetup_Exe+0xd0>
			{
				bFlag = NETWORK_REGISTRATION_SUCCESS;
 8004fa6:	1dbb      	adds	r3, r7, #6
 8004fa8:	2201      	movs	r2, #1
 8004faa:	701a      	strb	r2, [r3, #0]
 8004fac:	e006      	b.n	8004fbc <bGSM_eNetworkSetup_Exe+0xd0>
				;
			}
		}
		else
		{
			GSMHealth.bGPRSNetworkRegStatus = NETWORK_REGISTRATION_FAILED;
 8004fae:	4b06      	ldr	r3, [pc, #24]	@ (8004fc8 <bGSM_eNetworkSetup_Exe+0xdc>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	739a      	strb	r2, [r3, #14]
 8004fb4:	e002      	b.n	8004fbc <bGSM_eNetworkSetup_Exe+0xd0>
		}
	}
	else
	{
		GSMHealth.bGSMNetworkRegStatus = NETWORK_REGISTRATION_FAILED;
 8004fb6:	4b04      	ldr	r3, [pc, #16]	@ (8004fc8 <bGSM_eNetworkSetup_Exe+0xdc>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	735a      	strb	r2, [r3, #13]
	}
	return bFlag;
 8004fbc:	1dbb      	adds	r3, r7, #6
 8004fbe:	781b      	ldrb	r3, [r3, #0]
}
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	b003      	add	sp, #12
 8004fc6:	bd90      	pop	{r4, r7, pc}
 8004fc8:	20000e90 	.word	0x20000e90

08004fcc <bGSM_eReadNetworkRegStatus_Exe>:
// Version	: -
// Author		: AK
// Date		: 06-12-2021
// ============================================================================
bool bGSM_eReadNetworkRegStatus_Exe(uint8_t ucNetworkStatusType)
{
 8004fcc:	b5b0      	push	{r4, r5, r7, lr}
 8004fce:	b088      	sub	sp, #32
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	0002      	movs	r2, r0
 8004fd4:	1dfb      	adds	r3, r7, #7
 8004fd6:	701a      	strb	r2, [r3, #0]
	uint8_t ucResp, ucVal;
	char *cBuffAdd;
	bool bFlag;

	bFlag = NETWORK_REGISTRATION_FAILED;
 8004fd8:	2316      	movs	r3, #22
 8004fda:	18fb      	adds	r3, r7, r3
 8004fdc:	2200      	movs	r2, #0
 8004fde:	701a      	strb	r2, [r3, #0]
	if (ucNetworkStatusType == GSM_NETWORK_REGISTRATION)
 8004fe0:	1dfb      	adds	r3, r7, #7
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d110      	bne.n	800500a <bGSM_eReadNetworkRegStatus_Exe+0x3e>
	{
		ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_CREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 9000);
 8004fe8:	4b32      	ldr	r3, [pc, #200]	@ (80050b4 <bGSM_eReadNetworkRegStatus_Exe+0xe8>)
 8004fea:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8004fec:	4b32      	ldr	r3, [pc, #200]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 8004fee:	6999      	ldr	r1, [r3, #24]
 8004ff0:	4b31      	ldr	r3, [pc, #196]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	2317      	movs	r3, #23
 8004ff6:	18fc      	adds	r4, r7, r3
 8004ff8:	2396      	movs	r3, #150	@ 0x96
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	4d2f      	ldr	r5, [pc, #188]	@ (80050bc <bGSM_eReadNetworkRegStatus_Exe+0xf0>)
 8004ffe:	9500      	str	r5, [sp, #0]
 8005000:	f7ff fb38 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 8005004:	0003      	movs	r3, r0
 8005006:	7023      	strb	r3, [r4, #0]
 8005008:	e028      	b.n	800505c <bGSM_eReadNetworkRegStatus_Exe+0x90>
	}
	else if (ucNetworkStatusType == GPRS_NETWORK_REGISTRATION)
 800500a:	1dfb      	adds	r3, r7, #7
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d110      	bne.n	8005034 <bGSM_eReadNetworkRegStatus_Exe+0x68>
	{
		ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCGREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_CGREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 9000);
 8005012:	4b28      	ldr	r3, [pc, #160]	@ (80050b4 <bGSM_eReadNetworkRegStatus_Exe+0xe8>)
 8005014:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005016:	4b28      	ldr	r3, [pc, #160]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 8005018:	69d9      	ldr	r1, [r3, #28]
 800501a:	4b27      	ldr	r3, [pc, #156]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	2317      	movs	r3, #23
 8005020:	18fc      	adds	r4, r7, r3
 8005022:	2396      	movs	r3, #150	@ 0x96
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	4d25      	ldr	r5, [pc, #148]	@ (80050bc <bGSM_eReadNetworkRegStatus_Exe+0xf0>)
 8005028:	9500      	str	r5, [sp, #0]
 800502a:	f7ff fb23 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 800502e:	0003      	movs	r3, r0
 8005030:	7023      	strb	r3, [r4, #0]
 8005032:	e013      	b.n	800505c <bGSM_eReadNetworkRegStatus_Exe+0x90>
	}
	else if (ucNetworkStatusType == EPS_NETWORK_REGISTRATION)
 8005034:	1dfb      	adds	r3, r7, #7
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	2b03      	cmp	r3, #3
 800503a:	d10f      	bne.n	800505c <bGSM_eReadNetworkRegStatus_Exe+0x90>
	{
		ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCEREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_CEREG], (char *) cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 9000);
 800503c:	4b1d      	ldr	r3, [pc, #116]	@ (80050b4 <bGSM_eReadNetworkRegStatus_Exe+0xe8>)
 800503e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005040:	4b1d      	ldr	r3, [pc, #116]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 8005042:	6a19      	ldr	r1, [r3, #32]
 8005044:	4b1c      	ldr	r3, [pc, #112]	@ (80050b8 <bGSM_eReadNetworkRegStatus_Exe+0xec>)
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	2317      	movs	r3, #23
 800504a:	18fc      	adds	r4, r7, r3
 800504c:	2396      	movs	r3, #150	@ 0x96
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	4d1a      	ldr	r5, [pc, #104]	@ (80050bc <bGSM_eReadNetworkRegStatus_Exe+0xf0>)
 8005052:	9500      	str	r5, [sp, #0]
 8005054:	f7ff fb0e 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 8005058:	0003      	movs	r3, r0
 800505a:	7023      	strb	r3, [r4, #0]
	else
	{
		;
	}

	if(ucResp == RESPONSE_MATCHING)
 800505c:	2317      	movs	r3, #23
 800505e:	18fb      	adds	r3, r7, r3
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d11e      	bne.n	80050a4 <bGSM_eReadNetworkRegStatus_Exe+0xd8>
	{
		cBuffAdd = strchr((char *)GSM_Buffer, ',');
 8005066:	4b16      	ldr	r3, [pc, #88]	@ (80050c0 <bGSM_eReadNetworkRegStatus_Exe+0xf4>)
 8005068:	212c      	movs	r1, #44	@ 0x2c
 800506a:	0018      	movs	r0, r3
 800506c:	f008 fde6 	bl	800dc3c <strchr>
 8005070:	0003      	movs	r3, r0
 8005072:	613b      	str	r3, [r7, #16]
		if (cBuffAdd != NULL)
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d014      	beq.n	80050a4 <bGSM_eReadNetworkRegStatus_Exe+0xd8>
		{
			cBuffAdd++;
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	3301      	adds	r3, #1
 800507e:	613b      	str	r3, [r7, #16]
			ucVal = *cBuffAdd;
 8005080:	210f      	movs	r1, #15
 8005082:	187b      	adds	r3, r7, r1
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	7812      	ldrb	r2, [r2, #0]
 8005088:	701a      	strb	r2, [r3, #0]

			if ((ucVal == '1') || (ucVal == '5'))
 800508a:	000a      	movs	r2, r1
 800508c:	18bb      	adds	r3, r7, r2
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	2b31      	cmp	r3, #49	@ 0x31
 8005092:	d003      	beq.n	800509c <bGSM_eReadNetworkRegStatus_Exe+0xd0>
 8005094:	18bb      	adds	r3, r7, r2
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	2b35      	cmp	r3, #53	@ 0x35
 800509a:	d103      	bne.n	80050a4 <bGSM_eReadNetworkRegStatus_Exe+0xd8>
			{
				bFlag = NETWORK_REGISTRATION_SUCCESS;
 800509c:	2316      	movs	r3, #22
 800509e:	18fb      	adds	r3, r7, r3
 80050a0:	2201      	movs	r2, #1
 80050a2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return bFlag;
 80050a4:	2316      	movs	r3, #22
 80050a6:	18fb      	adds	r3, r7, r3
 80050a8:	781b      	ldrb	r3, [r3, #0]
}
 80050aa:	0018      	movs	r0, r3
 80050ac:	46bd      	mov	sp, r7
 80050ae:	b006      	add	sp, #24
 80050b0:	bdb0      	pop	{r4, r5, r7, pc}
 80050b2:	46c0      	nop			@ (mov r8, r8)
 80050b4:	2000004c 	.word	0x2000004c
 80050b8:	200000fc 	.word	0x200000fc
 80050bc:	00002328 	.word	0x00002328
 80050c0:	20000d12 	.word	0x20000d12

080050c4 <bGSM_eCheckAPNSetting_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
bool bGSM_eCheckAPNSetting_Exe(void)
{
 80050c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050c6:	b087      	sub	sp, #28
 80050c8:	af02      	add	r7, sp, #8
	uint8_t ucLen, ucResp;
	char *cBuff1;
	bool bStatus;

	// query
	sprintf(cAPP_eGlobalBuffer, "%s%d\r", cGSM_eATCommandTbl[ATCOMMAND_QICSGP], PDP_CONTEXT_ID);
 80050ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005174 <bGSM_eCheckAPNSetting_Exe+0xb0>)
 80050cc:	22a8      	movs	r2, #168	@ 0xa8
 80050ce:	589a      	ldr	r2, [r3, r2]
 80050d0:	4929      	ldr	r1, [pc, #164]	@ (8005178 <bGSM_eCheckAPNSetting_Exe+0xb4>)
 80050d2:	482a      	ldr	r0, [pc, #168]	@ (800517c <bGSM_eCheckAPNSetting_Exe+0xb8>)
 80050d4:	2301      	movs	r3, #1
 80050d6:	f008 fd3d 	bl	800db54 <siprintf>
	ucResp = ucGSM_eProcessATCmdDualResp_Exe(cAPP_eGlobalBuffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_GETQICSGP], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 150000);
 80050da:	4b29      	ldr	r3, [pc, #164]	@ (8005180 <bGSM_eCheckAPNSetting_Exe+0xbc>)
 80050dc:	2290      	movs	r2, #144	@ 0x90
 80050de:	5899      	ldr	r1, [r3, r2]
 80050e0:	4b27      	ldr	r3, [pc, #156]	@ (8005180 <bGSM_eCheckAPNSetting_Exe+0xbc>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	260e      	movs	r6, #14
 80050e6:	19bc      	adds	r4, r7, r6
 80050e8:	2396      	movs	r3, #150	@ 0x96
 80050ea:	005b      	lsls	r3, r3, #1
 80050ec:	4823      	ldr	r0, [pc, #140]	@ (800517c <bGSM_eCheckAPNSetting_Exe+0xb8>)
 80050ee:	4d25      	ldr	r5, [pc, #148]	@ (8005184 <bGSM_eCheckAPNSetting_Exe+0xc0>)
 80050f0:	9500      	str	r5, [sp, #0]
 80050f2:	f7ff fabf 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 80050f6:	0003      	movs	r3, r0
 80050f8:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 80050fa:	19bb      	adds	r3, r7, r6
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d12d      	bne.n	800515e <bGSM_eCheckAPNSetting_Exe+0x9a>
	{
		sprintf(cAPP_eGlobalBuffer, "%s %d,\"%s\",", (char *)cGSM_eATResponseTbl[ATRESPONSE_GETQICSGP], PDP_CONTEXT_ID, APPCONFIG.cAPN);
 8005102:	4b1f      	ldr	r3, [pc, #124]	@ (8005180 <bGSM_eCheckAPNSetting_Exe+0xbc>)
 8005104:	2290      	movs	r2, #144	@ 0x90
 8005106:	589a      	ldr	r2, [r3, r2]
 8005108:	491f      	ldr	r1, [pc, #124]	@ (8005188 <bGSM_eCheckAPNSetting_Exe+0xc4>)
 800510a:	481c      	ldr	r0, [pc, #112]	@ (800517c <bGSM_eCheckAPNSetting_Exe+0xb8>)
 800510c:	4b1f      	ldr	r3, [pc, #124]	@ (800518c <bGSM_eCheckAPNSetting_Exe+0xc8>)
 800510e:	9300      	str	r3, [sp, #0]
 8005110:	2301      	movs	r3, #1
 8005112:	f008 fd1f 	bl	800db54 <siprintf>
		cBuff1 = strchr(GSM_Buffer, '+');
 8005116:	4b1e      	ldr	r3, [pc, #120]	@ (8005190 <bGSM_eCheckAPNSetting_Exe+0xcc>)
 8005118:	212b      	movs	r1, #43	@ 0x2b
 800511a:	0018      	movs	r0, r3
 800511c:	f008 fd8e 	bl	800dc3c <strchr>
 8005120:	0003      	movs	r3, r0
 8005122:	60bb      	str	r3, [r7, #8]
		if (cBuff1 != 0)
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d014      	beq.n	8005154 <bGSM_eCheckAPNSetting_Exe+0x90>
		{
			ucLen = strlen(cAPP_eGlobalBuffer);
 800512a:	4b14      	ldr	r3, [pc, #80]	@ (800517c <bGSM_eCheckAPNSetting_Exe+0xb8>)
 800512c:	0018      	movs	r0, r3
 800512e:	f7fa ffe9 	bl	8000104 <strlen>
 8005132:	0002      	movs	r2, r0
 8005134:	1dfb      	adds	r3, r7, #7
 8005136:	701a      	strb	r2, [r3, #0]
			bStatus = bUTL_eCompareData_Exe(cAPP_eGlobalBuffer, cBuff1, ucLen);
 8005138:	1dfb      	adds	r3, r7, #7
 800513a:	781a      	ldrb	r2, [r3, #0]
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	4b0f      	ldr	r3, [pc, #60]	@ (800517c <bGSM_eCheckAPNSetting_Exe+0xb8>)
 8005140:	0018      	movs	r0, r3
 8005142:	f000 fe3d 	bl	8005dc0 <bUTL_eCompareData_Exe>
 8005146:	0002      	movs	r2, r0
 8005148:	230f      	movs	r3, #15
 800514a:	18fb      	adds	r3, r7, r3
 800514c:	1e51      	subs	r1, r2, #1
 800514e:	418a      	sbcs	r2, r1
 8005150:	701a      	strb	r2, [r3, #0]
 8005152:	e008      	b.n	8005166 <bGSM_eCheckAPNSetting_Exe+0xa2>
		}
		else
		{
			bStatus = FALSE;
 8005154:	230f      	movs	r3, #15
 8005156:	18fb      	adds	r3, r7, r3
 8005158:	2200      	movs	r2, #0
 800515a:	701a      	strb	r2, [r3, #0]
 800515c:	e003      	b.n	8005166 <bGSM_eCheckAPNSetting_Exe+0xa2>
		}
	}
	else
	{
		bStatus = FALSE;
 800515e:	230f      	movs	r3, #15
 8005160:	18fb      	adds	r3, r7, r3
 8005162:	2200      	movs	r2, #0
 8005164:	701a      	strb	r2, [r3, #0]
	}

	return bStatus;
 8005166:	230f      	movs	r3, #15
 8005168:	18fb      	adds	r3, r7, r3
 800516a:	781b      	ldrb	r3, [r3, #0]
}
 800516c:	0018      	movs	r0, r3
 800516e:	46bd      	mov	sp, r7
 8005170:	b005      	add	sp, #20
 8005172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005174:	2000004c 	.word	0x2000004c
 8005178:	08010604 	.word	0x08010604
 800517c:	2000044c 	.word	0x2000044c
 8005180:	200000fc 	.word	0x200000fc
 8005184:	000249f0 	.word	0x000249f0
 8005188:	0801060c 	.word	0x0801060c
 800518c:	2000096a 	.word	0x2000096a
 8005190:	20000d12 	.word	0x20000d12

08005194 <vGSM_eSetAPN_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
void vGSM_eSetAPN_Exe(void)
{
 8005194:	b590      	push	{r4, r7, lr}
 8005196:	b085      	sub	sp, #20
 8005198:	af02      	add	r7, sp, #8
	uint8_t ucStatus, ucTry;

	ucTry = 0;
 800519a:	1dfb      	adds	r3, r7, #7
 800519c:	2200      	movs	r2, #0
 800519e:	701a      	strb	r2, [r3, #0]

	do
	{
		sprintf(cAPP_eGlobalBuffer, "%s%d,1,\"%s\",\"\",\"\",0\r", (char *)cGSM_eATCommandTbl[ATCOMMAND_QICSGP], PDP_CONTEXT_ID, APPCONFIG.cAPN);
 80051a0:	4b13      	ldr	r3, [pc, #76]	@ (80051f0 <vGSM_eSetAPN_Exe+0x5c>)
 80051a2:	22a8      	movs	r2, #168	@ 0xa8
 80051a4:	589a      	ldr	r2, [r3, r2]
 80051a6:	4913      	ldr	r1, [pc, #76]	@ (80051f4 <vGSM_eSetAPN_Exe+0x60>)
 80051a8:	4813      	ldr	r0, [pc, #76]	@ (80051f8 <vGSM_eSetAPN_Exe+0x64>)
 80051aa:	4b14      	ldr	r3, [pc, #80]	@ (80051fc <vGSM_eSetAPN_Exe+0x68>)
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	2301      	movs	r3, #1
 80051b0:	f008 fcd0 	bl	800db54 <siprintf>
		ucStatus = ucGSM_eProcessATCommand_Exe (cAPP_eGlobalBuffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 200, 500);
 80051b4:	4b12      	ldr	r3, [pc, #72]	@ (8005200 <vGSM_eSetAPN_Exe+0x6c>)
 80051b6:	6819      	ldr	r1, [r3, #0]
 80051b8:	1dbc      	adds	r4, r7, #6
 80051ba:	23fa      	movs	r3, #250	@ 0xfa
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	480e      	ldr	r0, [pc, #56]	@ (80051f8 <vGSM_eSetAPN_Exe+0x64>)
 80051c0:	22c8      	movs	r2, #200	@ 0xc8
 80051c2:	f7ff f9e3 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 80051c6:	0003      	movs	r3, r0
 80051c8:	7023      	strb	r3, [r4, #0]

		vAPP_eFeedTheWDT_Exe();
 80051ca:	f7fd fd17 	bl	8002bfc <vAPP_eFeedTheWDT_Exe>
		ucTry++;
 80051ce:	1dfb      	adds	r3, r7, #7
 80051d0:	781a      	ldrb	r2, [r3, #0]
 80051d2:	1dfb      	adds	r3, r7, #7
 80051d4:	3201      	adds	r2, #1
 80051d6:	701a      	strb	r2, [r3, #0]
	} while((ucStatus != RESPONSE_MATCHING) && (ucTry < 3));
 80051d8:	1dbb      	adds	r3, r7, #6
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <vGSM_eSetAPN_Exe+0x54>
 80051e0:	1dfb      	adds	r3, r7, #7
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d9db      	bls.n	80051a0 <vGSM_eSetAPN_Exe+0xc>

}
 80051e8:	46c0      	nop			@ (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b003      	add	sp, #12
 80051ee:	bd90      	pop	{r4, r7, pc}
 80051f0:	2000004c 	.word	0x2000004c
 80051f4:	08010618 	.word	0x08010618
 80051f8:	2000044c 	.word	0x2000044c
 80051fc:	2000096a 	.word	0x2000096a
 8005200:	200000fc 	.word	0x200000fc

08005204 <vGSM_eEnableGPRS_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
void vGSM_eEnableGPRS_Exe(uint8_t ucPDPContextID)
{
 8005204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	0002      	movs	r2, r0
 800520c:	1dfb      	adds	r3, r7, #7
 800520e:	701a      	strb	r2, [r3, #0]
	uint8_t ucResp, ucTry;

    ucTry = 0;
 8005210:	230f      	movs	r3, #15
 8005212:	18fb      	adds	r3, r7, r3
 8005214:	2200      	movs	r2, #0
 8005216:	701a      	strb	r2, [r3, #0]
    do
    {
        // Activate
        sprintf(cAPP_eGlobalBuffer, "%s%d\r", cGSM_eATCommandTbl[ATCOMMAND_QIACT], ucPDPContextID);
 8005218:	4b1b      	ldr	r3, [pc, #108]	@ (8005288 <vGSM_eEnableGPRS_Exe+0x84>)
 800521a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800521c:	1dfb      	adds	r3, r7, #7
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	491a      	ldr	r1, [pc, #104]	@ (800528c <vGSM_eEnableGPRS_Exe+0x88>)
 8005222:	481b      	ldr	r0, [pc, #108]	@ (8005290 <vGSM_eEnableGPRS_Exe+0x8c>)
 8005224:	f008 fc96 	bl	800db54 <siprintf>
        ucResp = ucGSM_eProcessATCommand_Exe (cAPP_eGlobalBuffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 150000);
 8005228:	4b1a      	ldr	r3, [pc, #104]	@ (8005294 <vGSM_eEnableGPRS_Exe+0x90>)
 800522a:	6819      	ldr	r1, [r3, #0]
 800522c:	260e      	movs	r6, #14
 800522e:	19bc      	adds	r4, r7, r6
 8005230:	4d19      	ldr	r5, [pc, #100]	@ (8005298 <vGSM_eEnableGPRS_Exe+0x94>)
 8005232:	2396      	movs	r3, #150	@ 0x96
 8005234:	005a      	lsls	r2, r3, #1
 8005236:	4816      	ldr	r0, [pc, #88]	@ (8005290 <vGSM_eEnableGPRS_Exe+0x8c>)
 8005238:	002b      	movs	r3, r5
 800523a:	f7ff f9a7 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 800523e:	0003      	movs	r3, r0
 8005240:	7023      	strb	r3, [r4, #0]
        ucTry++;
 8005242:	210f      	movs	r1, #15
 8005244:	187b      	adds	r3, r7, r1
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	187b      	adds	r3, r7, r1
 800524a:	3201      	adds	r2, #1
 800524c:	701a      	strb	r2, [r3, #0]
    }while ((ucResp != RESPONSE_MATCHING) && (ucTry < 1));
 800524e:	19bb      	adds	r3, r7, r6
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <vGSM_eEnableGPRS_Exe+0x5a>
 8005256:	187b      	adds	r3, r7, r1
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d0dc      	beq.n	8005218 <vGSM_eEnableGPRS_Exe+0x14>

    if (ucResp == RESPONSE_MATCHING)
 800525e:	230e      	movs	r3, #14
 8005260:	18fb      	adds	r3, r7, r3
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d103      	bne.n	8005270 <vGSM_eEnableGPRS_Exe+0x6c>
    {
        GSMHealth.bGPRSStatus =  GPRS_ACTIVE;
 8005268:	4b0c      	ldr	r3, [pc, #48]	@ (800529c <vGSM_eEnableGPRS_Exe+0x98>)
 800526a:	2201      	movs	r2, #1
 800526c:	741a      	strb	r2, [r3, #16]
    {
        GSMHealth.bGPRSStatus			=  GPRS_NOT_ACTIVE;

        vGSM_eDisableGPRS_Exe(ucPDPContextID);
    }
}
 800526e:	e007      	b.n	8005280 <vGSM_eEnableGPRS_Exe+0x7c>
        GSMHealth.bGPRSStatus			=  GPRS_NOT_ACTIVE;
 8005270:	4b0a      	ldr	r3, [pc, #40]	@ (800529c <vGSM_eEnableGPRS_Exe+0x98>)
 8005272:	2200      	movs	r2, #0
 8005274:	741a      	strb	r2, [r3, #16]
        vGSM_eDisableGPRS_Exe(ucPDPContextID);
 8005276:	1dfb      	adds	r3, r7, #7
 8005278:	781b      	ldrb	r3, [r3, #0]
 800527a:	0018      	movs	r0, r3
 800527c:	f000 f810 	bl	80052a0 <vGSM_eDisableGPRS_Exe>
}
 8005280:	46c0      	nop			@ (mov r8, r8)
 8005282:	46bd      	mov	sp, r7
 8005284:	b005      	add	sp, #20
 8005286:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005288:	2000004c 	.word	0x2000004c
 800528c:	08010604 	.word	0x08010604
 8005290:	2000044c 	.word	0x2000044c
 8005294:	200000fc 	.word	0x200000fc
 8005298:	000249f0 	.word	0x000249f0
 800529c:	20000e90 	.word	0x20000e90

080052a0 <vGSM_eDisableGPRS_Exe>:
// Return		: none
// Author		: AK
// Date		: 22-12-2021
// ============================================================================
void vGSM_eDisableGPRS_Exe(uint8_t ucPDPContextID)
{
 80052a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	0002      	movs	r2, r0
 80052a8:	1dfb      	adds	r3, r7, #7
 80052aa:	701a      	strb	r2, [r3, #0]
	uint8_t ucResp;

	sprintf(cAPP_eGlobalBuffer, "%s%d\r", cGSM_eATCommandTbl[ATCOMMAND_QIDEACT], ucPDPContextID);
 80052ac:	4b0f      	ldr	r3, [pc, #60]	@ (80052ec <vGSM_eDisableGPRS_Exe+0x4c>)
 80052ae:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80052b0:	1dfb      	adds	r3, r7, #7
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	490e      	ldr	r1, [pc, #56]	@ (80052f0 <vGSM_eDisableGPRS_Exe+0x50>)
 80052b6:	480f      	ldr	r0, [pc, #60]	@ (80052f4 <vGSM_eDisableGPRS_Exe+0x54>)
 80052b8:	f008 fc4c 	bl	800db54 <siprintf>
	ucResp = ucGSM_eProcessATCommand_Exe (cAPP_eGlobalBuffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 40000);
 80052bc:	4b0e      	ldr	r3, [pc, #56]	@ (80052f8 <vGSM_eDisableGPRS_Exe+0x58>)
 80052be:	6819      	ldr	r1, [r3, #0]
 80052c0:	260f      	movs	r6, #15
 80052c2:	19bc      	adds	r4, r7, r6
 80052c4:	4d0d      	ldr	r5, [pc, #52]	@ (80052fc <vGSM_eDisableGPRS_Exe+0x5c>)
 80052c6:	2396      	movs	r3, #150	@ 0x96
 80052c8:	005a      	lsls	r2, r3, #1
 80052ca:	480a      	ldr	r0, [pc, #40]	@ (80052f4 <vGSM_eDisableGPRS_Exe+0x54>)
 80052cc:	002b      	movs	r3, r5
 80052ce:	f7ff f95d 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 80052d2:	0003      	movs	r3, r0
 80052d4:	7023      	strb	r3, [r4, #0]
	if(ucResp == RESPONSE_MATCHING)
 80052d6:	19bb      	adds	r3, r7, r6
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d102      	bne.n	80052e4 <vGSM_eDisableGPRS_Exe+0x44>
	{
		GSMHealth.bGPRSStatus = GPRS_NOT_ACTIVE;
 80052de:	4b08      	ldr	r3, [pc, #32]	@ (8005300 <vGSM_eDisableGPRS_Exe+0x60>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	741a      	strb	r2, [r3, #16]
	}
}
 80052e4:	46c0      	nop			@ (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b005      	add	sp, #20
 80052ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052ec:	2000004c 	.word	0x2000004c
 80052f0:	08010604 	.word	0x08010604
 80052f4:	2000044c 	.word	0x2000044c
 80052f8:	200000fc 	.word	0x200000fc
 80052fc:	00009c40 	.word	0x00009c40
 8005300:	20000e90 	.word	0x20000e90

08005304 <vGSM_eReadGPRSStatus_Exe>:
// Version	: -
// Author	: AK
// Date		: 7-12-21
// ============================================================================
void vGSM_eReadGPRSStatus_Exe(uint8_t ucPDPContextID)
{
 8005304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	0002      	movs	r2, r0
 800530c:	1dfb      	adds	r3, r7, #7
 800530e:	701a      	strb	r2, [r3, #0]
	uint8_t ucResp;
	char *cBuff;

    ucResp = ucGSM_eProcessATCommand_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_GETQIACT], (char *)cGSM_eATResponseTbl[ATRESPONSE_QIACT], 300, 150000);
 8005310:	4b19      	ldr	r3, [pc, #100]	@ (8005378 <vGSM_eReadGPRSStatus_Exe+0x74>)
 8005312:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8005314:	4b19      	ldr	r3, [pc, #100]	@ (800537c <vGSM_eReadGPRSStatus_Exe+0x78>)
 8005316:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8005318:	260f      	movs	r6, #15
 800531a:	19bc      	adds	r4, r7, r6
 800531c:	4d18      	ldr	r5, [pc, #96]	@ (8005380 <vGSM_eReadGPRSStatus_Exe+0x7c>)
 800531e:	2396      	movs	r3, #150	@ 0x96
 8005320:	005a      	lsls	r2, r3, #1
 8005322:	002b      	movs	r3, r5
 8005324:	f7ff f932 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8005328:	0003      	movs	r3, r0
 800532a:	7023      	strb	r3, [r4, #0]
    if (ucResp == RESPONSE_MATCHING)
 800532c:	19bb      	adds	r3, r7, r6
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d103      	bne.n	800533c <vGSM_eReadGPRSStatus_Exe+0x38>
    {
        GSMHealth.bGPRSStatus = GPRS_ACTIVE;
 8005334:	4b13      	ldr	r3, [pc, #76]	@ (8005384 <vGSM_eReadGPRSStatus_Exe+0x80>)
 8005336:	2201      	movs	r2, #1
 8005338:	741a      	strb	r2, [r3, #16]
            else
            {
            }
        }
    }
}
 800533a:	e019      	b.n	8005370 <vGSM_eReadGPRSStatus_Exe+0x6c>
        GSMHealth.bGPRSStatus = GPRS_NOT_ACTIVE;
 800533c:	4b11      	ldr	r3, [pc, #68]	@ (8005384 <vGSM_eReadGPRSStatus_Exe+0x80>)
 800533e:	2200      	movs	r2, #0
 8005340:	741a      	strb	r2, [r3, #16]
        if (GSM_RxCntr < 7)
 8005342:	4b11      	ldr	r3, [pc, #68]	@ (8005388 <vGSM_eReadGPRSStatus_Exe+0x84>)
 8005344:	781a      	ldrb	r2, [r3, #0]
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	021b      	lsls	r3, r3, #8
 800534a:	4313      	orrs	r3, r2
 800534c:	b29b      	uxth	r3, r3
 800534e:	2b06      	cmp	r3, #6
 8005350:	d80e      	bhi.n	8005370 <vGSM_eReadGPRSStatus_Exe+0x6c>
            cBuff = strstr(GSM_Buffer, cGSM_eATResponseTbl[ATRESPONSE_OK]);
 8005352:	4b0a      	ldr	r3, [pc, #40]	@ (800537c <vGSM_eReadGPRSStatus_Exe+0x78>)
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	4b0d      	ldr	r3, [pc, #52]	@ (800538c <vGSM_eReadGPRSStatus_Exe+0x88>)
 8005358:	0011      	movs	r1, r2
 800535a:	0018      	movs	r0, r3
 800535c:	f008 fc7c 	bl	800dc58 <strstr>
 8005360:	0003      	movs	r3, r0
 8005362:	60bb      	str	r3, [r7, #8]
            if (cBuff == 0)
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d102      	bne.n	8005370 <vGSM_eReadGPRSStatus_Exe+0x6c>
                GSMHealth.bGPRSStatus = GPRS_NOT_ACTIVE;
 800536a:	4b06      	ldr	r3, [pc, #24]	@ (8005384 <vGSM_eReadGPRSStatus_Exe+0x80>)
 800536c:	2200      	movs	r2, #0
 800536e:	741a      	strb	r2, [r3, #16]
}
 8005370:	46c0      	nop			@ (mov r8, r8)
 8005372:	46bd      	mov	sp, r7
 8005374:	b005      	add	sp, #20
 8005376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005378:	2000004c 	.word	0x2000004c
 800537c:	200000fc 	.word	0x200000fc
 8005380:	000249f0 	.word	0x000249f0
 8005384:	20000e90 	.word	0x20000e90
 8005388:	20000d08 	.word	0x20000d08
 800538c:	20000d12 	.word	0x20000d12

08005390 <vGSM_eReadNetworkInfo_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGSM_eReadNetworkInfo_Exe(void)
{
 8005390:	b5b0      	push	{r4, r5, r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af02      	add	r7, sp, #8
	uint8_t ucResp, ucVal;
	ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *)cGSM_eATCommandTbl[ATCOMMAND_QNWINFO], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 8005396:	4b28      	ldr	r3, [pc, #160]	@ (8005438 <vGSM_eReadNetworkInfo_Exe+0xa8>)
 8005398:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800539a:	4b28      	ldr	r3, [pc, #160]	@ (800543c <vGSM_eReadNetworkInfo_Exe+0xac>)
 800539c:	6819      	ldr	r1, [r3, #0]
 800539e:	4b27      	ldr	r3, [pc, #156]	@ (800543c <vGSM_eReadNetworkInfo_Exe+0xac>)
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	1dbc      	adds	r4, r7, #6
 80053a4:	2396      	movs	r3, #150	@ 0x96
 80053a6:	005d      	lsls	r5, r3, #1
 80053a8:	23fa      	movs	r3, #250	@ 0xfa
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	9300      	str	r3, [sp, #0]
 80053ae:	002b      	movs	r3, r5
 80053b0:	f7ff f960 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 80053b4:	0003      	movs	r3, r0
 80053b6:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 80053b8:	1dbb      	adds	r3, r7, #6
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d132      	bne.n	8005426 <vGSM_eReadNetworkInfo_Exe+0x96>
	{
		ucResp = ucGSM_eCompareStringInGSMBuff_Exe((char *)cGSM_eATResponseTbl[ATRESPONSE_LTE]);
 80053c0:	4b1e      	ldr	r3, [pc, #120]	@ (800543c <vGSM_eReadNetworkInfo_Exe+0xac>)
 80053c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c4:	1dbc      	adds	r4, r7, #6
 80053c6:	0018      	movs	r0, r3
 80053c8:	f7ff fafa 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 80053cc:	0003      	movs	r3, r0
 80053ce:	7023      	strb	r3, [r4, #0]
		if (ucResp == RESPONSE_MATCHING)
 80053d0:	1dbb      	adds	r3, r7, #6
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d103      	bne.n	80053e0 <vGSM_eReadNetworkInfo_Exe+0x50>
		{
			ucVal = LTE;
 80053d8:	1dfb      	adds	r3, r7, #7
 80053da:	2204      	movs	r2, #4
 80053dc:	701a      	strb	r2, [r3, #0]
 80053de:	e022      	b.n	8005426 <vGSM_eReadNetworkInfo_Exe+0x96>
		}
		else
		{
			ucResp = ucGSM_eCompareStringInGSMBuff_Exe((char *)cGSM_eATResponseTbl[ATRESPONSE_WCDMA]);
 80053e0:	4b16      	ldr	r3, [pc, #88]	@ (800543c <vGSM_eReadNetworkInfo_Exe+0xac>)
 80053e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e4:	1dbc      	adds	r4, r7, #6
 80053e6:	0018      	movs	r0, r3
 80053e8:	f7ff faea 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 80053ec:	0003      	movs	r3, r0
 80053ee:	7023      	strb	r3, [r4, #0]
			if (ucResp == RESPONSE_MATCHING)
 80053f0:	1dbb      	adds	r3, r7, #6
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d103      	bne.n	8005400 <vGSM_eReadNetworkInfo_Exe+0x70>
			{
				ucVal = WCDMA;
 80053f8:	1dfb      	adds	r3, r7, #7
 80053fa:	2203      	movs	r2, #3
 80053fc:	701a      	strb	r2, [r3, #0]
 80053fe:	e012      	b.n	8005426 <vGSM_eReadNetworkInfo_Exe+0x96>
			}
			else
			{
				ucResp = ucGSM_eCompareStringInGSMBuff_Exe((char *)cGSM_eATResponseTbl[ATRESPONSE_GSM]);
 8005400:	4b0e      	ldr	r3, [pc, #56]	@ (800543c <vGSM_eReadNetworkInfo_Exe+0xac>)
 8005402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005404:	1dbc      	adds	r4, r7, #6
 8005406:	0018      	movs	r0, r3
 8005408:	f7ff fada 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 800540c:	0003      	movs	r3, r0
 800540e:	7023      	strb	r3, [r4, #0]
				if (ucResp == RESPONSE_MATCHING)
 8005410:	1dbb      	adds	r3, r7, #6
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d103      	bne.n	8005420 <vGSM_eReadNetworkInfo_Exe+0x90>
				{
					ucVal = GSM;
 8005418:	1dfb      	adds	r3, r7, #7
 800541a:	2202      	movs	r2, #2
 800541c:	701a      	strb	r2, [r3, #0]
 800541e:	e002      	b.n	8005426 <vGSM_eReadNetworkInfo_Exe+0x96>
				}
				else
				{
					ucVal = NO_NETWORK;
 8005420:	1dfb      	adds	r3, r7, #7
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	GSMHealth.ucNetworkInfo = ucVal;
 8005426:	4b06      	ldr	r3, [pc, #24]	@ (8005440 <vGSM_eReadNetworkInfo_Exe+0xb0>)
 8005428:	1dfa      	adds	r2, r7, #7
 800542a:	7812      	ldrb	r2, [r2, #0]
 800542c:	731a      	strb	r2, [r3, #12]
}
 800542e:	46c0      	nop			@ (mov r8, r8)
 8005430:	46bd      	mov	sp, r7
 8005432:	b002      	add	sp, #8
 8005434:	bdb0      	pop	{r4, r5, r7, pc}
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	2000004c 	.word	0x2000004c
 800543c:	200000fc 	.word	0x200000fc
 8005440:	20000e90 	.word	0x20000e90

08005444 <ucGSM_eReadSignalStrength_Exe>:
// Version :	-
// Author	 : 	AK
// Date	: 	06-12-2021
// ============================================================================
uint8_t ucGSM_eReadSignalStrength_Exe(void)
{
 8005444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005446:	b087      	sub	sp, #28
 8005448:	af02      	add	r7, sp, #8
	uint8_t ucTemp, ucFlag, ucVal;
	char *cBuffAdd1, *cBuffAdd2;

	ucFlag = NO_GSM_SIGNAL;
 800544a:	260f      	movs	r6, #15
 800544c:	19bb      	adds	r3, r7, r6
 800544e:	2203      	movs	r2, #3
 8005450:	701a      	strb	r2, [r3, #0]
	ucTemp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_CSQ],(char *) cGSM_eATResponseTbl[ATRESPONSE_CSQ], (char *) cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 8005452:	4b44      	ldr	r3, [pc, #272]	@ (8005564 <ucGSM_eReadSignalStrength_Exe+0x120>)
 8005454:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8005456:	4b44      	ldr	r3, [pc, #272]	@ (8005568 <ucGSM_eReadSignalStrength_Exe+0x124>)
 8005458:	6959      	ldr	r1, [r3, #20]
 800545a:	4b43      	ldr	r3, [pc, #268]	@ (8005568 <ucGSM_eReadSignalStrength_Exe+0x124>)
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	230e      	movs	r3, #14
 8005460:	18fc      	adds	r4, r7, r3
 8005462:	2396      	movs	r3, #150	@ 0x96
 8005464:	005d      	lsls	r5, r3, #1
 8005466:	23fa      	movs	r3, #250	@ 0xfa
 8005468:	005b      	lsls	r3, r3, #1
 800546a:	9300      	str	r3, [sp, #0]
 800546c:	002b      	movs	r3, r5
 800546e:	f7ff f901 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 8005472:	0003      	movs	r3, r0
 8005474:	7023      	strb	r3, [r4, #0]

	if(ucTemp == RESPONSE_MATCHING)
 8005476:	230e      	movs	r3, #14
 8005478:	18fb      	adds	r3, r7, r3
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d15c      	bne.n	800553a <ucGSM_eReadSignalStrength_Exe+0xf6>
	{
		// Check for Strength Level
		cBuffAdd1 = strchr((char *)GSM_Buffer, ':');
 8005480:	4b3a      	ldr	r3, [pc, #232]	@ (800556c <ucGSM_eReadSignalStrength_Exe+0x128>)
 8005482:	213a      	movs	r1, #58	@ 0x3a
 8005484:	0018      	movs	r0, r3
 8005486:	f008 fbd9 	bl	800dc3c <strchr>
 800548a:	0003      	movs	r3, r0
 800548c:	60bb      	str	r3, [r7, #8]
		if (cBuffAdd1 != NULL)
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d045      	beq.n	8005520 <ucGSM_eReadSignalStrength_Exe+0xdc>
		{
			cBuffAdd1++;
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	3301      	adds	r3, #1
 8005498:	60bb      	str	r3, [r7, #8]
			cBuffAdd1++;
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	3301      	adds	r3, #1
 800549e:	60bb      	str	r3, [r7, #8]
			cBuffAdd2 = strchr(cBuffAdd1, ',');
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	212c      	movs	r1, #44	@ 0x2c
 80054a4:	0018      	movs	r0, r3
 80054a6:	f008 fbc9 	bl	800dc3c <strchr>
 80054aa:	0003      	movs	r3, r0
 80054ac:	607b      	str	r3, [r7, #4]
			if (cBuffAdd2 != NULL)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d04b      	beq.n	800554c <ucGSM_eReadSignalStrength_Exe+0x108>
			{
				*cBuffAdd2			= '\0';
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	701a      	strb	r2, [r3, #0]
				ucVal				= atoi(cBuffAdd1);
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	0018      	movs	r0, r3
 80054be:	f007 fd87 	bl	800cfd0 <atoi>
 80054c2:	0002      	movs	r2, r0
 80054c4:	1cfb      	adds	r3, r7, #3
 80054c6:	701a      	strb	r2, [r3, #0]
				GSMHealth.ucSignalVal	= ucVal;
 80054c8:	4b29      	ldr	r3, [pc, #164]	@ (8005570 <ucGSM_eReadSignalStrength_Exe+0x12c>)
 80054ca:	1cfa      	adds	r2, r7, #3
 80054cc:	7812      	ldrb	r2, [r2, #0]
 80054ce:	729a      	strb	r2, [r3, #10]

				if (ucVal == 99)
 80054d0:	1cfb      	adds	r3, r7, #3
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b63      	cmp	r3, #99	@ 0x63
 80054d6:	d103      	bne.n	80054e0 <ucGSM_eReadSignalStrength_Exe+0x9c>
				{
					ucFlag = NO_GSM_SIGNAL;
 80054d8:	19bb      	adds	r3, r7, r6
 80054da:	2203      	movs	r2, #3
 80054dc:	701a      	strb	r2, [r3, #0]
 80054de:	e015      	b.n	800550c <ucGSM_eReadSignalStrength_Exe+0xc8>
				}
				else if (ucVal < GSM_SIGNAL_THRESHOLD_LOW)
 80054e0:	1cfb      	adds	r3, r7, #3
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	2b06      	cmp	r3, #6
 80054e6:	d804      	bhi.n	80054f2 <ucGSM_eReadSignalStrength_Exe+0xae>
				{
					ucFlag = GSM_SIGNAL_LEVEL_LOW;
 80054e8:	230f      	movs	r3, #15
 80054ea:	18fb      	adds	r3, r7, r3
 80054ec:	2201      	movs	r2, #1
 80054ee:	701a      	strb	r2, [r3, #0]
 80054f0:	e00c      	b.n	800550c <ucGSM_eReadSignalStrength_Exe+0xc8>
				}
				else if (ucVal > GSM_SIGNAL_THRESHOLD_HIGH)
 80054f2:	1cfb      	adds	r3, r7, #3
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	2b0c      	cmp	r3, #12
 80054f8:	d904      	bls.n	8005504 <ucGSM_eReadSignalStrength_Exe+0xc0>
				{
					ucFlag = GSM_SIGNAL_LEVEL_GOOD;
 80054fa:	230f      	movs	r3, #15
 80054fc:	18fb      	adds	r3, r7, r3
 80054fe:	2202      	movs	r2, #2
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	e003      	b.n	800550c <ucGSM_eReadSignalStrength_Exe+0xc8>
				}
				else
				{
					ucFlag = GSM_SIGNAL_LEVEL_OK;
 8005504:	230f      	movs	r3, #15
 8005506:	18fb      	adds	r3, r7, r3
 8005508:	2200      	movs	r2, #0
 800550a:	701a      	strb	r2, [r3, #0]
				}
				strcpy(GSMHealth.cSignalLevel, cBuffAdd1);
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	4b19      	ldr	r3, [pc, #100]	@ (8005574 <ucGSM_eReadSignalStrength_Exe+0x130>)
 8005510:	0011      	movs	r1, r2
 8005512:	0018      	movs	r0, r3
 8005514:	f008 fc35 	bl	800dd82 <strcpy>
				*cBuffAdd2	= ',';
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	222c      	movs	r2, #44	@ 0x2c
 800551c:	701a      	strb	r2, [r3, #0]
 800551e:	e015      	b.n	800554c <ucGSM_eReadSignalStrength_Exe+0x108>
			}
		}
		else
		{
			strcpy(GSMHealth.cSignalLevel, "-99");
 8005520:	4b13      	ldr	r3, [pc, #76]	@ (8005570 <ucGSM_eReadSignalStrength_Exe+0x12c>)
 8005522:	2205      	movs	r2, #5
 8005524:	4914      	ldr	r1, [pc, #80]	@ (8005578 <ucGSM_eReadSignalStrength_Exe+0x134>)
 8005526:	189b      	adds	r3, r3, r2
 8005528:	2204      	movs	r2, #4
 800552a:	0018      	movs	r0, r3
 800552c:	f008 fc3c 	bl	800dda8 <memcpy>
			ucFlag = GSM_SIGNAL_ERROR;
 8005530:	230f      	movs	r3, #15
 8005532:	18fb      	adds	r3, r7, r3
 8005534:	2206      	movs	r2, #6
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	e008      	b.n	800554c <ucGSM_eReadSignalStrength_Exe+0x108>
		}
	}
	else if(ucTemp == NO_RESPONSE)
 800553a:	230e      	movs	r3, #14
 800553c:	18fb      	adds	r3, r7, r3
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b02      	cmp	r3, #2
 8005542:	d103      	bne.n	800554c <ucGSM_eReadSignalStrength_Exe+0x108>
	{
		ucFlag = GSM_NO_RESPONSE;
 8005544:	230f      	movs	r3, #15
 8005546:	18fb      	adds	r3, r7, r3
 8005548:	2205      	movs	r2, #5
 800554a:	701a      	strb	r2, [r3, #0]
	else
	{
		;
	}

	GSMHealth.ucSignalLevelStatus = ucFlag;
 800554c:	4b08      	ldr	r3, [pc, #32]	@ (8005570 <ucGSM_eReadSignalStrength_Exe+0x12c>)
 800554e:	210f      	movs	r1, #15
 8005550:	187a      	adds	r2, r7, r1
 8005552:	7812      	ldrb	r2, [r2, #0]
 8005554:	725a      	strb	r2, [r3, #9]
	return ucFlag;
 8005556:	187b      	adds	r3, r7, r1
 8005558:	781b      	ldrb	r3, [r3, #0]
}
 800555a:	0018      	movs	r0, r3
 800555c:	46bd      	mov	sp, r7
 800555e:	b005      	add	sp, #20
 8005560:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005562:	46c0      	nop			@ (mov r8, r8)
 8005564:	2000004c 	.word	0x2000004c
 8005568:	200000fc 	.word	0x200000fc
 800556c:	20000d12 	.word	0x20000d12
 8005570:	20000e90 	.word	0x20000e90
 8005574:	20000e95 	.word	0x20000e95
 8005578:	08010630 	.word	0x08010630

0800557c <vGSM_eReadSIMInsertStatus_Exe>:
// Version	: -
// Author		: AK
// Date		: 06-12-2021
// ============================================================================
void vGSM_eReadSIMInsertStatus_Exe(void)
{
 800557c:	b5b0      	push	{r4, r5, r7, lr}
 800557e:	b084      	sub	sp, #16
 8005580:	af02      	add	r7, sp, #8
	uint8_t ucResp;

	// Read SIM PIN Status
	ucResp = ucGSM_eProcessATCmdDualResp_Exe((char *) cGSM_eATCommandTbl[ATCOMMAND_GETCPIN], (char *)cGSM_eATResponseTbl[ATRESPONSE_CPINREADY], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 5000);
 8005582:	4b0f      	ldr	r3, [pc, #60]	@ (80055c0 <vGSM_eReadSIMInsertStatus_Exe+0x44>)
 8005584:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005586:	4b0f      	ldr	r3, [pc, #60]	@ (80055c4 <vGSM_eReadSIMInsertStatus_Exe+0x48>)
 8005588:	6919      	ldr	r1, [r3, #16]
 800558a:	4b0e      	ldr	r3, [pc, #56]	@ (80055c4 <vGSM_eReadSIMInsertStatus_Exe+0x48>)
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	1dfc      	adds	r4, r7, #7
 8005590:	2396      	movs	r3, #150	@ 0x96
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	4d0c      	ldr	r5, [pc, #48]	@ (80055c8 <vGSM_eReadSIMInsertStatus_Exe+0x4c>)
 8005596:	9500      	str	r5, [sp, #0]
 8005598:	f7ff f86c 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 800559c:	0003      	movs	r3, r0
 800559e:	7023      	strb	r3, [r4, #0]

	if (ucResp == RESPONSE_MATCHING)
 80055a0:	1dfb      	adds	r3, r7, #7
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d103      	bne.n	80055b0 <vGSM_eReadSIMInsertStatus_Exe+0x34>
	{
		GSMHealth.bSIMInsertStatus = SIM_INSERTED;
 80055a8:	4b08      	ldr	r3, [pc, #32]	@ (80055cc <vGSM_eReadSIMInsertStatus_Exe+0x50>)
 80055aa:	2201      	movs	r2, #1
 80055ac:	72da      	strb	r2, [r3, #11]
	}
	else
	{
		GSMHealth.bSIMInsertStatus = SIM_NOT_INSERTED;
	}
}
 80055ae:	e002      	b.n	80055b6 <vGSM_eReadSIMInsertStatus_Exe+0x3a>
		GSMHealth.bSIMInsertStatus = SIM_NOT_INSERTED;
 80055b0:	4b06      	ldr	r3, [pc, #24]	@ (80055cc <vGSM_eReadSIMInsertStatus_Exe+0x50>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	72da      	strb	r2, [r3, #11]
}
 80055b6:	46c0      	nop			@ (mov r8, r8)
 80055b8:	46bd      	mov	sp, r7
 80055ba:	b002      	add	sp, #8
 80055bc:	bdb0      	pop	{r4, r5, r7, pc}
 80055be:	46c0      	nop			@ (mov r8, r8)
 80055c0:	2000004c 	.word	0x2000004c
 80055c4:	200000fc 	.word	0x200000fc
 80055c8:	00001388 	.word	0x00001388
 80055cc:	20000e90 	.word	0x20000e90

080055d0 <vGSM_eUpdateTimeZoneAndRTC_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGSM_eUpdateTimeZoneAndRTC_Exe(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
	ucGSM_eProcessATCommand_Exe((char *)cGSM_eATCommandTbl[ATCOMMAND_SETCTZU], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 300, 500);
 80055d4:	4b08      	ldr	r3, [pc, #32]	@ (80055f8 <vGSM_eUpdateTimeZoneAndRTC_Exe+0x28>)
 80055d6:	2290      	movs	r2, #144	@ 0x90
 80055d8:	5898      	ldr	r0, [r3, r2]
 80055da:	4b08      	ldr	r3, [pc, #32]	@ (80055fc <vGSM_eUpdateTimeZoneAndRTC_Exe+0x2c>)
 80055dc:	6819      	ldr	r1, [r3, #0]
 80055de:	23fa      	movs	r3, #250	@ 0xfa
 80055e0:	005b      	lsls	r3, r3, #1
 80055e2:	2296      	movs	r2, #150	@ 0x96
 80055e4:	0052      	lsls	r2, r2, #1
 80055e6:	f7fe ffd1 	bl	800458c <ucGSM_eProcessATCommand_Exe>
	bGSM_eReadRTC_Exe(cAPP_eGlobalBuffer);
 80055ea:	4b05      	ldr	r3, [pc, #20]	@ (8005600 <vGSM_eUpdateTimeZoneAndRTC_Exe+0x30>)
 80055ec:	0018      	movs	r0, r3
 80055ee:	f000 f809 	bl	8005604 <bGSM_eReadRTC_Exe>
}
 80055f2:	46c0      	nop			@ (mov r8, r8)
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}
 80055f8:	2000004c 	.word	0x2000004c
 80055fc:	200000fc 	.word	0x200000fc
 8005600:	2000044c 	.word	0x2000044c

08005604 <bGSM_eReadRTC_Exe>:
// Version	: -
// Author		: AK
// Date		: 08 Dec 2021
// ============================================================================
bool bGSM_eReadRTC_Exe (char *pDestBuff)
{
 8005604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005606:	b08d      	sub	sp, #52	@ 0x34
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
	uint8_t ucResp;
	char *pBuff1, RTCBuff[25];
	bool bStatus;

	bStatus = FALSE;
 800560c:	262f      	movs	r6, #47	@ 0x2f
 800560e:	19bb      	adds	r3, r7, r6
 8005610:	2200      	movs	r2, #0
 8005612:	701a      	strb	r2, [r3, #0]
	ucResp = ucGSM_eProcessATCommand_Exe((char *)cGSM_eATCommandTbl[ATCOMMAND_CCLK], (char *)cGSM_eATResponseTbl[ATRESPONSE_CCLK80], GSM_DATA_RECD_TIMEOUT, GSM_DATA_NOT_RECD_TIMEOUT1000);
 8005614:	4b6b      	ldr	r3, [pc, #428]	@ (80057c4 <bGSM_eReadRTC_Exe+0x1c0>)
 8005616:	228c      	movs	r2, #140	@ 0x8c
 8005618:	5898      	ldr	r0, [r3, r2]
 800561a:	4b6b      	ldr	r3, [pc, #428]	@ (80057c8 <bGSM_eReadRTC_Exe+0x1c4>)
 800561c:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 800561e:	252e      	movs	r5, #46	@ 0x2e
 8005620:	197c      	adds	r4, r7, r5
 8005622:	23fa      	movs	r3, #250	@ 0xfa
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	22c8      	movs	r2, #200	@ 0xc8
 8005628:	f7fe ffb0 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 800562c:	0003      	movs	r3, r0
 800562e:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_NOT_MATCHING)
 8005630:	197b      	adds	r3, r7, r5
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	2b01      	cmp	r3, #1
 8005636:	d000      	beq.n	800563a <bGSM_eReadRTC_Exe+0x36>
 8005638:	e09c      	b.n	8005774 <bGSM_eReadRTC_Exe+0x170>
	{
		ucResp = ucGSM_eCompareStringInGSMBuff_Exe ((char *)cGSM_eATResponseTbl[ATRESPONSE_CCLK]);
 800563a:	4b63      	ldr	r3, [pc, #396]	@ (80057c8 <bGSM_eReadRTC_Exe+0x1c4>)
 800563c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800563e:	197c      	adds	r4, r7, r5
 8005640:	0018      	movs	r0, r3
 8005642:	f7ff f9bd 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 8005646:	0003      	movs	r3, r0
 8005648:	7023      	strb	r3, [r4, #0]
		if (ucResp == RESPONSE_MATCHING)
 800564a:	197b      	adds	r3, r7, r5
 800564c:	781b      	ldrb	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d000      	beq.n	8005654 <bGSM_eReadRTC_Exe+0x50>
 8005652:	e08f      	b.n	8005774 <bGSM_eReadRTC_Exe+0x170>
		{
			pBuff1 = strchr (GSM_Buffer, '"');
 8005654:	4b5d      	ldr	r3, [pc, #372]	@ (80057cc <bGSM_eReadRTC_Exe+0x1c8>)
 8005656:	2122      	movs	r1, #34	@ 0x22
 8005658:	0018      	movs	r0, r3
 800565a:	f008 faef 	bl	800dc3c <strchr>
 800565e:	0003      	movs	r3, r0
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (pBuff1 != NULL)
 8005662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005664:	2b00      	cmp	r3, #0
 8005666:	d100      	bne.n	800566a <bGSM_eReadRTC_Exe+0x66>
 8005668:	e084      	b.n	8005774 <bGSM_eReadRTC_Exe+0x170>
			{
				// 20YY
				RTCBuff[6] = '2';
 800566a:	210c      	movs	r1, #12
 800566c:	187b      	adds	r3, r7, r1
 800566e:	2232      	movs	r2, #50	@ 0x32
 8005670:	719a      	strb	r2, [r3, #6]
				RTCBuff[7] = '0';
 8005672:	187b      	adds	r3, r7, r1
 8005674:	2230      	movs	r2, #48	@ 0x30
 8005676:	71da      	strb	r2, [r3, #7]
				pBuff1++;
 8005678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567a:	3301      	adds	r3, #1
 800567c:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[8] = *pBuff1; // Y
 800567e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005680:	781a      	ldrb	r2, [r3, #0]
 8005682:	187b      	adds	r3, r7, r1
 8005684:	721a      	strb	r2, [r3, #8]
				pBuff1++;
 8005686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005688:	3301      	adds	r3, #1
 800568a:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[9] = *pBuff1; // Y
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	781a      	ldrb	r2, [r3, #0]
 8005690:	187b      	adds	r3, r7, r1
 8005692:	725a      	strb	r2, [r3, #9]
				pBuff1++;
 8005694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005696:	3301      	adds	r3, #1
 8005698:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[10] = ' '; // ' '
 800569a:	187b      	adds	r3, r7, r1
 800569c:	2220      	movs	r2, #32
 800569e:	729a      	strb	r2, [r3, #10]
				pBuff1++;
 80056a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a2:	3301      	adds	r3, #1
 80056a4:	62bb      	str	r3, [r7, #40]	@ 0x28
				// MM
				RTCBuff[3] = *pBuff1; // M
 80056a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a8:	781a      	ldrb	r2, [r3, #0]
 80056aa:	187b      	adds	r3, r7, r1
 80056ac:	70da      	strb	r2, [r3, #3]
				pBuff1++;
 80056ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b0:	3301      	adds	r3, #1
 80056b2:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[4] = *pBuff1; // M
 80056b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b6:	781a      	ldrb	r2, [r3, #0]
 80056b8:	187b      	adds	r3, r7, r1
 80056ba:	711a      	strb	r2, [r3, #4]
				pBuff1++;
 80056bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056be:	3301      	adds	r3, #1
 80056c0:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[5] = *pBuff1; // '/'
 80056c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c4:	781a      	ldrb	r2, [r3, #0]
 80056c6:	187b      	adds	r3, r7, r1
 80056c8:	715a      	strb	r2, [r3, #5]
				pBuff1++;
 80056ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056cc:	3301      	adds	r3, #1
 80056ce:	62bb      	str	r3, [r7, #40]	@ 0x28
				// DD
				RTCBuff[0] = *pBuff1; // D
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	781a      	ldrb	r2, [r3, #0]
 80056d4:	187b      	adds	r3, r7, r1
 80056d6:	701a      	strb	r2, [r3, #0]
				pBuff1++;
 80056d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056da:	3301      	adds	r3, #1
 80056dc:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[1] = *pBuff1; // D
 80056de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e0:	781a      	ldrb	r2, [r3, #0]
 80056e2:	187b      	adds	r3, r7, r1
 80056e4:	705a      	strb	r2, [r3, #1]
				pBuff1++;
 80056e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056e8:	3301      	adds	r3, #1
 80056ea:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[2] = '/'; // ':'
 80056ec:	187b      	adds	r3, r7, r1
 80056ee:	222f      	movs	r2, #47	@ 0x2f
 80056f0:	709a      	strb	r2, [r3, #2]
				pBuff1++;
 80056f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056f4:	3301      	adds	r3, #1
 80056f6:	62bb      	str	r3, [r7, #40]	@ 0x28
				//HH
				RTCBuff[11] = *pBuff1; // H
 80056f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fa:	781a      	ldrb	r2, [r3, #0]
 80056fc:	187b      	adds	r3, r7, r1
 80056fe:	72da      	strb	r2, [r3, #11]
				pBuff1++;
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	3301      	adds	r3, #1
 8005704:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[12] = *pBuff1; // H
 8005706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005708:	781a      	ldrb	r2, [r3, #0]
 800570a:	187b      	adds	r3, r7, r1
 800570c:	731a      	strb	r2, [r3, #12]
				pBuff1++;
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	3301      	adds	r3, #1
 8005712:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[13] = *pBuff1; // ':'
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	781a      	ldrb	r2, [r3, #0]
 8005718:	187b      	adds	r3, r7, r1
 800571a:	735a      	strb	r2, [r3, #13]
				pBuff1++;
 800571c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800571e:	3301      	adds	r3, #1
 8005720:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[14] = *pBuff1; // M
 8005722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005724:	781a      	ldrb	r2, [r3, #0]
 8005726:	187b      	adds	r3, r7, r1
 8005728:	739a      	strb	r2, [r3, #14]
				pBuff1++;
 800572a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572c:	3301      	adds	r3, #1
 800572e:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[15] = *pBuff1; // M
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	781a      	ldrb	r2, [r3, #0]
 8005734:	187b      	adds	r3, r7, r1
 8005736:	73da      	strb	r2, [r3, #15]
				pBuff1++;
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	3301      	adds	r3, #1
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[16] = *pBuff1; // ':'
 800573e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005740:	781a      	ldrb	r2, [r3, #0]
 8005742:	187b      	adds	r3, r7, r1
 8005744:	741a      	strb	r2, [r3, #16]
				pBuff1++;
 8005746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005748:	3301      	adds	r3, #1
 800574a:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[17] = *pBuff1; // S
 800574c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800574e:	781a      	ldrb	r2, [r3, #0]
 8005750:	187b      	adds	r3, r7, r1
 8005752:	745a      	strb	r2, [r3, #17]
				pBuff1++;
 8005754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005756:	3301      	adds	r3, #1
 8005758:	62bb      	str	r3, [r7, #40]	@ 0x28
				RTCBuff[18] = *pBuff1; // S
 800575a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800575c:	781a      	ldrb	r2, [r3, #0]
 800575e:	187b      	adds	r3, r7, r1
 8005760:	749a      	strb	r2, [r3, #18]
				RTCBuff[19] = '\0';
 8005762:	187b      	adds	r3, r7, r1
 8005764:	2200      	movs	r2, #0
 8005766:	74da      	strb	r2, [r3, #19]

				RTCBuff[20] = TRUE;
 8005768:	187b      	adds	r3, r7, r1
 800576a:	2201      	movs	r2, #1
 800576c:	751a      	strb	r2, [r3, #20]
				bStatus = TRUE;
 800576e:	19bb      	adds	r3, r7, r6
 8005770:	2201      	movs	r2, #1
 8005772:	701a      	strb	r2, [r3, #0]
	else
	{
		;
	}

	if (FALSE == bStatus)
 8005774:	232f      	movs	r3, #47	@ 0x2f
 8005776:	18fb      	adds	r3, r7, r3
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	2201      	movs	r2, #1
 800577c:	4053      	eors	r3, r2
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00c      	beq.n	800579e <bGSM_eReadRTC_Exe+0x19a>
	{
		RTCBuff[0] = '-';
 8005784:	210c      	movs	r1, #12
 8005786:	187b      	adds	r3, r7, r1
 8005788:	222d      	movs	r2, #45	@ 0x2d
 800578a:	701a      	strb	r2, [r3, #0]
		RTCBuff[1] = '9';
 800578c:	187b      	adds	r3, r7, r1
 800578e:	2239      	movs	r2, #57	@ 0x39
 8005790:	705a      	strb	r2, [r3, #1]
		RTCBuff[2] = '9';
 8005792:	187b      	adds	r3, r7, r1
 8005794:	2239      	movs	r2, #57	@ 0x39
 8005796:	709a      	strb	r2, [r3, #2]
		RTCBuff[3] = '\0';
 8005798:	187b      	adds	r3, r7, r1
 800579a:	2200      	movs	r2, #0
 800579c:	70da      	strb	r2, [r3, #3]
	else
	{
		;
	}

	RTCBuff[20] = bStatus;
 800579e:	242f      	movs	r4, #47	@ 0x2f
 80057a0:	193b      	adds	r3, r7, r4
 80057a2:	781a      	ldrb	r2, [r3, #0]
 80057a4:	210c      	movs	r1, #12
 80057a6:	187b      	adds	r3, r7, r1
 80057a8:	751a      	strb	r2, [r3, #20]
	strcpy(pDestBuff, RTCBuff);
 80057aa:	187a      	adds	r2, r7, r1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	0011      	movs	r1, r2
 80057b0:	0018      	movs	r0, r3
 80057b2:	f008 fae6 	bl	800dd82 <strcpy>
	return bStatus;
 80057b6:	193b      	adds	r3, r7, r4
 80057b8:	781b      	ldrb	r3, [r3, #0]
}
 80057ba:	0018      	movs	r0, r3
 80057bc:	46bd      	mov	sp, r7
 80057be:	b00d      	add	sp, #52	@ 0x34
 80057c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057c2:	46c0      	nop			@ (mov r8, r8)
 80057c4:	2000004c 	.word	0x2000004c
 80057c8:	200000fc 	.word	0x200000fc
 80057cc:	20000d12 	.word	0x20000d12

080057d0 <vGSM_eCheckAndMakeSocket_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
void vGSM_eCheckAndMakeSocket_Exe(void)
{
 80057d0:	b590      	push	{r4, r7, lr}
 80057d2:	b083      	sub	sp, #12
 80057d4:	af00      	add	r7, sp, #0
	bool bResp;

	bResp = bGSM_eReadSocketStatus_Exe();
 80057d6:	1dfc      	adds	r4, r7, #7
 80057d8:	f000 f840 	bl	800585c <bGSM_eReadSocketStatus_Exe>
 80057dc:	0003      	movs	r3, r0
 80057de:	7023      	strb	r3, [r4, #0]
	if(bResp == FALSE)
 80057e0:	1dfb      	adds	r3, r7, #7
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2201      	movs	r2, #1
 80057e6:	4053      	eors	r3, r2
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d030      	beq.n	8005850 <vGSM_eCheckAndMakeSocket_Exe+0x80>
	{
		bResp = bGSM_eMakeSocket_Exe();
 80057ee:	1dfc      	adds	r4, r7, #7
 80057f0:	f000 f89a 	bl	8005928 <bGSM_eMakeSocket_Exe>
 80057f4:	0003      	movs	r3, r0
 80057f6:	7023      	strb	r3, [r4, #0]
		if (bResp == FALSE)
 80057f8:	1dfb      	adds	r3, r7, #7
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	2201      	movs	r2, #1
 80057fe:	4053      	eors	r3, r2
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d024      	beq.n	8005850 <vGSM_eCheckAndMakeSocket_Exe+0x80>
		{
			vGSM_eReadGPRSStatus_Exe(PDP_CONTEXT_ID);
 8005806:	2001      	movs	r0, #1
 8005808:	f7ff fd7c 	bl	8005304 <vGSM_eReadGPRSStatus_Exe>
			if(GSMHealth.bGPRSStatus == FALSE)
 800580c:	4b12      	ldr	r3, [pc, #72]	@ (8005858 <vGSM_eCheckAndMakeSocket_Exe+0x88>)
 800580e:	7c1b      	ldrb	r3, [r3, #16]
 8005810:	2201      	movs	r2, #1
 8005812:	4053      	eors	r3, r2
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d005      	beq.n	8005826 <vGSM_eCheckAndMakeSocket_Exe+0x56>
			{
				vGSM_eDisableGPRS_Exe(PDP_CONTEXT_ID);
 800581a:	2001      	movs	r0, #1
 800581c:	f7ff fd40 	bl	80052a0 <vGSM_eDisableGPRS_Exe>
				vGSM_eEnableGPRS_Exe(PDP_CONTEXT_ID);
 8005820:	2001      	movs	r0, #1
 8005822:	f7ff fcef 	bl	8005204 <vGSM_eEnableGPRS_Exe>
			else
			{
				;
			}

			if (GSMHealth.bGPRSStatus == TRUE)
 8005826:	4b0c      	ldr	r3, [pc, #48]	@ (8005858 <vGSM_eCheckAndMakeSocket_Exe+0x88>)
 8005828:	7c1b      	ldrb	r3, [r3, #16]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d010      	beq.n	8005850 <vGSM_eCheckAndMakeSocket_Exe+0x80>
			{
				bResp = bGSM_eReadSocketStatus_Exe();
 800582e:	1dfc      	adds	r4, r7, #7
 8005830:	f000 f814 	bl	800585c <bGSM_eReadSocketStatus_Exe>
 8005834:	0003      	movs	r3, r0
 8005836:	7023      	strb	r3, [r4, #0]
				if (bResp == FALSE)
 8005838:	1dfb      	adds	r3, r7, #7
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	2201      	movs	r2, #1
 800583e:	4053      	eors	r3, r2
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d004      	beq.n	8005850 <vGSM_eCheckAndMakeSocket_Exe+0x80>
				{
					bResp = bGSM_eMakeSocket_Exe();
 8005846:	1dfc      	adds	r4, r7, #7
 8005848:	f000 f86e 	bl	8005928 <bGSM_eMakeSocket_Exe>
 800584c:	0003      	movs	r3, r0
 800584e:	7023      	strb	r3, [r4, #0]
	}
	else
	{
		;
	}
}
 8005850:	46c0      	nop			@ (mov r8, r8)
 8005852:	46bd      	mov	sp, r7
 8005854:	b003      	add	sp, #12
 8005856:	bd90      	pop	{r4, r7, pc}
 8005858:	20000e90 	.word	0x20000e90

0800585c <bGSM_eReadSocketStatus_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
bool bGSM_eReadSocketStatus_Exe(void)
{
 800585c:	b5b0      	push	{r4, r5, r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af02      	add	r7, sp, #8
	uint8_t ucStatus, ucLen;
	bool bStatus;
	char *cBuff1;

	ucStatus = ucGSM_eProcessATCmdDualResp_Exe((char *)cGSM_eATCommandTbl[ATCOMMAND_GETQISTATE], (char *)cGSM_eATResponseTbl[ATRESPONSE_QISTATE], (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], 200, 9000);
 8005862:	4b28      	ldr	r3, [pc, #160]	@ (8005904 <bGSM_eReadSocketStatus_Exe+0xa8>)
 8005864:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8005866:	4b28      	ldr	r3, [pc, #160]	@ (8005908 <bGSM_eReadSocketStatus_Exe+0xac>)
 8005868:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800586a:	4b27      	ldr	r3, [pc, #156]	@ (8005908 <bGSM_eReadSocketStatus_Exe+0xac>)
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	250e      	movs	r5, #14
 8005870:	197c      	adds	r4, r7, r5
 8005872:	4b26      	ldr	r3, [pc, #152]	@ (800590c <bGSM_eReadSocketStatus_Exe+0xb0>)
 8005874:	9300      	str	r3, [sp, #0]
 8005876:	23c8      	movs	r3, #200	@ 0xc8
 8005878:	f7fe fefc 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 800587c:	0003      	movs	r3, r0
 800587e:	7023      	strb	r3, [r4, #0]
	if (ucStatus == RESPONSE_MATCHING)
 8005880:	197b      	adds	r3, r7, r5
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d12d      	bne.n	80058e4 <bGSM_eReadSocketStatus_Exe+0x88>
	{
		cBuff1 = strchr(GSM_Buffer, '+');
 8005888:	4b21      	ldr	r3, [pc, #132]	@ (8005910 <bGSM_eReadSocketStatus_Exe+0xb4>)
 800588a:	212b      	movs	r1, #43	@ 0x2b
 800588c:	0018      	movs	r0, r3
 800588e:	f008 f9d5 	bl	800dc3c <strchr>
 8005892:	0003      	movs	r3, r0
 8005894:	60bb      	str	r3, [r7, #8]
		if (cBuff1 != 0)
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01e      	beq.n	80058da <bGSM_eReadSocketStatus_Exe+0x7e>
		{
			sprintf(cAPP_eGlobalBuffer, "%s 0,\"TCP\",\"%s\",%s", (char *)cGSM_eATResponseTbl[ATRESPONSE_QISTATE], APPCONFIG.cDataServerIP, APPCONFIG.cDataServerPort);
 800589c:	4b1a      	ldr	r3, [pc, #104]	@ (8005908 <bGSM_eReadSocketStatus_Exe+0xac>)
 800589e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058a0:	4c1c      	ldr	r4, [pc, #112]	@ (8005914 <bGSM_eReadSocketStatus_Exe+0xb8>)
 80058a2:	491d      	ldr	r1, [pc, #116]	@ (8005918 <bGSM_eReadSocketStatus_Exe+0xbc>)
 80058a4:	481d      	ldr	r0, [pc, #116]	@ (800591c <bGSM_eReadSocketStatus_Exe+0xc0>)
 80058a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005920 <bGSM_eReadSocketStatus_Exe+0xc4>)
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	0023      	movs	r3, r4
 80058ac:	f008 f952 	bl	800db54 <siprintf>
			ucLen = strlen(cAPP_eGlobalBuffer);
 80058b0:	4b1a      	ldr	r3, [pc, #104]	@ (800591c <bGSM_eReadSocketStatus_Exe+0xc0>)
 80058b2:	0018      	movs	r0, r3
 80058b4:	f7fa fc26 	bl	8000104 <strlen>
 80058b8:	0002      	movs	r2, r0
 80058ba:	1dfb      	adds	r3, r7, #7
 80058bc:	701a      	strb	r2, [r3, #0]
			bStatus = bUTL_eCompareData_Exe(cAPP_eGlobalBuffer, cBuff1, ucLen);
 80058be:	1dfb      	adds	r3, r7, #7
 80058c0:	781a      	ldrb	r2, [r3, #0]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	4b15      	ldr	r3, [pc, #84]	@ (800591c <bGSM_eReadSocketStatus_Exe+0xc0>)
 80058c6:	0018      	movs	r0, r3
 80058c8:	f000 fa7a 	bl	8005dc0 <bUTL_eCompareData_Exe>
 80058cc:	0002      	movs	r2, r0
 80058ce:	230f      	movs	r3, #15
 80058d0:	18fb      	adds	r3, r7, r3
 80058d2:	1e51      	subs	r1, r2, #1
 80058d4:	418a      	sbcs	r2, r1
 80058d6:	701a      	strb	r2, [r3, #0]
 80058d8:	e008      	b.n	80058ec <bGSM_eReadSocketStatus_Exe+0x90>
		}
		else
		{
			bStatus = FALSE;
 80058da:	230f      	movs	r3, #15
 80058dc:	18fb      	adds	r3, r7, r3
 80058de:	2200      	movs	r2, #0
 80058e0:	701a      	strb	r2, [r3, #0]
 80058e2:	e003      	b.n	80058ec <bGSM_eReadSocketStatus_Exe+0x90>
		}
	}
	else
	{
		bStatus = FALSE;
 80058e4:	230f      	movs	r3, #15
 80058e6:	18fb      	adds	r3, r7, r3
 80058e8:	2200      	movs	r2, #0
 80058ea:	701a      	strb	r2, [r3, #0]
	}

	GSMHealth.bSocketStatus = bStatus;
 80058ec:	4b0d      	ldr	r3, [pc, #52]	@ (8005924 <bGSM_eReadSocketStatus_Exe+0xc8>)
 80058ee:	210f      	movs	r1, #15
 80058f0:	187a      	adds	r2, r7, r1
 80058f2:	7812      	ldrb	r2, [r2, #0]
 80058f4:	745a      	strb	r2, [r3, #17]
	return bStatus;
 80058f6:	187b      	adds	r3, r7, r1
 80058f8:	781b      	ldrb	r3, [r3, #0]
}
 80058fa:	0018      	movs	r0, r3
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b004      	add	sp, #16
 8005900:	bdb0      	pop	{r4, r5, r7, pc}
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	2000004c 	.word	0x2000004c
 8005908:	200000fc 	.word	0x200000fc
 800590c:	00002328 	.word	0x00002328
 8005910:	20000d12 	.word	0x20000d12
 8005914:	20000986 	.word	0x20000986
 8005918:	08010634 	.word	0x08010634
 800591c:	2000044c 	.word	0x2000044c
 8005920:	2000099a 	.word	0x2000099a
 8005924:	20000e90 	.word	0x20000e90

08005928 <bGSM_eMakeSocket_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
bool bGSM_eMakeSocket_Exe(void)
{
 8005928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800592a:	b09d      	sub	sp, #116	@ 0x74
 800592c:	af02      	add	r7, sp, #8
	uint8_t ucStatus;
	bool bStatus;
	char cBuff1[60], cBuff2[30];
	char *cBuffer;

	sprintf(cBuff1, "%s0,\"TCP\",\"%s\",%s\r", (char *)cGSM_eATCommandTbl[ATCOMMAND_QIOPEN], APPCONFIG.cDataServerIP, APPCONFIG.cDataServerPort);
 800592e:	4b29      	ldr	r3, [pc, #164]	@ (80059d4 <bGSM_eMakeSocket_Exe+0xac>)
 8005930:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005932:	4c29      	ldr	r4, [pc, #164]	@ (80059d8 <bGSM_eMakeSocket_Exe+0xb0>)
 8005934:	4929      	ldr	r1, [pc, #164]	@ (80059dc <bGSM_eMakeSocket_Exe+0xb4>)
 8005936:	2524      	movs	r5, #36	@ 0x24
 8005938:	1978      	adds	r0, r7, r5
 800593a:	4b29      	ldr	r3, [pc, #164]	@ (80059e0 <bGSM_eMakeSocket_Exe+0xb8>)
 800593c:	9300      	str	r3, [sp, #0]
 800593e:	0023      	movs	r3, r4
 8005940:	f008 f908 	bl	800db54 <siprintf>
	sprintf(cBuff2, "%s 0,0", (char *)cGSM_eATResponseTbl[ATRESPONSE_QIOPEN]);
 8005944:	4b27      	ldr	r3, [pc, #156]	@ (80059e4 <bGSM_eMakeSocket_Exe+0xbc>)
 8005946:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005948:	4927      	ldr	r1, [pc, #156]	@ (80059e8 <bGSM_eMakeSocket_Exe+0xc0>)
 800594a:	1d3b      	adds	r3, r7, #4
 800594c:	0018      	movs	r0, r3
 800594e:	f008 f901 	bl	800db54 <siprintf>
	ucStatus = ucGSM_eProcessATCmdDualResp_Exe(cBuff1, (char *)cGSM_eATResponseTbl[ATRESPONSE_OK], cBuff2, 300, 150000);
 8005952:	4b24      	ldr	r3, [pc, #144]	@ (80059e4 <bGSM_eMakeSocket_Exe+0xbc>)
 8005954:	6819      	ldr	r1, [r3, #0]
 8005956:	2666      	movs	r6, #102	@ 0x66
 8005958:	19bc      	adds	r4, r7, r6
 800595a:	2396      	movs	r3, #150	@ 0x96
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	1d3a      	adds	r2, r7, #4
 8005960:	1978      	adds	r0, r7, r5
 8005962:	4d22      	ldr	r5, [pc, #136]	@ (80059ec <bGSM_eMakeSocket_Exe+0xc4>)
 8005964:	9500      	str	r5, [sp, #0]
 8005966:	f7fe fe85 	bl	8004674 <ucGSM_eProcessATCmdDualResp_Exe>
 800596a:	0003      	movs	r3, r0
 800596c:	7023      	strb	r3, [r4, #0]
	if(ucStatus == RESPONSE_MATCHING)
 800596e:	19bb      	adds	r3, r7, r6
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d104      	bne.n	8005980 <bGSM_eMakeSocket_Exe+0x58>
	{
		bStatus = SOCKET_ACTIVE;
 8005976:	2367      	movs	r3, #103	@ 0x67
 8005978:	18fb      	adds	r3, r7, r3
 800597a:	2201      	movs	r2, #1
 800597c:	701a      	strb	r2, [r3, #0]
 800597e:	e01e      	b.n	80059be <bGSM_eMakeSocket_Exe+0x96>
	}
	else
	{
		bStatus = SOCKET_NOT_ACTIVE;
 8005980:	2367      	movs	r3, #103	@ 0x67
 8005982:	18fb      	adds	r3, r7, r3
 8005984:	2200      	movs	r2, #0
 8005986:	701a      	strb	r2, [r3, #0]
		GSMHealth.ucNoSocketCntr++;
 8005988:	4b19      	ldr	r3, [pc, #100]	@ (80059f0 <bGSM_eMakeSocket_Exe+0xc8>)
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	3301      	adds	r3, #1
 800598e:	b2da      	uxtb	r2, r3
 8005990:	4b17      	ldr	r3, [pc, #92]	@ (80059f0 <bGSM_eMakeSocket_Exe+0xc8>)
 8005992:	705a      	strb	r2, [r3, #1]

		if(ucStatus == RESPONSE_NOT_MATCHING)
 8005994:	2366      	movs	r3, #102	@ 0x66
 8005996:	18fb      	adds	r3, r7, r3
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	2b01      	cmp	r3, #1
 800599c:	d10f      	bne.n	80059be <bGSM_eMakeSocket_Exe+0x96>
		{
			// Check for PDP Context Opening Failed
			cBuffer = strstr(GSM_Buffer, cGSM_eATResponseTbl[ATRESPONSE_QIOPEN561]);
 800599e:	4b11      	ldr	r3, [pc, #68]	@ (80059e4 <bGSM_eMakeSocket_Exe+0xbc>)
 80059a0:	2298      	movs	r2, #152	@ 0x98
 80059a2:	589a      	ldr	r2, [r3, r2]
 80059a4:	4b13      	ldr	r3, [pc, #76]	@ (80059f4 <bGSM_eMakeSocket_Exe+0xcc>)
 80059a6:	0011      	movs	r1, r2
 80059a8:	0018      	movs	r0, r3
 80059aa:	f008 f955 	bl	800dc58 <strstr>
 80059ae:	0003      	movs	r3, r0
 80059b0:	663b      	str	r3, [r7, #96]	@ 0x60
			if(cBuffer == 0)
 80059b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d102      	bne.n	80059be <bGSM_eMakeSocket_Exe+0x96>
			{
				GSMHealth.ucGSMRebootRequired = 1;
 80059b8:	4b0d      	ldr	r3, [pc, #52]	@ (80059f0 <bGSM_eMakeSocket_Exe+0xc8>)
 80059ba:	2201      	movs	r2, #1
 80059bc:	75da      	strb	r2, [r3, #23]
			}
		}
	}
	GSMHealth.bSocketStatus = bStatus;
 80059be:	4b0c      	ldr	r3, [pc, #48]	@ (80059f0 <bGSM_eMakeSocket_Exe+0xc8>)
 80059c0:	2167      	movs	r1, #103	@ 0x67
 80059c2:	187a      	adds	r2, r7, r1
 80059c4:	7812      	ldrb	r2, [r2, #0]
 80059c6:	745a      	strb	r2, [r3, #17]
	return bStatus;
 80059c8:	187b      	adds	r3, r7, r1
 80059ca:	781b      	ldrb	r3, [r3, #0]
}
 80059cc:	0018      	movs	r0, r3
 80059ce:	46bd      	mov	sp, r7
 80059d0:	b01b      	add	sp, #108	@ 0x6c
 80059d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059d4:	2000004c 	.word	0x2000004c
 80059d8:	20000986 	.word	0x20000986
 80059dc:	08010648 	.word	0x08010648
 80059e0:	2000099a 	.word	0x2000099a
 80059e4:	200000fc 	.word	0x200000fc
 80059e8:	0801065c 	.word	0x0801065c
 80059ec:	000249f0 	.word	0x000249f0
 80059f0:	20000e90 	.word	0x20000e90
 80059f4:	20000d12 	.word	0x20000d12

080059f8 <vGSM_eCloseSocket_Exe>:
// Version	: -
// Author	: AK
// Date		: 06-12-2021
// ============================================================================
void vGSM_eCloseSocket_Exe(void)
{
 80059f8:	b5b0      	push	{r4, r5, r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
	uint8_t ucResp;

	sprintf(cAPP_eGlobalBuffer, "%s0\r", cGSM_eATCommandTbl[ATCOMMAND_QICLOSE]);
 80059fe:	4b0f      	ldr	r3, [pc, #60]	@ (8005a3c <vGSM_eCloseSocket_Exe+0x44>)
 8005a00:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005a02:	490f      	ldr	r1, [pc, #60]	@ (8005a40 <vGSM_eCloseSocket_Exe+0x48>)
 8005a04:	4b0f      	ldr	r3, [pc, #60]	@ (8005a44 <vGSM_eCloseSocket_Exe+0x4c>)
 8005a06:	0018      	movs	r0, r3
 8005a08:	f008 f8a4 	bl	800db54 <siprintf>
	ucResp = ucGSM_eProcessATCommand_Exe (cAPP_eGlobalBuffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_CLOSEOK], 300, 10000);
 8005a0c:	4b0e      	ldr	r3, [pc, #56]	@ (8005a48 <vGSM_eCloseSocket_Exe+0x50>)
 8005a0e:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8005a10:	1dfc      	adds	r4, r7, #7
 8005a12:	4d0e      	ldr	r5, [pc, #56]	@ (8005a4c <vGSM_eCloseSocket_Exe+0x54>)
 8005a14:	2396      	movs	r3, #150	@ 0x96
 8005a16:	005a      	lsls	r2, r3, #1
 8005a18:	480a      	ldr	r0, [pc, #40]	@ (8005a44 <vGSM_eCloseSocket_Exe+0x4c>)
 8005a1a:	002b      	movs	r3, r5
 8005a1c:	f7fe fdb6 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8005a20:	0003      	movs	r3, r0
 8005a22:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 8005a24:	1dfb      	adds	r3, r7, #7
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d102      	bne.n	8005a32 <vGSM_eCloseSocket_Exe+0x3a>
	{
		GSMHealth.bSocketStatus = SOCKET_NOT_ACTIVE;
 8005a2c:	4b08      	ldr	r3, [pc, #32]	@ (8005a50 <vGSM_eCloseSocket_Exe+0x58>)
 8005a2e:	2200      	movs	r2, #0
 8005a30:	745a      	strb	r2, [r3, #17]
	}
}
 8005a32:	46c0      	nop			@ (mov r8, r8)
 8005a34:	46bd      	mov	sp, r7
 8005a36:	b002      	add	sp, #8
 8005a38:	bdb0      	pop	{r4, r5, r7, pc}
 8005a3a:	46c0      	nop			@ (mov r8, r8)
 8005a3c:	2000004c 	.word	0x2000004c
 8005a40:	08010664 	.word	0x08010664
 8005a44:	2000044c 	.word	0x2000044c
 8005a48:	200000fc 	.word	0x200000fc
 8005a4c:	00002710 	.word	0x00002710
 8005a50:	20000e90 	.word	0x20000e90

08005a54 <bGSM_eSendDataOnSocket_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
bool bGSM_eSendDataOnSocket_Exe(uint16_t uiLen, char *cBuff)
{
 8005a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a56:	b08d      	sub	sp, #52	@ 0x34
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	0002      	movs	r2, r0
 8005a5c:	6039      	str	r1, [r7, #0]
 8005a5e:	1dbb      	adds	r3, r7, #6
 8005a60:	801a      	strh	r2, [r3, #0]
	uint8_t ucResp;
	bool bStatus, bResp;
	char *cBuff1, cBuff2[30];

	sprintf(cBuff2, "%s0,%d\r", (char *)cGSM_eATCommandTbl[ATCOMMAND_QISEND], uiLen);
 8005a62:	4b41      	ldr	r3, [pc, #260]	@ (8005b68 <bGSM_eSendDataOnSocket_Exe+0x114>)
 8005a64:	2288      	movs	r2, #136	@ 0x88
 8005a66:	589a      	ldr	r2, [r3, r2]
 8005a68:	1dbb      	adds	r3, r7, #6
 8005a6a:	881b      	ldrh	r3, [r3, #0]
 8005a6c:	493f      	ldr	r1, [pc, #252]	@ (8005b6c <bGSM_eSendDataOnSocket_Exe+0x118>)
 8005a6e:	2608      	movs	r6, #8
 8005a70:	19b8      	adds	r0, r7, r6
 8005a72:	f008 f86f 	bl	800db54 <siprintf>
	ucResp = ucGSM_eProcessATCommand_Exe (cBuff2, (char *)cGSM_eATResponseTbl[ATRESPONSE_ARROW], 300, 120000);
 8005a76:	4b3e      	ldr	r3, [pc, #248]	@ (8005b70 <bGSM_eSendDataOnSocket_Exe+0x11c>)
 8005a78:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8005a7a:	232e      	movs	r3, #46	@ 0x2e
 8005a7c:	18fc      	adds	r4, r7, r3
 8005a7e:	4d3d      	ldr	r5, [pc, #244]	@ (8005b74 <bGSM_eSendDataOnSocket_Exe+0x120>)
 8005a80:	2396      	movs	r3, #150	@ 0x96
 8005a82:	005a      	lsls	r2, r3, #1
 8005a84:	19b8      	adds	r0, r7, r6
 8005a86:	002b      	movs	r3, r5
 8005a88:	f7fe fd80 	bl	800458c <ucGSM_eProcessATCommand_Exe>
 8005a8c:	0003      	movs	r3, r0
 8005a8e:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 8005a90:	232e      	movs	r3, #46	@ 0x2e
 8005a92:	18fb      	adds	r3, r7, r3
 8005a94:	781b      	ldrb	r3, [r3, #0]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d15a      	bne.n	8005b50 <bGSM_eSendDataOnSocket_Exe+0xfc>
	{
		GSM_RxCntr	= 0;
 8005a9a:	4b37      	ldr	r3, [pc, #220]	@ (8005b78 <bGSM_eSendDataOnSocket_Exe+0x124>)
 8005a9c:	781a      	ldrb	r2, [r3, #0]
 8005a9e:	2100      	movs	r1, #0
 8005aa0:	400a      	ands	r2, r1
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	785a      	ldrb	r2, [r3, #1]
 8005aa6:	2100      	movs	r1, #0
 8005aa8:	400a      	ands	r2, r1
 8005aaa:	705a      	strb	r2, [r3, #1]
		GSM_TimeOut	= 0;
 8005aac:	4b32      	ldr	r3, [pc, #200]	@ (8005b78 <bGSM_eSendDataOnSocket_Exe+0x124>)
 8005aae:	3302      	adds	r3, #2
 8005ab0:	781a      	ldrb	r2, [r3, #0]
 8005ab2:	2100      	movs	r1, #0
 8005ab4:	400a      	ands	r2, r1
 8005ab6:	701a      	strb	r2, [r3, #0]
 8005ab8:	785a      	ldrb	r2, [r3, #1]
 8005aba:	2100      	movs	r1, #0
 8005abc:	400a      	ands	r2, r1
 8005abe:	705a      	strb	r2, [r3, #1]
 8005ac0:	789a      	ldrb	r2, [r3, #2]
 8005ac2:	2100      	movs	r1, #0
 8005ac4:	400a      	ands	r2, r1
 8005ac6:	709a      	strb	r2, [r3, #2]
 8005ac8:	78da      	ldrb	r2, [r3, #3]
 8005aca:	2100      	movs	r1, #0
 8005acc:	400a      	ands	r2, r1
 8005ace:	70da      	strb	r2, [r3, #3]

		vCOMM_eTxString_Exe(GSMComPortHandle, cBuff, 200);
 8005ad0:	6839      	ldr	r1, [r7, #0]
 8005ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8005b7c <bGSM_eSendDataOnSocket_Exe+0x128>)
 8005ad4:	22c8      	movs	r2, #200	@ 0xc8
 8005ad6:	0018      	movs	r0, r3
 8005ad8:	f7fd ff64 	bl	80039a4 <vCOMM_eTxString_Exe>
		HAL_UART_Receive_IT(GSMComPortHandle, (uint8_t *)GSM_RxOneByte, 1);
 8005adc:	4928      	ldr	r1, [pc, #160]	@ (8005b80 <bGSM_eSendDataOnSocket_Exe+0x12c>)
 8005ade:	4b27      	ldr	r3, [pc, #156]	@ (8005b7c <bGSM_eSendDataOnSocket_Exe+0x128>)
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	0018      	movs	r0, r3
 8005ae4:	f005 f98c 	bl	800ae00 <HAL_UART_Receive_IT>

		bStatus = bGSM_eWait4RespOrTimeOut_Exe (300, 120000);
 8005ae8:	252d      	movs	r5, #45	@ 0x2d
 8005aea:	197c      	adds	r4, r7, r5
 8005aec:	4a21      	ldr	r2, [pc, #132]	@ (8005b74 <bGSM_eSendDataOnSocket_Exe+0x120>)
 8005aee:	2396      	movs	r3, #150	@ 0x96
 8005af0:	005b      	lsls	r3, r3, #1
 8005af2:	0011      	movs	r1, r2
 8005af4:	0018      	movs	r0, r3
 8005af6:	f7fe fea5 	bl	8004844 <bGSM_eWait4RespOrTimeOut_Exe>
 8005afa:	0003      	movs	r3, r0
 8005afc:	7023      	strb	r3, [r4, #0]

		if (bStatus == TRUE)
 8005afe:	197b      	adds	r3, r7, r5
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <bGSM_eSendDataOnSocket_Exe+0xc8>
		{
			GSMHealth.ucNoResponseCntr++;
 8005b06:	4b1f      	ldr	r3, [pc, #124]	@ (8005b84 <bGSM_eSendDataOnSocket_Exe+0x130>)
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8005b84 <bGSM_eSendDataOnSocket_Exe+0x130>)
 8005b10:	701a      	strb	r2, [r3, #0]
			bResp = FALSE;
 8005b12:	232f      	movs	r3, #47	@ 0x2f
 8005b14:	18fb      	adds	r3, r7, r3
 8005b16:	2200      	movs	r2, #0
 8005b18:	701a      	strb	r2, [r3, #0]
 8005b1a:	e01d      	b.n	8005b58 <bGSM_eSendDataOnSocket_Exe+0x104>
		}
		else
		{
			GSMHealth.ucNoResponseCntr = 0;
 8005b1c:	4b19      	ldr	r3, [pc, #100]	@ (8005b84 <bGSM_eSendDataOnSocket_Exe+0x130>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	701a      	strb	r2, [r3, #0]
			cBuff1 = strstr(GSM_Buffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_SENDOK]);
 8005b22:	4b13      	ldr	r3, [pc, #76]	@ (8005b70 <bGSM_eSendDataOnSocket_Exe+0x11c>)
 8005b24:	2288      	movs	r2, #136	@ 0x88
 8005b26:	589a      	ldr	r2, [r3, r2]
 8005b28:	4b17      	ldr	r3, [pc, #92]	@ (8005b88 <bGSM_eSendDataOnSocket_Exe+0x134>)
 8005b2a:	0011      	movs	r1, r2
 8005b2c:	0018      	movs	r0, r3
 8005b2e:	f008 f893 	bl	800dc58 <strstr>
 8005b32:	0003      	movs	r3, r0
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cBuff1 != 0)
 8005b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d004      	beq.n	8005b46 <bGSM_eSendDataOnSocket_Exe+0xf2>
			{
				bResp = TRUE;
 8005b3c:	232f      	movs	r3, #47	@ 0x2f
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	2201      	movs	r2, #1
 8005b42:	701a      	strb	r2, [r3, #0]
 8005b44:	e008      	b.n	8005b58 <bGSM_eSendDataOnSocket_Exe+0x104>
			}
			else
			{
				bResp = FALSE;
 8005b46:	232f      	movs	r3, #47	@ 0x2f
 8005b48:	18fb      	adds	r3, r7, r3
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	701a      	strb	r2, [r3, #0]
 8005b4e:	e003      	b.n	8005b58 <bGSM_eSendDataOnSocket_Exe+0x104>
			}
		}
	}
	else
	{
		bResp = FALSE;
 8005b50:	232f      	movs	r3, #47	@ 0x2f
 8005b52:	18fb      	adds	r3, r7, r3
 8005b54:	2200      	movs	r2, #0
 8005b56:	701a      	strb	r2, [r3, #0]
	}
	return bResp;
 8005b58:	232f      	movs	r3, #47	@ 0x2f
 8005b5a:	18fb      	adds	r3, r7, r3
 8005b5c:	781b      	ldrb	r3, [r3, #0]
}
 8005b5e:	0018      	movs	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	b00d      	add	sp, #52	@ 0x34
 8005b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b66:	46c0      	nop			@ (mov r8, r8)
 8005b68:	2000004c 	.word	0x2000004c
 8005b6c:	0801066c 	.word	0x0801066c
 8005b70:	200000fc 	.word	0x200000fc
 8005b74:	0001d4c0 	.word	0x0001d4c0
 8005b78:	20000d08 	.word	0x20000d08
 8005b7c:	20000bd4 	.word	0x20000bd4
 8005b80:	20000d10 	.word	0x20000d10
 8005b84:	20000e90 	.word	0x20000e90
 8005b88:	20000d12 	.word	0x20000d12

08005b8c <bGSM_eReadSocketData_Exe>:
// Version	: -
// Author		: AK
// Date		: 7-12-21
// ============================================================================
bool bGSM_eReadSocketData_Exe(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0
	{
		bStatus = FALSE;
	}
	return bStatus;
	*/
}
 8005b90:	46c0      	nop			@ (mov r8, r8)
 8005b92:	0018      	movs	r0, r3
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <vGSM_eReadURCData_Exe>:
// Version	: -
// Author	: AK
// Date		: 12 Dec 2018
// ============================================================================
void vGSM_eReadURCData_Exe(void)
{
 8005b98:	b5b0      	push	{r4, r5, r7, lr}
 8005b9a:	b086      	sub	sp, #24
 8005b9c:	af00      	add	r7, sp, #0
	uint8_t ucResp, ucSocket;
	char *cBuffAdr, *cBuffAdr1;
	uint16_t uiErr;//, uiStatus;
	bool bResp;

	cBuffAdr = strstr ((char *)GSM_Buffer, (char *)cGSM_eATResponseTbl[ATRESPONSE_QIURCRECV]);
 8005b9e:	4b65      	ldr	r3, [pc, #404]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005ba0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005ba2:	4b65      	ldr	r3, [pc, #404]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005ba4:	0011      	movs	r1, r2
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f008 f856 	bl	800dc58 <strstr>
 8005bac:	0003      	movs	r3, r0
 8005bae:	613b      	str	r3, [r7, #16]
	if (cBuffAdr != NULL)
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <vGSM_eReadURCData_Exe+0x2a>
	{
		bResp = bGSM_eReadSocketData_Exe();
 8005bb6:	2317      	movs	r3, #23
 8005bb8:	18fc      	adds	r4, r7, r3
 8005bba:	f7ff ffe7 	bl	8005b8c <bGSM_eReadSocketData_Exe>
 8005bbe:	0003      	movs	r3, r0
 8005bc0:	7023      	strb	r3, [r4, #0]
//		{
//			vCOMM_eTxString_Exe(RS485ComPortHandle, (char *)OTAData.cOTABuffer, 200);
//		}
	}

	cBuffAdr = strstr ((char *)GSM_Buffer, (char *) cGSM_eATResponseTbl[ATRESPONSE_QIURCCLOSED]);
 8005bc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005bc4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005bc6:	4b5c      	ldr	r3, [pc, #368]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005bc8:	0011      	movs	r1, r2
 8005bca:	0018      	movs	r0, r3
 8005bcc:	f008 f844 	bl	800dc58 <strstr>
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	613b      	str	r3, [r7, #16]
	if (cBuffAdr != NULL)
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d013      	beq.n	8005c02 <vGSM_eReadURCData_Exe+0x6a>
	{
		cBuffAdr = strchr(cBuffAdr, ',');
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	212c      	movs	r1, #44	@ 0x2c
 8005bde:	0018      	movs	r0, r3
 8005be0:	f008 f82c 	bl	800dc3c <strchr>
 8005be4:	0003      	movs	r3, r0
 8005be6:	613b      	str	r3, [r7, #16]
		cBuffAdr++;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	3301      	adds	r3, #1
 8005bec:	613b      	str	r3, [r7, #16]
		ucResp = *cBuffAdr & 0x0F;
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	781a      	ldrb	r2, [r3, #0]
 8005bf2:	230f      	movs	r3, #15
 8005bf4:	18fb      	adds	r3, r7, r3
 8005bf6:	210f      	movs	r1, #15
 8005bf8:	400a      	ands	r2, r1
 8005bfa:	701a      	strb	r2, [r3, #0]
		GSMHealth.bSocketStatus = SOCKET_NOT_ACTIVE;
 8005bfc:	4b4f      	ldr	r3, [pc, #316]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005bfe:	2200      	movs	r2, #0
 8005c00:	745a      	strb	r2, [r3, #17]
	}

	ucResp = ucGSM_eCompareStringInGSMBuff_Exe((char *) cGSM_eATResponseTbl[ATRESPONSE_QIURCPDPDEACT]);
 8005c02:	4b4c      	ldr	r3, [pc, #304]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005c04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c06:	250f      	movs	r5, #15
 8005c08:	197c      	adds	r4, r7, r5
 8005c0a:	0018      	movs	r0, r3
 8005c0c:	f7fe fed8 	bl	80049c0 <ucGSM_eCompareStringInGSMBuff_Exe>
 8005c10:	0003      	movs	r3, r0
 8005c12:	7023      	strb	r3, [r4, #0]
	if (ucResp == RESPONSE_MATCHING)
 8005c14:	197b      	adds	r3, r7, r5
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d105      	bne.n	8005c28 <vGSM_eReadURCData_Exe+0x90>
	{
		GSMHealth.bGPRSStatus = GPRS_NOT_ACTIVE;
 8005c1c:	4b47      	ldr	r3, [pc, #284]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	741a      	strb	r2, [r3, #16]
		GSMHealth.bSocketStatus = SOCKET_NOT_ACTIVE;
 8005c22:	4b46      	ldr	r3, [pc, #280]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005c24:	2200      	movs	r2, #0
 8005c26:	745a      	strb	r2, [r3, #17]
	}

	cBuffAdr = strstr ((char *)GSM_Buffer, (char *) cGSM_eATResponseTbl[ATRESPONSE_QIOPEN]);
 8005c28:	4b42      	ldr	r3, [pc, #264]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c2c:	4b42      	ldr	r3, [pc, #264]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005c2e:	0011      	movs	r1, r2
 8005c30:	0018      	movs	r0, r3
 8005c32:	f008 f811 	bl	800dc58 <strstr>
 8005c36:	0003      	movs	r3, r0
 8005c38:	613b      	str	r3, [r7, #16]
	if (cBuffAdr != NULL)
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d056      	beq.n	8005cee <vGSM_eReadURCData_Exe+0x156>
	{
		bResp = SOCKET_NOT_ACTIVE;
 8005c40:	2417      	movs	r4, #23
 8005c42:	193b      	adds	r3, r7, r4
 8005c44:	2200      	movs	r2, #0
 8005c46:	701a      	strb	r2, [r3, #0]
		cBuffAdr = strchr((char *)GSM_Buffer, ':');
 8005c48:	4b3b      	ldr	r3, [pc, #236]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005c4a:	213a      	movs	r1, #58	@ 0x3a
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	f007 fff5 	bl	800dc3c <strchr>
 8005c52:	0003      	movs	r3, r0
 8005c54:	613b      	str	r3, [r7, #16]
		if (cBuffAdr != NULL)
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d048      	beq.n	8005cee <vGSM_eReadURCData_Exe+0x156>
		{
			cBuffAdr++;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	3301      	adds	r3, #1
 8005c60:	613b      	str	r3, [r7, #16]
			cBuffAdr++;
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	3301      	adds	r3, #1
 8005c66:	613b      	str	r3, [r7, #16]
			cBuffAdr1 = strchr(cBuffAdr, ',');
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	212c      	movs	r1, #44	@ 0x2c
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	f007 ffe5 	bl	800dc3c <strchr>
 8005c72:	0003      	movs	r3, r0
 8005c74:	60bb      	str	r3, [r7, #8]
			if (cBuffAdr1 != NULL)
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d030      	beq.n	8005cde <vGSM_eReadURCData_Exe+0x146>
			{
				*cBuffAdr1 = 0;
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	701a      	strb	r2, [r3, #0]
				ucSocket = atoi(cBuffAdr);
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	0018      	movs	r0, r3
 8005c86:	f007 f9a3 	bl	800cfd0 <atoi>
 8005c8a:	0002      	movs	r2, r0
 8005c8c:	1dfb      	adds	r3, r7, #7
 8005c8e:	701a      	strb	r2, [r3, #0]

				cBuffAdr1++;
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	3301      	adds	r3, #1
 8005c94:	60bb      	str	r3, [r7, #8]
				cBuffAdr = strchr(cBuffAdr1, 0x0D);
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	210d      	movs	r1, #13
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	f007 ffce 	bl	800dc3c <strchr>
 8005ca0:	0003      	movs	r3, r0
 8005ca2:	613b      	str	r3, [r7, #16]
				if (cBuffAdr != NULL)
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d019      	beq.n	8005cde <vGSM_eReadURCData_Exe+0x146>
				{
					*cBuffAdr = 0;
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	2200      	movs	r2, #0
 8005cae:	701a      	strb	r2, [r3, #0]
					uiErr = atoi(cBuffAdr1);
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	0018      	movs	r0, r3
 8005cb4:	f007 f98c 	bl	800cfd0 <atoi>
 8005cb8:	0002      	movs	r2, r0
 8005cba:	1d3b      	adds	r3, r7, #4
 8005cbc:	801a      	strh	r2, [r3, #0]
					if (uiErr == 0)
 8005cbe:	1d3b      	adds	r3, r7, #4
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d103      	bne.n	8005cce <vGSM_eReadURCData_Exe+0x136>
					{
						bResp = SOCKET_ACTIVE;
 8005cc6:	193b      	adds	r3, r7, r4
 8005cc8:	2201      	movs	r2, #1
 8005cca:	701a      	strb	r2, [r3, #0]
 8005ccc:	e007      	b.n	8005cde <vGSM_eReadURCData_Exe+0x146>
					}
					else if (uiErr == 561)
 8005cce:	1d3b      	adds	r3, r7, #4
 8005cd0:	881b      	ldrh	r3, [r3, #0]
 8005cd2:	4a1b      	ldr	r2, [pc, #108]	@ (8005d40 <vGSM_eReadURCData_Exe+0x1a8>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d102      	bne.n	8005cde <vGSM_eReadURCData_Exe+0x146>
					{
						GSMHealth.bGPRSStatus = FALSE;
 8005cd8:	4b18      	ldr	r3, [pc, #96]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	741a      	strb	r2, [r3, #16]
					}
				}
			}

			GSMHealth.bSocketStatus = bResp;
 8005cde:	4b17      	ldr	r3, [pc, #92]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005ce0:	2217      	movs	r2, #23
 8005ce2:	18ba      	adds	r2, r7, r2
 8005ce4:	7812      	ldrb	r2, [r2, #0]
 8005ce6:	745a      	strb	r2, [r3, #17]
			GSMHealth.bSocketReadStatus = TRUE;
 8005ce8:	4b14      	ldr	r3, [pc, #80]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005cea:	2201      	movs	r2, #1
 8005cec:	749a      	strb	r2, [r3, #18]
		}
	}


	cBuffAdr = strstr ((char *)GSM_Buffer, (char *) cGSM_eATResponseTbl[ATRESPONSE_CPINNOTREADY]);
 8005cee:	4b11      	ldr	r3, [pc, #68]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005cf0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005cf2:	4b11      	ldr	r3, [pc, #68]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005cf4:	0011      	movs	r1, r2
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f007 ffae 	bl	800dc58 <strstr>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	613b      	str	r3, [r7, #16]
	if (cBuffAdr != NULL)
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d002      	beq.n	8005d0c <vGSM_eReadURCData_Exe+0x174>
	{
		GSMHealth.bSIMInsertStatus = SIM_NOT_INSERTED;
 8005d06:	4b0d      	ldr	r3, [pc, #52]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005d08:	2200      	movs	r2, #0
 8005d0a:	72da      	strb	r2, [r3, #11]
	}

	cBuffAdr = strstr ((char *)GSM_Buffer, (char *) cGSM_eATResponseTbl[ATRESPONSE_CPINREADY]);
 8005d0c:	4b09      	ldr	r3, [pc, #36]	@ (8005d34 <vGSM_eReadURCData_Exe+0x19c>)
 8005d0e:	691a      	ldr	r2, [r3, #16]
 8005d10:	4b09      	ldr	r3, [pc, #36]	@ (8005d38 <vGSM_eReadURCData_Exe+0x1a0>)
 8005d12:	0011      	movs	r1, r2
 8005d14:	0018      	movs	r0, r3
 8005d16:	f007 ff9f 	bl	800dc58 <strstr>
 8005d1a:	0003      	movs	r3, r0
 8005d1c:	613b      	str	r3, [r7, #16]
	if (cBuffAdr != NULL)
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <vGSM_eReadURCData_Exe+0x192>
	{
		GSMHealth.bSIMInsertStatus = SIM_INSERTED;
 8005d24:	4b05      	ldr	r3, [pc, #20]	@ (8005d3c <vGSM_eReadURCData_Exe+0x1a4>)
 8005d26:	2201      	movs	r2, #1
 8005d28:	72da      	strb	r2, [r3, #11]
	}
}
 8005d2a:	46c0      	nop			@ (mov r8, r8)
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	b006      	add	sp, #24
 8005d30:	bdb0      	pop	{r4, r5, r7, pc}
 8005d32:	46c0      	nop			@ (mov r8, r8)
 8005d34:	200000fc 	.word	0x200000fc
 8005d38:	20000d12 	.word	0x20000d12
 8005d3c:	20000e90 	.word	0x20000e90
 8005d40:	00000231 	.word	0x00000231

08005d44 <pucUTL_eSearchChar_Exe>:
//	    	  Pointer Add  - If Found
// Author	: AK
// Date		: 01 Apr 2016
// ****************************************************************************
char *pucUTL_eSearchChar_Exe(char ucSearchChar, uint8_t ucPos, char *ucStartAdd)
{
 8005d44:	b590      	push	{r4, r7, lr}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	603a      	str	r2, [r7, #0]
 8005d4c:	1dfb      	adds	r3, r7, #7
 8005d4e:	1c02      	adds	r2, r0, #0
 8005d50:	701a      	strb	r2, [r3, #0]
 8005d52:	1dbb      	adds	r3, r7, #6
 8005d54:	1c0a      	adds	r2, r1, #0
 8005d56:	701a      	strb	r2, [r3, #0]
	uint8_t ucTemp, ucTemp1;
	char *ucResp;

	ucTemp	= 0;
 8005d58:	230f      	movs	r3, #15
 8005d5a:	18fb      	adds	r3, r7, r3
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	701a      	strb	r2, [r3, #0]
	ucTemp1	= 0;
 8005d60:	230e      	movs	r3, #14
 8005d62:	18fb      	adds	r3, r7, r3
 8005d64:	2200      	movs	r2, #0
 8005d66:	701a      	strb	r2, [r3, #0]
	do
	{
		ucResp = strchr(ucStartAdd +  ucTemp1, ucSearchChar);
 8005d68:	240e      	movs	r4, #14
 8005d6a:	193b      	adds	r3, r7, r4
 8005d6c:	781b      	ldrb	r3, [r3, #0]
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	18d2      	adds	r2, r2, r3
 8005d72:	1dfb      	adds	r3, r7, #7
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	0019      	movs	r1, r3
 8005d78:	0010      	movs	r0, r2
 8005d7a:	f007 ff5f 	bl	800dc3c <strchr>
 8005d7e:	0003      	movs	r3, r0
 8005d80:	60bb      	str	r3, [r7, #8]
		if (ucResp != NULL)
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00c      	beq.n	8005da2 <pucUTL_eSearchChar_Exe+0x5e>
		{
			ucTemp++;
 8005d88:	210f      	movs	r1, #15
 8005d8a:	187b      	adds	r3, r7, r1
 8005d8c:	781a      	ldrb	r2, [r3, #0]
 8005d8e:	187b      	adds	r3, r7, r1
 8005d90:	3201      	adds	r2, #1
 8005d92:	701a      	strb	r2, [r3, #0]
			ucTemp1 = ucResp - ucStartAdd + 1;
 8005d94:	68ba      	ldr	r2, [r7, #8]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	193b      	adds	r3, r7, r4
 8005d9e:	3201      	adds	r2, #1
 8005da0:	701a      	strb	r2, [r3, #0]
		}
	} while ((ucResp != NULL) && (ucTemp != ucPos));
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d006      	beq.n	8005db6 <pucUTL_eSearchChar_Exe+0x72>
 8005da8:	230f      	movs	r3, #15
 8005daa:	18fa      	adds	r2, r7, r3
 8005dac:	1dbb      	adds	r3, r7, #6
 8005dae:	7812      	ldrb	r2, [r2, #0]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d1d8      	bne.n	8005d68 <pucUTL_eSearchChar_Exe+0x24>

	return ucResp;
 8005db6:	68bb      	ldr	r3, [r7, #8]
}
 8005db8:	0018      	movs	r0, r3
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b005      	add	sp, #20
 8005dbe:	bd90      	pop	{r4, r7, pc}

08005dc0 <bUTL_eCompareData_Exe>:
// |Version | Date  | Author  |                 Description                    |
// ----------------------------------------------------------------------------
// |  1.0   |170712 | Arvind  | Creation of Header                             |
// ============================================================================
bool bUTL_eCompareData_Exe (char *cData1Adr, char *cData2Adr, uint16_t uiLen)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b086      	sub	sp, #24
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	60f8      	str	r0, [r7, #12]
 8005dc8:	60b9      	str	r1, [r7, #8]
 8005dca:	1dbb      	adds	r3, r7, #6
 8005dcc:	801a      	strh	r2, [r3, #0]
	uint8_t ucVal1, ucVal2;
	uint16_t uiTemp;
	bool bStatus;

	bStatus = TRUE;
 8005dce:	2315      	movs	r3, #21
 8005dd0:	18fb      	adds	r3, r7, r3
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	701a      	strb	r2, [r3, #0]

	for (uiTemp = 0; (uiTemp < uiLen) && (bStatus == TRUE) ; uiTemp++)
 8005dd6:	2316      	movs	r3, #22
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	2200      	movs	r2, #0
 8005ddc:	801a      	strh	r2, [r3, #0]
 8005dde:	e020      	b.n	8005e22 <bUTL_eCompareData_Exe+0x62>
	{
		ucVal1 = cData1Adr[uiTemp];
 8005de0:	2116      	movs	r1, #22
 8005de2:	187b      	adds	r3, r7, r1
 8005de4:	881b      	ldrh	r3, [r3, #0]
 8005de6:	68fa      	ldr	r2, [r7, #12]
 8005de8:	18d2      	adds	r2, r2, r3
 8005dea:	2014      	movs	r0, #20
 8005dec:	183b      	adds	r3, r7, r0
 8005dee:	7812      	ldrb	r2, [r2, #0]
 8005df0:	701a      	strb	r2, [r3, #0]
		ucVal2 = cData2Adr[uiTemp];
 8005df2:	187b      	adds	r3, r7, r1
 8005df4:	881b      	ldrh	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	18d2      	adds	r2, r2, r3
 8005dfa:	2113      	movs	r1, #19
 8005dfc:	187b      	adds	r3, r7, r1
 8005dfe:	7812      	ldrb	r2, [r2, #0]
 8005e00:	701a      	strb	r2, [r3, #0]

		if (ucVal1 != ucVal2)
 8005e02:	183a      	adds	r2, r7, r0
 8005e04:	187b      	adds	r3, r7, r1
 8005e06:	7812      	ldrb	r2, [r2, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d003      	beq.n	8005e16 <bUTL_eCompareData_Exe+0x56>
		{
			bStatus = FALSE;
 8005e0e:	2315      	movs	r3, #21
 8005e10:	18fb      	adds	r3, r7, r3
 8005e12:	2200      	movs	r2, #0
 8005e14:	701a      	strb	r2, [r3, #0]
	for (uiTemp = 0; (uiTemp < uiLen) && (bStatus == TRUE) ; uiTemp++)
 8005e16:	2116      	movs	r1, #22
 8005e18:	187b      	adds	r3, r7, r1
 8005e1a:	881a      	ldrh	r2, [r3, #0]
 8005e1c:	187b      	adds	r3, r7, r1
 8005e1e:	3201      	adds	r2, #1
 8005e20:	801a      	strh	r2, [r3, #0]
 8005e22:	2316      	movs	r3, #22
 8005e24:	18fa      	adds	r2, r7, r3
 8005e26:	1dbb      	adds	r3, r7, #6
 8005e28:	8812      	ldrh	r2, [r2, #0]
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d204      	bcs.n	8005e3a <bUTL_eCompareData_Exe+0x7a>
 8005e30:	2315      	movs	r3, #21
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	781b      	ldrb	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1d2      	bne.n	8005de0 <bUTL_eCompareData_Exe+0x20>
		}
	}

	return bStatus;
 8005e3a:	2315      	movs	r3, #21
 8005e3c:	18fb      	adds	r3, r7, r3
 8005e3e:	781b      	ldrb	r3, [r3, #0]
}
 8005e40:	0018      	movs	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	b006      	add	sp, #24
 8005e46:	bd80      	pop	{r7, pc}

08005e48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e4e:	4b11      	ldr	r3, [pc, #68]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e52:	4b10      	ldr	r3, [pc, #64]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e54:	2101      	movs	r1, #1
 8005e56:	430a      	orrs	r2, r1
 8005e58:	641a      	str	r2, [r3, #64]	@ 0x40
 8005e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e5e:	2201      	movs	r2, #1
 8005e60:	4013      	ands	r3, r2
 8005e62:	607b      	str	r3, [r7, #4]
 8005e64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e66:	4b0b      	ldr	r3, [pc, #44]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e6c:	2180      	movs	r1, #128	@ 0x80
 8005e6e:	0549      	lsls	r1, r1, #21
 8005e70:	430a      	orrs	r2, r1
 8005e72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e74:	4b07      	ldr	r3, [pc, #28]	@ (8005e94 <HAL_MspInit+0x4c>)
 8005e76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e78:	2380      	movs	r3, #128	@ 0x80
 8005e7a:	055b      	lsls	r3, r3, #21
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 8005e82:	2380      	movs	r3, #128	@ 0x80
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	0018      	movs	r0, r3
 8005e88:	f000 fd2e 	bl	80068e8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005e8c:	46c0      	nop			@ (mov r8, r8)
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	b002      	add	sp, #8
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	40021000 	.word	0x40021000

08005e98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005e98:	b590      	push	{r4, r7, lr}
 8005e9a:	b09f      	sub	sp, #124	@ 0x7c
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ea0:	2364      	movs	r3, #100	@ 0x64
 8005ea2:	18fb      	adds	r3, r7, r3
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	2314      	movs	r3, #20
 8005ea8:	001a      	movs	r2, r3
 8005eaa:	2100      	movs	r1, #0
 8005eac:	f007 febe 	bl	800dc2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005eb0:	2418      	movs	r4, #24
 8005eb2:	193b      	adds	r3, r7, r4
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	234c      	movs	r3, #76	@ 0x4c
 8005eb8:	001a      	movs	r2, r3
 8005eba:	2100      	movs	r1, #0
 8005ebc:	f007 feb6 	bl	800dc2c <memset>
  if(hadc->Instance==ADC1)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a43      	ldr	r2, [pc, #268]	@ (8005fd4 <HAL_ADC_MspInit+0x13c>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d000      	beq.n	8005ecc <HAL_ADC_MspInit+0x34>
 8005eca:	e07f      	b.n	8005fcc <HAL_ADC_MspInit+0x134>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005ecc:	193b      	adds	r3, r7, r4
 8005ece:	2280      	movs	r2, #128	@ 0x80
 8005ed0:	01d2      	lsls	r2, r2, #7
 8005ed2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8005ed4:	193b      	adds	r3, r7, r4
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005eda:	193b      	adds	r3, r7, r4
 8005edc:	0018      	movs	r0, r3
 8005ede:	f004 f9fd 	bl	800a2dc <HAL_RCCEx_PeriphCLKConfig>
 8005ee2:	1e03      	subs	r3, r0, #0
 8005ee4:	d001      	beq.n	8005eea <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8005ee6:	f7fc ff09 	bl	8002cfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005eea:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005eec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005eee:	4b3a      	ldr	r3, [pc, #232]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005ef0:	2180      	movs	r1, #128	@ 0x80
 8005ef2:	0349      	lsls	r1, r1, #13
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ef8:	4b37      	ldr	r3, [pc, #220]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005efa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005efc:	2380      	movs	r3, #128	@ 0x80
 8005efe:	035b      	lsls	r3, r3, #13
 8005f00:	4013      	ands	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]
 8005f04:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f06:	4b34      	ldr	r3, [pc, #208]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f0a:	4b33      	ldr	r3, [pc, #204]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f0c:	2101      	movs	r1, #1
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f12:	4b31      	ldr	r3, [pc, #196]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f16:	2201      	movs	r2, #1
 8005f18:	4013      	ands	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]
 8005f1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f1e:	4b2e      	ldr	r3, [pc, #184]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f22:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f24:	2102      	movs	r1, #2
 8005f26:	430a      	orrs	r2, r1
 8005f28:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f2a:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd8 <HAL_ADC_MspInit+0x140>)
 8005f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2e:	2202      	movs	r2, #2
 8005f30:	4013      	ands	r3, r2
 8005f32:	60fb      	str	r3, [r7, #12]
 8005f34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = MAINBATT_ADCIN6_Pin|INTBATT_ADC1IN7_Pin;
 8005f36:	2464      	movs	r4, #100	@ 0x64
 8005f38:	193b      	adds	r3, r7, r4
 8005f3a:	22c0      	movs	r2, #192	@ 0xc0
 8005f3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f3e:	193b      	adds	r3, r7, r4
 8005f40:	2203      	movs	r2, #3
 8005f42:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f44:	193b      	adds	r3, r7, r4
 8005f46:	2200      	movs	r2, #0
 8005f48:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f4a:	193a      	adds	r2, r7, r4
 8005f4c:	23a0      	movs	r3, #160	@ 0xa0
 8005f4e:	05db      	lsls	r3, r3, #23
 8005f50:	0011      	movs	r1, r2
 8005f52:	0018      	movs	r0, r3
 8005f54:	f002 fae2 	bl	800851c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INTBATT_CHGSTATUS_ADCIN8_Pin;
 8005f58:	193b      	adds	r3, r7, r4
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f5e:	193b      	adds	r3, r7, r4
 8005f60:	2203      	movs	r2, #3
 8005f62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f64:	193b      	adds	r3, r7, r4
 8005f66:	2200      	movs	r2, #0
 8005f68:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(INTBATT_CHGSTATUS_ADCIN8_GPIO_Port, &GPIO_InitStruct);
 8005f6a:	193b      	adds	r3, r7, r4
 8005f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fdc <HAL_ADC_MspInit+0x144>)
 8005f6e:	0019      	movs	r1, r3
 8005f70:	0010      	movs	r0, r2
 8005f72:	f002 fad3 	bl	800851c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005f76:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f78:	4a1a      	ldr	r2, [pc, #104]	@ (8005fe4 <HAL_ADC_MspInit+0x14c>)
 8005f7a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8005f7c:	4b18      	ldr	r3, [pc, #96]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f7e:	2205      	movs	r2, #5
 8005f80:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f82:	4b17      	ldr	r3, [pc, #92]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f88:	4b15      	ldr	r3, [pc, #84]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005f8e:	4b14      	ldr	r3, [pc, #80]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f90:	2280      	movs	r2, #128	@ 0x80
 8005f92:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005f94:	4b12      	ldr	r3, [pc, #72]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f96:	2280      	movs	r2, #128	@ 0x80
 8005f98:	0092      	lsls	r2, r2, #2
 8005f9a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005f9c:	4b10      	ldr	r3, [pc, #64]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005f9e:	2280      	movs	r2, #128	@ 0x80
 8005fa0:	0112      	lsls	r2, r2, #4
 8005fa2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005fa6:	2220      	movs	r2, #32
 8005fa8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005faa:	4b0d      	ldr	r3, [pc, #52]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005fb2:	0018      	movs	r0, r3
 8005fb4:	f001 fa3c 	bl	8007430 <HAL_DMA_Init>
 8005fb8:	1e03      	subs	r3, r0, #0
 8005fba:	d001      	beq.n	8005fc0 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8005fbc:	f7fc fe9e 	bl	8002cfc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	4a07      	ldr	r2, [pc, #28]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005fc4:	651a      	str	r2, [r3, #80]	@ 0x50
 8005fc6:	4b06      	ldr	r3, [pc, #24]	@ (8005fe0 <HAL_ADC_MspInit+0x148>)
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005fcc:	46c0      	nop			@ (mov r8, r8)
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	b01f      	add	sp, #124	@ 0x7c
 8005fd2:	bd90      	pop	{r4, r7, pc}
 8005fd4:	40012400 	.word	0x40012400
 8005fd8:	40021000 	.word	0x40021000
 8005fdc:	50000400 	.word	0x50000400
 8005fe0:	200003ec 	.word	0x200003ec
 8005fe4:	40020008 	.word	0x40020008

08005fe8 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8005fe8:	b590      	push	{r4, r7, lr}
 8005fea:	b09d      	sub	sp, #116	@ 0x74
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ff0:	235c      	movs	r3, #92	@ 0x5c
 8005ff2:	18fb      	adds	r3, r7, r3
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	2314      	movs	r3, #20
 8005ff8:	001a      	movs	r2, r3
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	f007 fe16 	bl	800dc2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006000:	2410      	movs	r4, #16
 8006002:	193b      	adds	r3, r7, r4
 8006004:	0018      	movs	r0, r3
 8006006:	234c      	movs	r3, #76	@ 0x4c
 8006008:	001a      	movs	r2, r3
 800600a:	2100      	movs	r1, #0
 800600c:	f007 fe0e 	bl	800dc2c <memset>
  if(hfdcan->Instance==FDCAN1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a2b      	ldr	r2, [pc, #172]	@ (80060c4 <HAL_FDCAN_MspInit+0xdc>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d150      	bne.n	80060bc <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800601a:	193b      	adds	r3, r7, r4
 800601c:	2280      	movs	r2, #128	@ 0x80
 800601e:	0492      	lsls	r2, r2, #18
 8006020:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8006022:	193b      	adds	r3, r7, r4
 8006024:	2200      	movs	r2, #0
 8006026:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006028:	193b      	adds	r3, r7, r4
 800602a:	0018      	movs	r0, r3
 800602c:	f004 f956 	bl	800a2dc <HAL_RCCEx_PeriphCLKConfig>
 8006030:	1e03      	subs	r3, r0, #0
 8006032:	d001      	beq.n	8006038 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8006034:	f7fc fe62 	bl	8002cfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8006038:	4b23      	ldr	r3, [pc, #140]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 800603a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800603c:	4b22      	ldr	r3, [pc, #136]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 800603e:	2180      	movs	r1, #128	@ 0x80
 8006040:	0149      	lsls	r1, r1, #5
 8006042:	430a      	orrs	r2, r1
 8006044:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006046:	4b20      	ldr	r3, [pc, #128]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 8006048:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800604a:	2380      	movs	r3, #128	@ 0x80
 800604c:	015b      	lsls	r3, r3, #5
 800604e:	4013      	ands	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006054:	4b1c      	ldr	r3, [pc, #112]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 8006056:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006058:	4b1b      	ldr	r3, [pc, #108]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 800605a:	2101      	movs	r1, #1
 800605c:	430a      	orrs	r2, r1
 800605e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006060:	4b19      	ldr	r3, [pc, #100]	@ (80060c8 <HAL_FDCAN_MspInit+0xe0>)
 8006062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006064:	2201      	movs	r2, #1
 8006066:	4013      	ands	r3, r2
 8006068:	60bb      	str	r3, [r7, #8]
 800606a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11 [PA9]     ------> FDCAN1_RX
    PA12 [PA10]     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin|FDCAN1_TX_Pin;
 800606c:	215c      	movs	r1, #92	@ 0x5c
 800606e:	187b      	adds	r3, r7, r1
 8006070:	22c0      	movs	r2, #192	@ 0xc0
 8006072:	0152      	lsls	r2, r2, #5
 8006074:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006076:	187b      	adds	r3, r7, r1
 8006078:	2202      	movs	r2, #2
 800607a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800607c:	187b      	adds	r3, r7, r1
 800607e:	2200      	movs	r2, #0
 8006080:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006082:	187b      	adds	r3, r7, r1
 8006084:	2200      	movs	r2, #0
 8006086:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8006088:	187b      	adds	r3, r7, r1
 800608a:	2203      	movs	r2, #3
 800608c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800608e:	187a      	adds	r2, r7, r1
 8006090:	23a0      	movs	r3, #160	@ 0xa0
 8006092:	05db      	lsls	r3, r3, #23
 8006094:	0011      	movs	r1, r2
 8006096:	0018      	movs	r0, r3
 8006098:	f002 fa40 	bl	800851c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 0, 0);
 800609c:	2200      	movs	r2, #0
 800609e:	2100      	movs	r1, #0
 80060a0:	2015      	movs	r0, #21
 80060a2:	f001 f983 	bl	80073ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 80060a6:	2015      	movs	r0, #21
 80060a8:	f001 f995 	bl	80073d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 0, 0);
 80060ac:	2200      	movs	r2, #0
 80060ae:	2100      	movs	r1, #0
 80060b0:	2016      	movs	r0, #22
 80060b2:	f001 f97b 	bl	80073ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 80060b6:	2016      	movs	r0, #22
 80060b8:	f001 f98d 	bl	80073d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80060bc:	46c0      	nop			@ (mov r8, r8)
 80060be:	46bd      	mov	sp, r7
 80060c0:	b01d      	add	sp, #116	@ 0x74
 80060c2:	bd90      	pop	{r4, r7, pc}
 80060c4:	40006400 	.word	0x40006400
 80060c8:	40021000 	.word	0x40021000

080060cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80060cc:	b590      	push	{r4, r7, lr}
 80060ce:	b09f      	sub	sp, #124	@ 0x7c
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060d4:	2364      	movs	r3, #100	@ 0x64
 80060d6:	18fb      	adds	r3, r7, r3
 80060d8:	0018      	movs	r0, r3
 80060da:	2314      	movs	r3, #20
 80060dc:	001a      	movs	r2, r3
 80060de:	2100      	movs	r1, #0
 80060e0:	f007 fda4 	bl	800dc2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80060e4:	2418      	movs	r4, #24
 80060e6:	193b      	adds	r3, r7, r4
 80060e8:	0018      	movs	r0, r3
 80060ea:	234c      	movs	r3, #76	@ 0x4c
 80060ec:	001a      	movs	r2, r3
 80060ee:	2100      	movs	r1, #0
 80060f0:	f007 fd9c 	bl	800dc2c <memset>
  if(huart->Instance==USART1)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006234 <HAL_UART_MspInit+0x168>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d148      	bne.n	8006190 <HAL_UART_MspInit+0xc4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80060fe:	193b      	adds	r3, r7, r4
 8006100:	2201      	movs	r2, #1
 8006102:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8006104:	193b      	adds	r3, r7, r4
 8006106:	2200      	movs	r2, #0
 8006108:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800610a:	193b      	adds	r3, r7, r4
 800610c:	0018      	movs	r0, r3
 800610e:	f004 f8e5 	bl	800a2dc <HAL_RCCEx_PeriphCLKConfig>
 8006112:	1e03      	subs	r3, r0, #0
 8006114:	d001      	beq.n	800611a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8006116:	f7fc fdf1 	bl	8002cfc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800611a:	4b47      	ldr	r3, [pc, #284]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 800611c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800611e:	4b46      	ldr	r3, [pc, #280]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 8006120:	2180      	movs	r1, #128	@ 0x80
 8006122:	01c9      	lsls	r1, r1, #7
 8006124:	430a      	orrs	r2, r1
 8006126:	641a      	str	r2, [r3, #64]	@ 0x40
 8006128:	4b43      	ldr	r3, [pc, #268]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 800612a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800612c:	2380      	movs	r3, #128	@ 0x80
 800612e:	01db      	lsls	r3, r3, #7
 8006130:	4013      	ands	r3, r2
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006136:	4b40      	ldr	r3, [pc, #256]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 8006138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800613a:	4b3f      	ldr	r3, [pc, #252]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 800613c:	2101      	movs	r1, #1
 800613e:	430a      	orrs	r2, r1
 8006140:	635a      	str	r2, [r3, #52]	@ 0x34
 8006142:	4b3d      	ldr	r3, [pc, #244]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 8006144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006146:	2201      	movs	r2, #1
 8006148:	4013      	ands	r3, r2
 800614a:	613b      	str	r3, [r7, #16]
 800614c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1TX_DEBUGRX_Pin|USART1RX_DEBUGTX_Pin;
 800614e:	2164      	movs	r1, #100	@ 0x64
 8006150:	187b      	adds	r3, r7, r1
 8006152:	22c0      	movs	r2, #192	@ 0xc0
 8006154:	00d2      	lsls	r2, r2, #3
 8006156:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006158:	187b      	adds	r3, r7, r1
 800615a:	2202      	movs	r2, #2
 800615c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800615e:	187b      	adds	r3, r7, r1
 8006160:	2200      	movs	r2, #0
 8006162:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006164:	187b      	adds	r3, r7, r1
 8006166:	2200      	movs	r2, #0
 8006168:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800616a:	187b      	adds	r3, r7, r1
 800616c:	2201      	movs	r2, #1
 800616e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006170:	187a      	adds	r2, r7, r1
 8006172:	23a0      	movs	r3, #160	@ 0xa0
 8006174:	05db      	lsls	r3, r3, #23
 8006176:	0011      	movs	r1, r2
 8006178:	0018      	movs	r0, r3
 800617a:	f002 f9cf 	bl	800851c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800617e:	2200      	movs	r2, #0
 8006180:	2100      	movs	r1, #0
 8006182:	201b      	movs	r0, #27
 8006184:	f001 f912 	bl	80073ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006188:	201b      	movs	r0, #27
 800618a:	f001 f924 	bl	80073d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800618e:	e04c      	b.n	800622a <HAL_UART_MspInit+0x15e>
  else if(huart->Instance==USART3)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a29      	ldr	r2, [pc, #164]	@ (800623c <HAL_UART_MspInit+0x170>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d147      	bne.n	800622a <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800619a:	2118      	movs	r1, #24
 800619c:	187b      	adds	r3, r7, r1
 800619e:	2204      	movs	r2, #4
 80061a0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80061a2:	187b      	adds	r3, r7, r1
 80061a4:	2200      	movs	r2, #0
 80061a6:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80061a8:	187b      	adds	r3, r7, r1
 80061aa:	0018      	movs	r0, r3
 80061ac:	f004 f896 	bl	800a2dc <HAL_RCCEx_PeriphCLKConfig>
 80061b0:	1e03      	subs	r3, r0, #0
 80061b2:	d001      	beq.n	80061b8 <HAL_UART_MspInit+0xec>
      Error_Handler();
 80061b4:	f7fc fda2 	bl	8002cfc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80061b8:	4b1f      	ldr	r3, [pc, #124]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061be:	2180      	movs	r1, #128	@ 0x80
 80061c0:	02c9      	lsls	r1, r1, #11
 80061c2:	430a      	orrs	r2, r1
 80061c4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80061c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061ca:	2380      	movs	r3, #128	@ 0x80
 80061cc:	02db      	lsls	r3, r3, #11
 80061ce:	4013      	ands	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]
 80061d2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80061d4:	4b18      	ldr	r3, [pc, #96]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061d8:	4b17      	ldr	r3, [pc, #92]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061da:	2102      	movs	r1, #2
 80061dc:	430a      	orrs	r2, r1
 80061de:	635a      	str	r2, [r3, #52]	@ 0x34
 80061e0:	4b15      	ldr	r3, [pc, #84]	@ (8006238 <HAL_UART_MspInit+0x16c>)
 80061e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e4:	2202      	movs	r2, #2
 80061e6:	4013      	ands	r3, r2
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GSMTX_USART3RX_Pin|GSMRX_USART3TX_Pin;
 80061ec:	2164      	movs	r1, #100	@ 0x64
 80061ee:	187b      	adds	r3, r7, r1
 80061f0:	22c0      	movs	r2, #192	@ 0xc0
 80061f2:	0092      	lsls	r2, r2, #2
 80061f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061f6:	187b      	adds	r3, r7, r1
 80061f8:	2202      	movs	r2, #2
 80061fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061fc:	187b      	adds	r3, r7, r1
 80061fe:	2200      	movs	r2, #0
 8006200:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006202:	187b      	adds	r3, r7, r1
 8006204:	2202      	movs	r2, #2
 8006206:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8006208:	187b      	adds	r3, r7, r1
 800620a:	2204      	movs	r2, #4
 800620c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800620e:	187b      	adds	r3, r7, r1
 8006210:	4a0b      	ldr	r2, [pc, #44]	@ (8006240 <HAL_UART_MspInit+0x174>)
 8006212:	0019      	movs	r1, r3
 8006214:	0010      	movs	r0, r2
 8006216:	f002 f981 	bl	800851c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 800621a:	2200      	movs	r2, #0
 800621c:	2100      	movs	r1, #0
 800621e:	201d      	movs	r0, #29
 8006220:	f001 f8c4 	bl	80073ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 8006224:	201d      	movs	r0, #29
 8006226:	f001 f8d6 	bl	80073d6 <HAL_NVIC_EnableIRQ>
}
 800622a:	46c0      	nop			@ (mov r8, r8)
 800622c:	46bd      	mov	sp, r7
 800622e:	b01f      	add	sp, #124	@ 0x7c
 8006230:	bd90      	pop	{r4, r7, pc}
 8006232:	46c0      	nop			@ (mov r8, r8)
 8006234:	40013800 	.word	0x40013800
 8006238:	40021000 	.word	0x40021000
 800623c:	40004800 	.word	0x40004800
 8006240:	50000400 	.word	0x50000400

08006244 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b082      	sub	sp, #8
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a16      	ldr	r2, [pc, #88]	@ (80062ac <HAL_UART_MspDeInit+0x68>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d111      	bne.n	800627a <HAL_UART_MspDeInit+0x36>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8006256:	4b16      	ldr	r3, [pc, #88]	@ (80062b0 <HAL_UART_MspDeInit+0x6c>)
 8006258:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800625a:	4b15      	ldr	r3, [pc, #84]	@ (80062b0 <HAL_UART_MspDeInit+0x6c>)
 800625c:	4915      	ldr	r1, [pc, #84]	@ (80062b4 <HAL_UART_MspDeInit+0x70>)
 800625e:	400a      	ands	r2, r1
 8006260:	641a      	str	r2, [r3, #64]	@ 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, USART1TX_DEBUGRX_Pin|USART1RX_DEBUGTX_Pin);
 8006262:	23c0      	movs	r3, #192	@ 0xc0
 8006264:	00da      	lsls	r2, r3, #3
 8006266:	23a0      	movs	r3, #160	@ 0xa0
 8006268:	05db      	lsls	r3, r3, #23
 800626a:	0011      	movs	r1, r2
 800626c:	0018      	movs	r0, r3
 800626e:	f002 fac1 	bl	80087f4 <HAL_GPIO_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8006272:	201b      	movs	r0, #27
 8006274:	f001 f8bf 	bl	80073f6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 8006278:	e014      	b.n	80062a4 <HAL_UART_MspDeInit+0x60>
  else if(huart->Instance==USART3)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a0e      	ldr	r2, [pc, #56]	@ (80062b8 <HAL_UART_MspDeInit+0x74>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d10f      	bne.n	80062a4 <HAL_UART_MspDeInit+0x60>
    __HAL_RCC_USART3_CLK_DISABLE();
 8006284:	4b0a      	ldr	r3, [pc, #40]	@ (80062b0 <HAL_UART_MspDeInit+0x6c>)
 8006286:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006288:	4b09      	ldr	r3, [pc, #36]	@ (80062b0 <HAL_UART_MspDeInit+0x6c>)
 800628a:	490c      	ldr	r1, [pc, #48]	@ (80062bc <HAL_UART_MspDeInit+0x78>)
 800628c:	400a      	ands	r2, r1
 800628e:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_DeInit(GPIOB, GSMTX_USART3RX_Pin|GSMRX_USART3TX_Pin);
 8006290:	23c0      	movs	r3, #192	@ 0xc0
 8006292:	009b      	lsls	r3, r3, #2
 8006294:	4a0a      	ldr	r2, [pc, #40]	@ (80062c0 <HAL_UART_MspDeInit+0x7c>)
 8006296:	0019      	movs	r1, r3
 8006298:	0010      	movs	r0, r2
 800629a:	f002 faab 	bl	80087f4 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800629e:	201d      	movs	r0, #29
 80062a0:	f001 f8a9 	bl	80073f6 <HAL_NVIC_DisableIRQ>
}
 80062a4:	46c0      	nop			@ (mov r8, r8)
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b002      	add	sp, #8
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	40013800 	.word	0x40013800
 80062b0:	40021000 	.word	0x40021000
 80062b4:	ffffbfff 	.word	0xffffbfff
 80062b8:	40004800 	.word	0x40004800
 80062bc:	fffbffff 	.word	0xfffbffff
 80062c0:	50000400 	.word	0x50000400

080062c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80062c8:	46c0      	nop			@ (mov r8, r8)
 80062ca:	e7fd      	b.n	80062c8 <NMI_Handler+0x4>

080062cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80062d0:	46c0      	nop			@ (mov r8, r8)
 80062d2:	e7fd      	b.n	80062d0 <HardFault_Handler+0x4>

080062d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80062d8:	46c0      	nop			@ (mov r8, r8)
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80062e2:	46c0      	nop			@ (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}

080062e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80062e8:	b5b0      	push	{r4, r5, r7, lr}
 80062ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80062ec:	f000 fabc 	bl	8006868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	TIMERData.uiLEDCntr++;
 80062f0:	4b7b      	ldr	r3, [pc, #492]	@ (80064e0 <SysTick_Handler+0x1f8>)
 80062f2:	781a      	ldrb	r2, [r3, #0]
 80062f4:	785b      	ldrb	r3, [r3, #1]
 80062f6:	021b      	lsls	r3, r3, #8
 80062f8:	4313      	orrs	r3, r2
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	3301      	adds	r3, #1
 80062fe:	b29a      	uxth	r2, r3
 8006300:	4b77      	ldr	r3, [pc, #476]	@ (80064e0 <SysTick_Handler+0x1f8>)
 8006302:	21ff      	movs	r1, #255	@ 0xff
 8006304:	4011      	ands	r1, r2
 8006306:	000c      	movs	r4, r1
 8006308:	7819      	ldrb	r1, [r3, #0]
 800630a:	2000      	movs	r0, #0
 800630c:	4001      	ands	r1, r0
 800630e:	1c08      	adds	r0, r1, #0
 8006310:	1c21      	adds	r1, r4, #0
 8006312:	4301      	orrs	r1, r0
 8006314:	7019      	strb	r1, [r3, #0]
 8006316:	0a12      	lsrs	r2, r2, #8
 8006318:	b290      	uxth	r0, r2
 800631a:	785a      	ldrb	r2, [r3, #1]
 800631c:	2100      	movs	r1, #0
 800631e:	400a      	ands	r2, r1
 8006320:	1c11      	adds	r1, r2, #0
 8006322:	1c02      	adds	r2, r0, #0
 8006324:	430a      	orrs	r2, r1
 8006326:	705a      	strb	r2, [r3, #1]
	TIMERData.ul30SecCntr++;
 8006328:	4b6d      	ldr	r3, [pc, #436]	@ (80064e0 <SysTick_Handler+0x1f8>)
 800632a:	789a      	ldrb	r2, [r3, #2]
 800632c:	78d9      	ldrb	r1, [r3, #3]
 800632e:	0209      	lsls	r1, r1, #8
 8006330:	430a      	orrs	r2, r1
 8006332:	7919      	ldrb	r1, [r3, #4]
 8006334:	0409      	lsls	r1, r1, #16
 8006336:	430a      	orrs	r2, r1
 8006338:	795b      	ldrb	r3, [r3, #5]
 800633a:	061b      	lsls	r3, r3, #24
 800633c:	4313      	orrs	r3, r2
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	4b67      	ldr	r3, [pc, #412]	@ (80064e0 <SysTick_Handler+0x1f8>)
 8006342:	3302      	adds	r3, #2
 8006344:	21ff      	movs	r1, #255	@ 0xff
 8006346:	4011      	ands	r1, r2
 8006348:	000c      	movs	r4, r1
 800634a:	7819      	ldrb	r1, [r3, #0]
 800634c:	2000      	movs	r0, #0
 800634e:	4001      	ands	r1, r0
 8006350:	1c08      	adds	r0, r1, #0
 8006352:	1c21      	adds	r1, r4, #0
 8006354:	4301      	orrs	r1, r0
 8006356:	7019      	strb	r1, [r3, #0]
 8006358:	0a11      	lsrs	r1, r2, #8
 800635a:	20ff      	movs	r0, #255	@ 0xff
 800635c:	4001      	ands	r1, r0
 800635e:	000c      	movs	r4, r1
 8006360:	7859      	ldrb	r1, [r3, #1]
 8006362:	2000      	movs	r0, #0
 8006364:	4001      	ands	r1, r0
 8006366:	1c08      	adds	r0, r1, #0
 8006368:	1c21      	adds	r1, r4, #0
 800636a:	4301      	orrs	r1, r0
 800636c:	7059      	strb	r1, [r3, #1]
 800636e:	0c11      	lsrs	r1, r2, #16
 8006370:	20ff      	movs	r0, #255	@ 0xff
 8006372:	4001      	ands	r1, r0
 8006374:	000c      	movs	r4, r1
 8006376:	7899      	ldrb	r1, [r3, #2]
 8006378:	2000      	movs	r0, #0
 800637a:	4001      	ands	r1, r0
 800637c:	1c08      	adds	r0, r1, #0
 800637e:	1c21      	adds	r1, r4, #0
 8006380:	4301      	orrs	r1, r0
 8006382:	7099      	strb	r1, [r3, #2]
 8006384:	0e10      	lsrs	r0, r2, #24
 8006386:	78da      	ldrb	r2, [r3, #3]
 8006388:	2100      	movs	r1, #0
 800638a:	400a      	ands	r2, r1
 800638c:	1c11      	adds	r1, r2, #0
 800638e:	1c02      	adds	r2, r0, #0
 8006390:	430a      	orrs	r2, r1
 8006392:	70da      	strb	r2, [r3, #3]
	TIMERData.ul18SecCntr++;
 8006394:	4b52      	ldr	r3, [pc, #328]	@ (80064e0 <SysTick_Handler+0x1f8>)
 8006396:	799a      	ldrb	r2, [r3, #6]
 8006398:	79d9      	ldrb	r1, [r3, #7]
 800639a:	0209      	lsls	r1, r1, #8
 800639c:	430a      	orrs	r2, r1
 800639e:	7a19      	ldrb	r1, [r3, #8]
 80063a0:	0409      	lsls	r1, r1, #16
 80063a2:	430a      	orrs	r2, r1
 80063a4:	7a5b      	ldrb	r3, [r3, #9]
 80063a6:	061b      	lsls	r3, r3, #24
 80063a8:	4313      	orrs	r3, r2
 80063aa:	1c5a      	adds	r2, r3, #1
 80063ac:	4b4c      	ldr	r3, [pc, #304]	@ (80064e0 <SysTick_Handler+0x1f8>)
 80063ae:	3306      	adds	r3, #6
 80063b0:	21ff      	movs	r1, #255	@ 0xff
 80063b2:	4011      	ands	r1, r2
 80063b4:	000c      	movs	r4, r1
 80063b6:	7819      	ldrb	r1, [r3, #0]
 80063b8:	2000      	movs	r0, #0
 80063ba:	4001      	ands	r1, r0
 80063bc:	1c08      	adds	r0, r1, #0
 80063be:	1c21      	adds	r1, r4, #0
 80063c0:	4301      	orrs	r1, r0
 80063c2:	7019      	strb	r1, [r3, #0]
 80063c4:	0a11      	lsrs	r1, r2, #8
 80063c6:	20ff      	movs	r0, #255	@ 0xff
 80063c8:	4001      	ands	r1, r0
 80063ca:	000c      	movs	r4, r1
 80063cc:	7859      	ldrb	r1, [r3, #1]
 80063ce:	2000      	movs	r0, #0
 80063d0:	4001      	ands	r1, r0
 80063d2:	1c08      	adds	r0, r1, #0
 80063d4:	1c21      	adds	r1, r4, #0
 80063d6:	4301      	orrs	r1, r0
 80063d8:	7059      	strb	r1, [r3, #1]
 80063da:	0c11      	lsrs	r1, r2, #16
 80063dc:	20ff      	movs	r0, #255	@ 0xff
 80063de:	4001      	ands	r1, r0
 80063e0:	000c      	movs	r4, r1
 80063e2:	7899      	ldrb	r1, [r3, #2]
 80063e4:	2000      	movs	r0, #0
 80063e6:	4001      	ands	r1, r0
 80063e8:	1c08      	adds	r0, r1, #0
 80063ea:	1c21      	adds	r1, r4, #0
 80063ec:	4301      	orrs	r1, r0
 80063ee:	7099      	strb	r1, [r3, #2]
 80063f0:	0e10      	lsrs	r0, r2, #24
 80063f2:	78da      	ldrb	r2, [r3, #3]
 80063f4:	2100      	movs	r1, #0
 80063f6:	400a      	ands	r2, r1
 80063f8:	1c11      	adds	r1, r2, #0
 80063fa:	1c02      	adds	r2, r0, #0
 80063fc:	430a      	orrs	r2, r1
 80063fe:	70da      	strb	r2, [r3, #3]
	TIMERData.ulHeartBeatTimer++;
 8006400:	4b37      	ldr	r3, [pc, #220]	@ (80064e0 <SysTick_Handler+0x1f8>)
 8006402:	7a9a      	ldrb	r2, [r3, #10]
 8006404:	7ad9      	ldrb	r1, [r3, #11]
 8006406:	0209      	lsls	r1, r1, #8
 8006408:	430a      	orrs	r2, r1
 800640a:	7b19      	ldrb	r1, [r3, #12]
 800640c:	0409      	lsls	r1, r1, #16
 800640e:	430a      	orrs	r2, r1
 8006410:	7b5b      	ldrb	r3, [r3, #13]
 8006412:	061b      	lsls	r3, r3, #24
 8006414:	4313      	orrs	r3, r2
 8006416:	1c5a      	adds	r2, r3, #1
 8006418:	4b31      	ldr	r3, [pc, #196]	@ (80064e0 <SysTick_Handler+0x1f8>)
 800641a:	330a      	adds	r3, #10
 800641c:	21ff      	movs	r1, #255	@ 0xff
 800641e:	4011      	ands	r1, r2
 8006420:	000c      	movs	r4, r1
 8006422:	7819      	ldrb	r1, [r3, #0]
 8006424:	2000      	movs	r0, #0
 8006426:	4001      	ands	r1, r0
 8006428:	1c08      	adds	r0, r1, #0
 800642a:	1c21      	adds	r1, r4, #0
 800642c:	4301      	orrs	r1, r0
 800642e:	7019      	strb	r1, [r3, #0]
 8006430:	0a11      	lsrs	r1, r2, #8
 8006432:	20ff      	movs	r0, #255	@ 0xff
 8006434:	4001      	ands	r1, r0
 8006436:	000c      	movs	r4, r1
 8006438:	7859      	ldrb	r1, [r3, #1]
 800643a:	2000      	movs	r0, #0
 800643c:	4001      	ands	r1, r0
 800643e:	1c08      	adds	r0, r1, #0
 8006440:	1c21      	adds	r1, r4, #0
 8006442:	4301      	orrs	r1, r0
 8006444:	7059      	strb	r1, [r3, #1]
 8006446:	0c11      	lsrs	r1, r2, #16
 8006448:	20ff      	movs	r0, #255	@ 0xff
 800644a:	4001      	ands	r1, r0
 800644c:	000c      	movs	r4, r1
 800644e:	7899      	ldrb	r1, [r3, #2]
 8006450:	2000      	movs	r0, #0
 8006452:	4001      	ands	r1, r0
 8006454:	1c08      	adds	r0, r1, #0
 8006456:	1c21      	adds	r1, r4, #0
 8006458:	4301      	orrs	r1, r0
 800645a:	7099      	strb	r1, [r3, #2]
 800645c:	0e10      	lsrs	r0, r2, #24
 800645e:	78da      	ldrb	r2, [r3, #3]
 8006460:	2100      	movs	r1, #0
 8006462:	400a      	ands	r2, r1
 8006464:	1c11      	adds	r1, r2, #0
 8006466:	1c02      	adds	r2, r0, #0
 8006468:	430a      	orrs	r2, r1
 800646a:	70da      	strb	r2, [r3, #3]
	TIMERData.ulPresentTxRate++;
 800646c:	4b1c      	ldr	r3, [pc, #112]	@ (80064e0 <SysTick_Handler+0x1f8>)
 800646e:	7c9a      	ldrb	r2, [r3, #18]
 8006470:	7cd9      	ldrb	r1, [r3, #19]
 8006472:	0209      	lsls	r1, r1, #8
 8006474:	430a      	orrs	r2, r1
 8006476:	7d19      	ldrb	r1, [r3, #20]
 8006478:	0409      	lsls	r1, r1, #16
 800647a:	430a      	orrs	r2, r1
 800647c:	7d5b      	ldrb	r3, [r3, #21]
 800647e:	061b      	lsls	r3, r3, #24
 8006480:	4313      	orrs	r3, r2
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	4b16      	ldr	r3, [pc, #88]	@ (80064e0 <SysTick_Handler+0x1f8>)
 8006486:	3312      	adds	r3, #18
 8006488:	21ff      	movs	r1, #255	@ 0xff
 800648a:	4011      	ands	r1, r2
 800648c:	000c      	movs	r4, r1
 800648e:	7819      	ldrb	r1, [r3, #0]
 8006490:	2000      	movs	r0, #0
 8006492:	4001      	ands	r1, r0
 8006494:	1c08      	adds	r0, r1, #0
 8006496:	1c21      	adds	r1, r4, #0
 8006498:	4301      	orrs	r1, r0
 800649a:	7019      	strb	r1, [r3, #0]
 800649c:	0a11      	lsrs	r1, r2, #8
 800649e:	20ff      	movs	r0, #255	@ 0xff
 80064a0:	4001      	ands	r1, r0
 80064a2:	000c      	movs	r4, r1
 80064a4:	7859      	ldrb	r1, [r3, #1]
 80064a6:	2000      	movs	r0, #0
 80064a8:	4001      	ands	r1, r0
 80064aa:	1c08      	adds	r0, r1, #0
 80064ac:	1c21      	adds	r1, r4, #0
 80064ae:	4301      	orrs	r1, r0
 80064b0:	7059      	strb	r1, [r3, #1]
 80064b2:	0c11      	lsrs	r1, r2, #16
 80064b4:	20ff      	movs	r0, #255	@ 0xff
 80064b6:	4001      	ands	r1, r0
 80064b8:	000c      	movs	r4, r1
 80064ba:	7899      	ldrb	r1, [r3, #2]
 80064bc:	2000      	movs	r0, #0
 80064be:	4001      	ands	r1, r0
 80064c0:	1c08      	adds	r0, r1, #0
 80064c2:	1c21      	adds	r1, r4, #0
 80064c4:	4301      	orrs	r1, r0
 80064c6:	7099      	strb	r1, [r3, #2]
 80064c8:	0e10      	lsrs	r0, r2, #24
 80064ca:	78da      	ldrb	r2, [r3, #3]
 80064cc:	2100      	movs	r1, #0
 80064ce:	400a      	ands	r2, r1
 80064d0:	1c11      	adds	r1, r2, #0
 80064d2:	1c02      	adds	r2, r0, #0
 80064d4:	430a      	orrs	r2, r1
 80064d6:	70da      	strb	r2, [r3, #3]
  /* USER CODE END SysTick_IRQn 1 */
}
 80064d8:	46c0      	nop			@ (mov r8, r8)
 80064da:	46bd      	mov	sp, r7
 80064dc:	bdb0      	pop	{r4, r5, r7, pc}
 80064de:	46c0      	nop			@ (mov r8, r8)
 80064e0:	200008f4 	.word	0x200008f4

080064e4 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GSM_RI_IN_Pin);
 80064e8:	2004      	movs	r0, #4
 80064ea:	f002 fab1 	bl	8008a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80064ee:	46c0      	nop			@ (mov r8, r8)
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IGN_IN_Pin);
 80064f8:	2010      	movs	r0, #16
 80064fa:	f002 faa9 	bl	8008a50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80064fe:	46c0      	nop			@ (mov r8, r8)
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006508:	4b03      	ldr	r3, [pc, #12]	@ (8006518 <DMA1_Channel1_IRQHandler+0x14>)
 800650a:	0018      	movs	r0, r3
 800650c:	f001 f904 	bl	8007718 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006510:	46c0      	nop			@ (mov r8, r8)
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	46c0      	nop			@ (mov r8, r8)
 8006518:	200003ec 	.word	0x200003ec

0800651c <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8006520:	4b05      	ldr	r3, [pc, #20]	@ (8006538 <TIM16_FDCAN_IT0_IRQHandler+0x1c>)
 8006522:	0018      	movs	r0, r3
 8006524:	f004 fa06 	bl	800a934 <HAL_TIM_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8006528:	4b04      	ldr	r3, [pc, #16]	@ (800653c <TIM16_FDCAN_IT0_IRQHandler+0x20>)
 800652a:	0018      	movs	r0, r3
 800652c:	f001 fe00 	bl	8008130 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 8006530:	46c0      	nop			@ (mov r8, r8)
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	46c0      	nop			@ (mov r8, r8)
 8006538:	20000cbc 	.word	0x20000cbc
 800653c:	200009a4 	.word	0x200009a4

08006540 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8006544:	4b03      	ldr	r3, [pc, #12]	@ (8006554 <TIM17_FDCAN_IT1_IRQHandler+0x14>)
 8006546:	0018      	movs	r0, r3
 8006548:	f001 fdf2 	bl	8008130 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 800654c:	46c0      	nop			@ (mov r8, r8)
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	46c0      	nop			@ (mov r8, r8)
 8006554:	200009a4 	.word	0x200009a4

08006558 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 800655c:	4b09      	ldr	r3, [pc, #36]	@ (8006584 <I2C1_IRQHandler+0x2c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	699a      	ldr	r2, [r3, #24]
 8006562:	23e0      	movs	r3, #224	@ 0xe0
 8006564:	00db      	lsls	r3, r3, #3
 8006566:	4013      	ands	r3, r2
 8006568:	d004      	beq.n	8006574 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800656a:	4b06      	ldr	r3, [pc, #24]	@ (8006584 <I2C1_IRQHandler+0x2c>)
 800656c:	0018      	movs	r0, r3
 800656e:	f002 fab3 	bl	8008ad8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8006572:	e003      	b.n	800657c <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8006574:	4b03      	ldr	r3, [pc, #12]	@ (8006584 <I2C1_IRQHandler+0x2c>)
 8006576:	0018      	movs	r0, r3
 8006578:	f002 fa94 	bl	8008aa4 <HAL_I2C_EV_IRQHandler>
}
 800657c:	46c0      	nop			@ (mov r8, r8)
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	46c0      	nop			@ (mov r8, r8)
 8006584:	20000c68 	.word	0x20000c68

08006588 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800658c:	4b03      	ldr	r3, [pc, #12]	@ (800659c <USART1_IRQHandler+0x14>)
 800658e:	0018      	movs	r0, r3
 8006590:	f004 fc9c 	bl	800aecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8006594:	46c0      	nop			@ (mov r8, r8)
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	46c0      	nop			@ (mov r8, r8)
 800659c:	20000b40 	.word	0x20000b40

080065a0 <USART3_4_5_6_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4, USART5, USART6, LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void USART3_4_5_6_LPUART1_IRQHandler(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80065a4:	4b03      	ldr	r3, [pc, #12]	@ (80065b4 <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 80065a6:	0018      	movs	r0, r3
 80065a8:	f004 fc90 	bl	800aecc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_5_6_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_5_6_LPUART1_IRQn 1 */
}
 80065ac:	46c0      	nop			@ (mov r8, r8)
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	46c0      	nop			@ (mov r8, r8)
 80065b4:	20000bd4 	.word	0x20000bd4

080065b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	af00      	add	r7, sp, #0
  return 1;
 80065bc:	2301      	movs	r3, #1
}
 80065be:	0018      	movs	r0, r3
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <_kill>:

int _kill(int pid, int sig)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b082      	sub	sp, #8
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80065ce:	f007 fbab 	bl	800dd28 <__errno>
 80065d2:	0003      	movs	r3, r0
 80065d4:	2216      	movs	r2, #22
 80065d6:	601a      	str	r2, [r3, #0]
  return -1;
 80065d8:	2301      	movs	r3, #1
 80065da:	425b      	negs	r3, r3
}
 80065dc:	0018      	movs	r0, r3
 80065de:	46bd      	mov	sp, r7
 80065e0:	b002      	add	sp, #8
 80065e2:	bd80      	pop	{r7, pc}

080065e4 <_exit>:

void _exit (int status)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80065ec:	2301      	movs	r3, #1
 80065ee:	425a      	negs	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	0011      	movs	r1, r2
 80065f4:	0018      	movs	r0, r3
 80065f6:	f7ff ffe5 	bl	80065c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	e7fd      	b.n	80065fa <_exit+0x16>

080065fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80065fe:	b580      	push	{r7, lr}
 8006600:	b086      	sub	sp, #24
 8006602:	af00      	add	r7, sp, #0
 8006604:	60f8      	str	r0, [r7, #12]
 8006606:	60b9      	str	r1, [r7, #8]
 8006608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800660a:	2300      	movs	r3, #0
 800660c:	617b      	str	r3, [r7, #20]
 800660e:	e00a      	b.n	8006626 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8006610:	e000      	b.n	8006614 <_read+0x16>
 8006612:	bf00      	nop
 8006614:	0001      	movs	r1, r0
 8006616:	68bb      	ldr	r3, [r7, #8]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	60ba      	str	r2, [r7, #8]
 800661c:	b2ca      	uxtb	r2, r1
 800661e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	3301      	adds	r3, #1
 8006624:	617b      	str	r3, [r7, #20]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	429a      	cmp	r2, r3
 800662c:	dbf0      	blt.n	8006610 <_read+0x12>
  }

  return len;
 800662e:	687b      	ldr	r3, [r7, #4]
}
 8006630:	0018      	movs	r0, r3
 8006632:	46bd      	mov	sp, r7
 8006634:	b006      	add	sp, #24
 8006636:	bd80      	pop	{r7, pc}

08006638 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006644:	2300      	movs	r3, #0
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	e009      	b.n	800665e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	1c5a      	adds	r2, r3, #1
 800664e:	60ba      	str	r2, [r7, #8]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	0018      	movs	r0, r3
 8006654:	e000      	b.n	8006658 <_write+0x20>
 8006656:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3301      	adds	r3, #1
 800665c:	617b      	str	r3, [r7, #20]
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	429a      	cmp	r2, r3
 8006664:	dbf1      	blt.n	800664a <_write+0x12>
  }
  return len;
 8006666:	687b      	ldr	r3, [r7, #4]
}
 8006668:	0018      	movs	r0, r3
 800666a:	46bd      	mov	sp, r7
 800666c:	b006      	add	sp, #24
 800666e:	bd80      	pop	{r7, pc}

08006670 <_close>:

int _close(int file)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006678:	2301      	movs	r3, #1
 800667a:	425b      	negs	r3, r3
}
 800667c:	0018      	movs	r0, r3
 800667e:	46bd      	mov	sp, r7
 8006680:	b002      	add	sp, #8
 8006682:	bd80      	pop	{r7, pc}

08006684 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	2280      	movs	r2, #128	@ 0x80
 8006692:	0192      	lsls	r2, r2, #6
 8006694:	605a      	str	r2, [r3, #4]
  return 0;
 8006696:	2300      	movs	r3, #0
}
 8006698:	0018      	movs	r0, r3
 800669a:	46bd      	mov	sp, r7
 800669c:	b002      	add	sp, #8
 800669e:	bd80      	pop	{r7, pc}

080066a0 <_isatty>:

int _isatty(int file)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80066a8:	2301      	movs	r3, #1
}
 80066aa:	0018      	movs	r0, r3
 80066ac:	46bd      	mov	sp, r7
 80066ae:	b002      	add	sp, #8
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b084      	sub	sp, #16
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	60f8      	str	r0, [r7, #12]
 80066ba:	60b9      	str	r1, [r7, #8]
 80066bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	0018      	movs	r0, r3
 80066c2:	46bd      	mov	sp, r7
 80066c4:	b004      	add	sp, #16
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b086      	sub	sp, #24
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80066d0:	4a14      	ldr	r2, [pc, #80]	@ (8006724 <_sbrk+0x5c>)
 80066d2:	4b15      	ldr	r3, [pc, #84]	@ (8006728 <_sbrk+0x60>)
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80066dc:	4b13      	ldr	r3, [pc, #76]	@ (800672c <_sbrk+0x64>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d102      	bne.n	80066ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80066e4:	4b11      	ldr	r3, [pc, #68]	@ (800672c <_sbrk+0x64>)
 80066e6:	4a12      	ldr	r2, [pc, #72]	@ (8006730 <_sbrk+0x68>)
 80066e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80066ea:	4b10      	ldr	r3, [pc, #64]	@ (800672c <_sbrk+0x64>)
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	18d3      	adds	r3, r2, r3
 80066f2:	693a      	ldr	r2, [r7, #16]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d207      	bcs.n	8006708 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80066f8:	f007 fb16 	bl	800dd28 <__errno>
 80066fc:	0003      	movs	r3, r0
 80066fe:	220c      	movs	r2, #12
 8006700:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006702:	2301      	movs	r3, #1
 8006704:	425b      	negs	r3, r3
 8006706:	e009      	b.n	800671c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006708:	4b08      	ldr	r3, [pc, #32]	@ (800672c <_sbrk+0x64>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800670e:	4b07      	ldr	r3, [pc, #28]	@ (800672c <_sbrk+0x64>)
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	18d2      	adds	r2, r2, r3
 8006716:	4b05      	ldr	r3, [pc, #20]	@ (800672c <_sbrk+0x64>)
 8006718:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800671a:	68fb      	ldr	r3, [r7, #12]
}
 800671c:	0018      	movs	r0, r3
 800671e:	46bd      	mov	sp, r7
 8006720:	b006      	add	sp, #24
 8006722:	bd80      	pop	{r7, pc}
 8006724:	20024000 	.word	0x20024000
 8006728:	00000400 	.word	0x00000400
 800672c:	20000eb0 	.word	0x20000eb0
 8006730:	20001008 	.word	0x20001008

08006734 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006734:	b580      	push	{r7, lr}
 8006736:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006738:	46c0      	nop			@ (mov r8, r8)
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
	...

08006740 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006740:	480d      	ldr	r0, [pc, #52]	@ (8006778 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006742:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8006744:	f7ff fff6 	bl	8006734 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006748:	480c      	ldr	r0, [pc, #48]	@ (800677c <LoopForever+0x6>)
  ldr r1, =_edata
 800674a:	490d      	ldr	r1, [pc, #52]	@ (8006780 <LoopForever+0xa>)
  ldr r2, =_sidata
 800674c:	4a0d      	ldr	r2, [pc, #52]	@ (8006784 <LoopForever+0xe>)
  movs r3, #0
 800674e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006750:	e002      	b.n	8006758 <LoopCopyDataInit>

08006752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006756:	3304      	adds	r3, #4

08006758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800675a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800675c:	d3f9      	bcc.n	8006752 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800675e:	4a0a      	ldr	r2, [pc, #40]	@ (8006788 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006760:	4c0a      	ldr	r4, [pc, #40]	@ (800678c <LoopForever+0x16>)
  movs r3, #0
 8006762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006764:	e001      	b.n	800676a <LoopFillZerobss>

08006766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006768:	3204      	adds	r2, #4

0800676a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800676a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800676c:	d3fb      	bcc.n	8006766 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800676e:	f007 fae1 	bl	800dd34 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8006772:	f7fb ff57 	bl	8002624 <main>

08006776 <LoopForever>:

LoopForever:
  b LoopForever
 8006776:	e7fe      	b.n	8006776 <LoopForever>
  ldr   r0, =_estack
 8006778:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800677c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006780:	2000036c 	.word	0x2000036c
  ldr r2, =_sidata
 8006784:	08010ad8 	.word	0x08010ad8
  ldr r2, =_sbss
 8006788:	2000036c 	.word	0x2000036c
  ldr r4, =_ebss
 800678c:	20001004 	.word	0x20001004

08006790 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006790:	e7fe      	b.n	8006790 <ADC1_COMP_IRQHandler>
	...

08006794 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b082      	sub	sp, #8
 8006798:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800679a:	1dfb      	adds	r3, r7, #7
 800679c:	2200      	movs	r2, #0
 800679e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80067a0:	4b0b      	ldr	r3, [pc, #44]	@ (80067d0 <HAL_Init+0x3c>)
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	4b0a      	ldr	r3, [pc, #40]	@ (80067d0 <HAL_Init+0x3c>)
 80067a6:	2180      	movs	r1, #128	@ 0x80
 80067a8:	0049      	lsls	r1, r1, #1
 80067aa:	430a      	orrs	r2, r1
 80067ac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80067ae:	2003      	movs	r0, #3
 80067b0:	f000 f810 	bl	80067d4 <HAL_InitTick>
 80067b4:	1e03      	subs	r3, r0, #0
 80067b6:	d003      	beq.n	80067c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80067b8:	1dfb      	adds	r3, r7, #7
 80067ba:	2201      	movs	r2, #1
 80067bc:	701a      	strb	r2, [r3, #0]
 80067be:	e001      	b.n	80067c4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80067c0:	f7ff fb42 	bl	8005e48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80067c4:	1dfb      	adds	r3, r7, #7
 80067c6:	781b      	ldrb	r3, [r3, #0]
}
 80067c8:	0018      	movs	r0, r3
 80067ca:	46bd      	mov	sp, r7
 80067cc:	b002      	add	sp, #8
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	40022000 	.word	0x40022000

080067d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80067d4:	b590      	push	{r4, r7, lr}
 80067d6:	b085      	sub	sp, #20
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80067dc:	230f      	movs	r3, #15
 80067de:	18fb      	adds	r3, r7, r3
 80067e0:	2200      	movs	r2, #0
 80067e2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80067e4:	4b1d      	ldr	r3, [pc, #116]	@ (800685c <HAL_InitTick+0x88>)
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d02b      	beq.n	8006844 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80067ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006860 <HAL_InitTick+0x8c>)
 80067ee:	681c      	ldr	r4, [r3, #0]
 80067f0:	4b1a      	ldr	r3, [pc, #104]	@ (800685c <HAL_InitTick+0x88>)
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	0019      	movs	r1, r3
 80067f6:	23fa      	movs	r3, #250	@ 0xfa
 80067f8:	0098      	lsls	r0, r3, #2
 80067fa:	f7f9 fc9f 	bl	800013c <__udivsi3>
 80067fe:	0003      	movs	r3, r0
 8006800:	0019      	movs	r1, r3
 8006802:	0020      	movs	r0, r4
 8006804:	f7f9 fc9a 	bl	800013c <__udivsi3>
 8006808:	0003      	movs	r3, r0
 800680a:	0018      	movs	r0, r3
 800680c:	f000 fe03 	bl	8007416 <HAL_SYSTICK_Config>
 8006810:	1e03      	subs	r3, r0, #0
 8006812:	d112      	bne.n	800683a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b03      	cmp	r3, #3
 8006818:	d80a      	bhi.n	8006830 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	2301      	movs	r3, #1
 800681e:	425b      	negs	r3, r3
 8006820:	2200      	movs	r2, #0
 8006822:	0018      	movs	r0, r3
 8006824:	f000 fdc2 	bl	80073ac <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006828:	4b0e      	ldr	r3, [pc, #56]	@ (8006864 <HAL_InitTick+0x90>)
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	601a      	str	r2, [r3, #0]
 800682e:	e00d      	b.n	800684c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8006830:	230f      	movs	r3, #15
 8006832:	18fb      	adds	r3, r7, r3
 8006834:	2201      	movs	r2, #1
 8006836:	701a      	strb	r2, [r3, #0]
 8006838:	e008      	b.n	800684c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800683a:	230f      	movs	r3, #15
 800683c:	18fb      	adds	r3, r7, r3
 800683e:	2201      	movs	r2, #1
 8006840:	701a      	strb	r2, [r3, #0]
 8006842:	e003      	b.n	800684c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006844:	230f      	movs	r3, #15
 8006846:	18fb      	adds	r3, r7, r3
 8006848:	2201      	movs	r2, #1
 800684a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800684c:	230f      	movs	r3, #15
 800684e:	18fb      	adds	r3, r7, r3
 8006850:	781b      	ldrb	r3, [r3, #0]
}
 8006852:	0018      	movs	r0, r3
 8006854:	46bd      	mov	sp, r7
 8006856:	b005      	add	sp, #20
 8006858:	bd90      	pop	{r4, r7, pc}
 800685a:	46c0      	nop			@ (mov r8, r8)
 800685c:	200001a0 	.word	0x200001a0
 8006860:	20000198 	.word	0x20000198
 8006864:	2000019c 	.word	0x2000019c

08006868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800686c:	4b05      	ldr	r3, [pc, #20]	@ (8006884 <HAL_IncTick+0x1c>)
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	001a      	movs	r2, r3
 8006872:	4b05      	ldr	r3, [pc, #20]	@ (8006888 <HAL_IncTick+0x20>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	18d2      	adds	r2, r2, r3
 8006878:	4b03      	ldr	r3, [pc, #12]	@ (8006888 <HAL_IncTick+0x20>)
 800687a:	601a      	str	r2, [r3, #0]
}
 800687c:	46c0      	nop			@ (mov r8, r8)
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	200001a0 	.word	0x200001a0
 8006888:	20000eb4 	.word	0x20000eb4

0800688c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	af00      	add	r7, sp, #0
  return uwTick;
 8006890:	4b02      	ldr	r3, [pc, #8]	@ (800689c <HAL_GetTick+0x10>)
 8006892:	681b      	ldr	r3, [r3, #0]
}
 8006894:	0018      	movs	r0, r3
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	46c0      	nop			@ (mov r8, r8)
 800689c:	20000eb4 	.word	0x20000eb4

080068a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80068a8:	f7ff fff0 	bl	800688c <HAL_GetTick>
 80068ac:	0003      	movs	r3, r0
 80068ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3301      	adds	r3, #1
 80068b8:	d005      	beq.n	80068c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80068ba:	4b0a      	ldr	r3, [pc, #40]	@ (80068e4 <HAL_Delay+0x44>)
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	001a      	movs	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	189b      	adds	r3, r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80068c6:	46c0      	nop			@ (mov r8, r8)
 80068c8:	f7ff ffe0 	bl	800688c <HAL_GetTick>
 80068cc:	0002      	movs	r2, r0
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	68fa      	ldr	r2, [r7, #12]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d8f7      	bhi.n	80068c8 <HAL_Delay+0x28>
  {
  }
}
 80068d8:	46c0      	nop			@ (mov r8, r8)
 80068da:	46c0      	nop			@ (mov r8, r8)
 80068dc:	46bd      	mov	sp, r7
 80068de:	b004      	add	sp, #16
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	46c0      	nop			@ (mov r8, r8)
 80068e4:	200001a0 	.word	0x200001a0

080068e8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80068f0:	4b06      	ldr	r3, [pc, #24]	@ (800690c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a06      	ldr	r2, [pc, #24]	@ (8006910 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80068f6:	4013      	ands	r3, r2
 80068f8:	0019      	movs	r1, r3
 80068fa:	4b04      	ldr	r3, [pc, #16]	@ (800690c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	430a      	orrs	r2, r1
 8006900:	601a      	str	r2, [r3, #0]
}
 8006902:	46c0      	nop			@ (mov r8, r8)
 8006904:	46bd      	mov	sp, r7
 8006906:	b002      	add	sp, #8
 8006908:	bd80      	pop	{r7, pc}
 800690a:	46c0      	nop			@ (mov r8, r8)
 800690c:	40010000 	.word	0x40010000
 8006910:	fffff9ff 	.word	0xfffff9ff

08006914 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b082      	sub	sp, #8
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a05      	ldr	r2, [pc, #20]	@ (8006938 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8006924:	401a      	ands	r2, r3
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	431a      	orrs	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	46c0      	nop			@ (mov r8, r8)
 8006930:	46bd      	mov	sp, r7
 8006932:	b002      	add	sp, #8
 8006934:	bd80      	pop	{r7, pc}
 8006936:	46c0      	nop			@ (mov r8, r8)
 8006938:	fe3fffff 	.word	0xfe3fffff

0800693c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	23e0      	movs	r3, #224	@ 0xe0
 800694a:	045b      	lsls	r3, r3, #17
 800694c:	4013      	ands	r3, r2
}
 800694e:	0018      	movs	r0, r3
 8006950:	46bd      	mov	sp, r7
 8006952:	b002      	add	sp, #8
 8006954:	bd80      	pop	{r7, pc}

08006956 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	2104      	movs	r1, #4
 800696a:	400a      	ands	r2, r1
 800696c:	2107      	movs	r1, #7
 800696e:	4091      	lsls	r1, r2
 8006970:	000a      	movs	r2, r1
 8006972:	43d2      	mvns	r2, r2
 8006974:	401a      	ands	r2, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2104      	movs	r1, #4
 800697a:	400b      	ands	r3, r1
 800697c:	6879      	ldr	r1, [r7, #4]
 800697e:	4099      	lsls	r1, r3
 8006980:	000b      	movs	r3, r1
 8006982:	431a      	orrs	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8006988:	46c0      	nop			@ (mov r8, r8)
 800698a:	46bd      	mov	sp, r7
 800698c:	b004      	add	sp, #16
 800698e:	bd80      	pop	{r7, pc}

08006990 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b082      	sub	sp, #8
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	2104      	movs	r1, #4
 80069a2:	400a      	ands	r2, r1
 80069a4:	2107      	movs	r1, #7
 80069a6:	4091      	lsls	r1, r2
 80069a8:	000a      	movs	r2, r1
 80069aa:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80069ac:	683b      	ldr	r3, [r7, #0]
 80069ae:	2104      	movs	r1, #4
 80069b0:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80069b2:	40da      	lsrs	r2, r3
 80069b4:	0013      	movs	r3, r2
}
 80069b6:	0018      	movs	r0, r3
 80069b8:	46bd      	mov	sp, r7
 80069ba:	b002      	add	sp, #8
 80069bc:	bd80      	pop	{r7, pc}

080069be <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80069be:	b580      	push	{r7, lr}
 80069c0:	b084      	sub	sp, #16
 80069c2:	af00      	add	r7, sp, #0
 80069c4:	60f8      	str	r0, [r7, #12]
 80069c6:	60b9      	str	r1, [r7, #8]
 80069c8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ce:	68ba      	ldr	r2, [r7, #8]
 80069d0:	211f      	movs	r1, #31
 80069d2:	400a      	ands	r2, r1
 80069d4:	210f      	movs	r1, #15
 80069d6:	4091      	lsls	r1, r2
 80069d8:	000a      	movs	r2, r1
 80069da:	43d2      	mvns	r2, r2
 80069dc:	401a      	ands	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	0e9b      	lsrs	r3, r3, #26
 80069e2:	210f      	movs	r1, #15
 80069e4:	4019      	ands	r1, r3
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	201f      	movs	r0, #31
 80069ea:	4003      	ands	r3, r0
 80069ec:	4099      	lsls	r1, r3
 80069ee:	000b      	movs	r3, r1
 80069f0:	431a      	orrs	r2, r3
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80069f6:	46c0      	nop			@ (mov r8, r8)
 80069f8:	46bd      	mov	sp, r7
 80069fa:	b004      	add	sp, #16
 80069fc:	bd80      	pop	{r7, pc}

080069fe <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80069fe:	b580      	push	{r7, lr}
 8006a00:	b082      	sub	sp, #8
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
 8006a06:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	035b      	lsls	r3, r3, #13
 8006a10:	0b5b      	lsrs	r3, r3, #13
 8006a12:	431a      	orrs	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a18:	46c0      	nop			@ (mov r8, r8)
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	b002      	add	sp, #8
 8006a1e:	bd80      	pop	{r7, pc}

08006a20 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
 8006a28:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	0352      	lsls	r2, r2, #13
 8006a32:	0b52      	lsrs	r2, r2, #13
 8006a34:	43d2      	mvns	r2, r2
 8006a36:	401a      	ands	r2, r3
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006a3c:	46c0      	nop			@ (mov r8, r8)
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	b002      	add	sp, #8
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	0212      	lsls	r2, r2, #8
 8006a58:	43d2      	mvns	r2, r2
 8006a5a:	401a      	ands	r2, r3
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	021b      	lsls	r3, r3, #8
 8006a60:	6879      	ldr	r1, [r7, #4]
 8006a62:	400b      	ands	r3, r1
 8006a64:	4904      	ldr	r1, [pc, #16]	@ (8006a78 <LL_ADC_SetChannelSamplingTime+0x34>)
 8006a66:	400b      	ands	r3, r1
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8006a6e:	46c0      	nop			@ (mov r8, r8)
 8006a70:	46bd      	mov	sp, r7
 8006a72:	b004      	add	sp, #16
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	46c0      	nop			@ (mov r8, r8)
 8006a78:	07ffff00 	.word	0x07ffff00

08006a7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b082      	sub	sp, #8
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	4a05      	ldr	r2, [pc, #20]	@ (8006aa0 <LL_ADC_EnableInternalRegulator+0x24>)
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	2280      	movs	r2, #128	@ 0x80
 8006a8e:	0552      	lsls	r2, r2, #21
 8006a90:	431a      	orrs	r2, r3
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006a96:	46c0      	nop			@ (mov r8, r8)
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	b002      	add	sp, #8
 8006a9c:	bd80      	pop	{r7, pc}
 8006a9e:	46c0      	nop			@ (mov r8, r8)
 8006aa0:	6fffffe8 	.word	0x6fffffe8

08006aa4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	689a      	ldr	r2, [r3, #8]
 8006ab0:	2380      	movs	r3, #128	@ 0x80
 8006ab2:	055b      	lsls	r3, r3, #21
 8006ab4:	401a      	ands	r2, r3
 8006ab6:	2380      	movs	r3, #128	@ 0x80
 8006ab8:	055b      	lsls	r3, r3, #21
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d101      	bne.n	8006ac2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e000      	b.n	8006ac4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	0018      	movs	r0, r3
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	b002      	add	sp, #8
 8006aca:	bd80      	pop	{r7, pc}

08006acc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	2201      	movs	r2, #1
 8006ada:	4013      	ands	r3, r2
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d101      	bne.n	8006ae4 <LL_ADC_IsEnabled+0x18>
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e000      	b.n	8006ae6 <LL_ADC_IsEnabled+0x1a>
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	0018      	movs	r0, r3
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	b002      	add	sp, #8
 8006aec:	bd80      	pop	{r7, pc}

08006aee <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8006aee:	b580      	push	{r7, lr}
 8006af0:	b082      	sub	sp, #8
 8006af2:	af00      	add	r7, sp, #0
 8006af4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	2204      	movs	r2, #4
 8006afc:	4013      	ands	r3, r2
 8006afe:	2b04      	cmp	r3, #4
 8006b00:	d101      	bne.n	8006b06 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006b02:	2301      	movs	r3, #1
 8006b04:	e000      	b.n	8006b08 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	b002      	add	sp, #8
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b18:	231f      	movs	r3, #31
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8006b20:	2300      	movs	r3, #0
 8006b22:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8006b24:	2300      	movs	r3, #0
 8006b26:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d101      	bne.n	8006b36 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e17f      	b.n	8006e36 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10a      	bne.n	8006b54 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	0018      	movs	r0, r3
 8006b42:	f7ff f9a9 	bl	8005e98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2254      	movs	r2, #84	@ 0x54
 8006b50:	2100      	movs	r1, #0
 8006b52:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	0018      	movs	r0, r3
 8006b5a:	f7ff ffa3 	bl	8006aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8006b5e:	1e03      	subs	r3, r0, #0
 8006b60:	d115      	bne.n	8006b8e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	0018      	movs	r0, r3
 8006b68:	f7ff ff88 	bl	8006a7c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b6c:	4bb4      	ldr	r3, [pc, #720]	@ (8006e40 <HAL_ADC_Init+0x330>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	49b4      	ldr	r1, [pc, #720]	@ (8006e44 <HAL_ADC_Init+0x334>)
 8006b72:	0018      	movs	r0, r3
 8006b74:	f7f9 fae2 	bl	800013c <__udivsi3>
 8006b78:	0003      	movs	r3, r0
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	005b      	lsls	r3, r3, #1
 8006b7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006b80:	e002      	b.n	8006b88 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	3b01      	subs	r3, #1
 8006b86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d1f9      	bne.n	8006b82 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	0018      	movs	r0, r3
 8006b94:	f7ff ff86 	bl	8006aa4 <LL_ADC_IsInternalRegulatorEnabled>
 8006b98:	1e03      	subs	r3, r0, #0
 8006b9a:	d10f      	bne.n	8006bbc <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ba0:	2210      	movs	r2, #16
 8006ba2:	431a      	orrs	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bac:	2201      	movs	r2, #1
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006bb4:	231f      	movs	r3, #31
 8006bb6:	18fb      	adds	r3, r7, r3
 8006bb8:	2201      	movs	r2, #1
 8006bba:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	0018      	movs	r0, r3
 8006bc2:	f7ff ff94 	bl	8006aee <LL_ADC_REG_IsConversionOngoing>
 8006bc6:	0003      	movs	r3, r0
 8006bc8:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bce:	2210      	movs	r2, #16
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	d000      	beq.n	8006bd6 <HAL_ADC_Init+0xc6>
 8006bd4:	e122      	b.n	8006e1c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d000      	beq.n	8006bde <HAL_ADC_Init+0xce>
 8006bdc:	e11e      	b.n	8006e1c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006be2:	4a99      	ldr	r2, [pc, #612]	@ (8006e48 <HAL_ADC_Init+0x338>)
 8006be4:	4013      	ands	r3, r2
 8006be6:	2202      	movs	r2, #2
 8006be8:	431a      	orrs	r2, r3
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	0018      	movs	r0, r3
 8006bf4:	f7ff ff6a 	bl	8006acc <LL_ADC_IsEnabled>
 8006bf8:	1e03      	subs	r3, r0, #0
 8006bfa:	d000      	beq.n	8006bfe <HAL_ADC_Init+0xee>
 8006bfc:	e0ad      	b.n	8006d5a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	7e1b      	ldrb	r3, [r3, #24]
 8006c06:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006c08:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	7e5b      	ldrb	r3, [r3, #25]
 8006c0e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8006c10:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	7e9b      	ldrb	r3, [r3, #26]
 8006c16:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8006c18:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d002      	beq.n	8006c28 <HAL_ADC_Init+0x118>
 8006c22:	2380      	movs	r3, #128	@ 0x80
 8006c24:	015b      	lsls	r3, r3, #5
 8006c26:	e000      	b.n	8006c2a <HAL_ADC_Init+0x11a>
 8006c28:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8006c2a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8006c30:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	da04      	bge.n	8006c44 <HAL_ADC_Init+0x134>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	005b      	lsls	r3, r3, #1
 8006c40:	085b      	lsrs	r3, r3, #1
 8006c42:	e001      	b.n	8006c48 <HAL_ADC_Init+0x138>
 8006c44:	2380      	movs	r3, #128	@ 0x80
 8006c46:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8006c48:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	212c      	movs	r1, #44	@ 0x2c
 8006c4e:	5c5b      	ldrb	r3, [r3, r1]
 8006c50:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8006c52:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8006c54:	69ba      	ldr	r2, [r7, #24]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2220      	movs	r2, #32
 8006c5e:	5c9b      	ldrb	r3, [r3, r2]
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d115      	bne.n	8006c90 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	7e9b      	ldrb	r3, [r3, #26]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d105      	bne.n	8006c78 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	2280      	movs	r2, #128	@ 0x80
 8006c70:	0252      	lsls	r2, r2, #9
 8006c72:	4313      	orrs	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
 8006c76:	e00b      	b.n	8006c90 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c7c:	2220      	movs	r2, #32
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c88:	2201      	movs	r2, #1
 8006c8a:	431a      	orrs	r2, r3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c9c:	23e0      	movs	r3, #224	@ 0xe0
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	69ba      	ldr	r2, [r7, #24]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	4a65      	ldr	r2, [pc, #404]	@ (8006e4c <HAL_ADC_Init+0x33c>)
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	0019      	movs	r1, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	69ba      	ldr	r2, [r7, #24]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	0f9b      	lsrs	r3, r3, #30
 8006cca:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	697a      	ldr	r2, [r7, #20]
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	223c      	movs	r2, #60	@ 0x3c
 8006cdc:	5c9b      	ldrb	r3, [r3, r2]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d111      	bne.n	8006d06 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	0f9b      	lsrs	r3, r3, #30
 8006ce8:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8006cee:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8006cf4:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8006cfa:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	2201      	movs	r2, #1
 8006d02:	4313      	orrs	r3, r2
 8006d04:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	4a50      	ldr	r2, [pc, #320]	@ (8006e50 <HAL_ADC_Init+0x340>)
 8006d0e:	4013      	ands	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	697a      	ldr	r2, [r7, #20]
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	685a      	ldr	r2, [r3, #4]
 8006d20:	23c0      	movs	r3, #192	@ 0xc0
 8006d22:	061b      	lsls	r3, r3, #24
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d018      	beq.n	8006d5a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8006d2c:	2380      	movs	r3, #128	@ 0x80
 8006d2e:	05db      	lsls	r3, r3, #23
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d012      	beq.n	8006d5a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8006d38:	2380      	movs	r3, #128	@ 0x80
 8006d3a:	061b      	lsls	r3, r3, #24
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d00c      	beq.n	8006d5a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8006d40:	4b44      	ldr	r3, [pc, #272]	@ (8006e54 <HAL_ADC_Init+0x344>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a44      	ldr	r2, [pc, #272]	@ (8006e58 <HAL_ADC_Init+0x348>)
 8006d46:	4013      	ands	r3, r2
 8006d48:	0019      	movs	r1, r3
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685a      	ldr	r2, [r3, #4]
 8006d4e:	23f0      	movs	r3, #240	@ 0xf0
 8006d50:	039b      	lsls	r3, r3, #14
 8006d52:	401a      	ands	r2, r3
 8006d54:	4b3f      	ldr	r3, [pc, #252]	@ (8006e54 <HAL_ADC_Init+0x344>)
 8006d56:	430a      	orrs	r2, r1
 8006d58:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6818      	ldr	r0, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d62:	001a      	movs	r2, r3
 8006d64:	2100      	movs	r1, #0
 8006d66:	f7ff fdf6 	bl	8006956 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d72:	493a      	ldr	r1, [pc, #232]	@ (8006e5c <HAL_ADC_Init+0x34c>)
 8006d74:	001a      	movs	r2, r3
 8006d76:	f7ff fdee 	bl	8006956 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d109      	bne.n	8006d96 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	2110      	movs	r1, #16
 8006d8e:	4249      	negs	r1, r1
 8006d90:	430a      	orrs	r2, r1
 8006d92:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d94:	e018      	b.n	8006dc8 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	691a      	ldr	r2, [r3, #16]
 8006d9a:	2380      	movs	r3, #128	@ 0x80
 8006d9c:	039b      	lsls	r3, r3, #14
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d112      	bne.n	8006dc8 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	221c      	movs	r2, #28
 8006db2:	4013      	ands	r3, r2
 8006db4:	2210      	movs	r2, #16
 8006db6:	4252      	negs	r2, r2
 8006db8:	409a      	lsls	r2, r3
 8006dba:	0011      	movs	r1, r2
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2100      	movs	r1, #0
 8006dce:	0018      	movs	r0, r3
 8006dd0:	f7ff fdde 	bl	8006990 <LL_ADC_GetSamplingTimeCommonChannels>
 8006dd4:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d10b      	bne.n	8006df6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de8:	2203      	movs	r2, #3
 8006dea:	4393      	bics	r3, r2
 8006dec:	2201      	movs	r2, #1
 8006dee:	431a      	orrs	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006df4:	e01c      	b.n	8006e30 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dfa:	2212      	movs	r2, #18
 8006dfc:	4393      	bics	r3, r2
 8006dfe:	2210      	movs	r2, #16
 8006e00:	431a      	orrs	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	431a      	orrs	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8006e12:	231f      	movs	r3, #31
 8006e14:	18fb      	adds	r3, r7, r3
 8006e16:	2201      	movs	r2, #1
 8006e18:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006e1a:	e009      	b.n	8006e30 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e20:	2210      	movs	r2, #16
 8006e22:	431a      	orrs	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8006e28:	231f      	movs	r3, #31
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8006e30:	231f      	movs	r3, #31
 8006e32:	18fb      	adds	r3, r7, r3
 8006e34:	781b      	ldrb	r3, [r3, #0]
}
 8006e36:	0018      	movs	r0, r3
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	b008      	add	sp, #32
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	46c0      	nop			@ (mov r8, r8)
 8006e40:	20000198 	.word	0x20000198
 8006e44:	00030d40 	.word	0x00030d40
 8006e48:	fffffefd 	.word	0xfffffefd
 8006e4c:	ffde0201 	.word	0xffde0201
 8006e50:	1ffffc02 	.word	0x1ffffc02
 8006e54:	40012708 	.word	0x40012708
 8006e58:	ffc3ffff 	.word	0xffc3ffff
 8006e5c:	07ffff04 	.word	0x07ffff04

08006e60 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
 8006e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e6a:	2317      	movs	r3, #23
 8006e6c:	18fb      	adds	r3, r7, r3
 8006e6e:	2200      	movs	r2, #0
 8006e70:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006e72:	2300      	movs	r3, #0
 8006e74:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2254      	movs	r2, #84	@ 0x54
 8006e7a:	5c9b      	ldrb	r3, [r3, r2]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d101      	bne.n	8006e84 <HAL_ADC_ConfigChannel+0x24>
 8006e80:	2302      	movs	r3, #2
 8006e82:	e1c0      	b.n	8007206 <HAL_ADC_ConfigChannel+0x3a6>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2254      	movs	r2, #84	@ 0x54
 8006e88:	2101      	movs	r1, #1
 8006e8a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	0018      	movs	r0, r3
 8006e92:	f7ff fe2c 	bl	8006aee <LL_ADC_REG_IsConversionOngoing>
 8006e96:	1e03      	subs	r3, r0, #0
 8006e98:	d000      	beq.n	8006e9c <HAL_ADC_ConfigChannel+0x3c>
 8006e9a:	e1a3      	b.n	80071e4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d100      	bne.n	8006ea6 <HAL_ADC_ConfigChannel+0x46>
 8006ea4:	e143      	b.n	800712e <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691a      	ldr	r2, [r3, #16]
 8006eaa:	2380      	movs	r3, #128	@ 0x80
 8006eac:	061b      	lsls	r3, r3, #24
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d004      	beq.n	8006ebc <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006eb6:	4ac1      	ldr	r2, [pc, #772]	@ (80071bc <HAL_ADC_ConfigChannel+0x35c>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d108      	bne.n	8006ece <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	0019      	movs	r1, r3
 8006ec6:	0010      	movs	r0, r2
 8006ec8:	f7ff fd99 	bl	80069fe <LL_ADC_REG_SetSequencerChAdd>
 8006ecc:	e0c9      	b.n	8007062 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	211f      	movs	r1, #31
 8006ed8:	400b      	ands	r3, r1
 8006eda:	210f      	movs	r1, #15
 8006edc:	4099      	lsls	r1, r3
 8006ede:	000b      	movs	r3, r1
 8006ee0:	43db      	mvns	r3, r3
 8006ee2:	4013      	ands	r3, r2
 8006ee4:	0019      	movs	r1, r3
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	035b      	lsls	r3, r3, #13
 8006eec:	0b5b      	lsrs	r3, r3, #13
 8006eee:	d105      	bne.n	8006efc <HAL_ADC_ConfigChannel+0x9c>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	0e9b      	lsrs	r3, r3, #26
 8006ef6:	221f      	movs	r2, #31
 8006ef8:	4013      	ands	r3, r2
 8006efa:	e098      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	2201      	movs	r2, #1
 8006f02:	4013      	ands	r3, r2
 8006f04:	d000      	beq.n	8006f08 <HAL_ADC_ConfigChannel+0xa8>
 8006f06:	e091      	b.n	800702c <HAL_ADC_ConfigChannel+0x1cc>
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2202      	movs	r2, #2
 8006f0e:	4013      	ands	r3, r2
 8006f10:	d000      	beq.n	8006f14 <HAL_ADC_ConfigChannel+0xb4>
 8006f12:	e089      	b.n	8007028 <HAL_ADC_ConfigChannel+0x1c8>
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2204      	movs	r2, #4
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	d000      	beq.n	8006f20 <HAL_ADC_ConfigChannel+0xc0>
 8006f1e:	e081      	b.n	8007024 <HAL_ADC_ConfigChannel+0x1c4>
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2208      	movs	r2, #8
 8006f26:	4013      	ands	r3, r2
 8006f28:	d000      	beq.n	8006f2c <HAL_ADC_ConfigChannel+0xcc>
 8006f2a:	e079      	b.n	8007020 <HAL_ADC_ConfigChannel+0x1c0>
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	2210      	movs	r2, #16
 8006f32:	4013      	ands	r3, r2
 8006f34:	d000      	beq.n	8006f38 <HAL_ADC_ConfigChannel+0xd8>
 8006f36:	e071      	b.n	800701c <HAL_ADC_ConfigChannel+0x1bc>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	4013      	ands	r3, r2
 8006f40:	d000      	beq.n	8006f44 <HAL_ADC_ConfigChannel+0xe4>
 8006f42:	e069      	b.n	8007018 <HAL_ADC_ConfigChannel+0x1b8>
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2240      	movs	r2, #64	@ 0x40
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	d000      	beq.n	8006f50 <HAL_ADC_ConfigChannel+0xf0>
 8006f4e:	e061      	b.n	8007014 <HAL_ADC_ConfigChannel+0x1b4>
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2280      	movs	r2, #128	@ 0x80
 8006f56:	4013      	ands	r3, r2
 8006f58:	d000      	beq.n	8006f5c <HAL_ADC_ConfigChannel+0xfc>
 8006f5a:	e059      	b.n	8007010 <HAL_ADC_ConfigChannel+0x1b0>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	2380      	movs	r3, #128	@ 0x80
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	4013      	ands	r3, r2
 8006f66:	d151      	bne.n	800700c <HAL_ADC_ConfigChannel+0x1ac>
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	2380      	movs	r3, #128	@ 0x80
 8006f6e:	009b      	lsls	r3, r3, #2
 8006f70:	4013      	ands	r3, r2
 8006f72:	d149      	bne.n	8007008 <HAL_ADC_ConfigChannel+0x1a8>
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	2380      	movs	r3, #128	@ 0x80
 8006f7a:	00db      	lsls	r3, r3, #3
 8006f7c:	4013      	ands	r3, r2
 8006f7e:	d141      	bne.n	8007004 <HAL_ADC_ConfigChannel+0x1a4>
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	681a      	ldr	r2, [r3, #0]
 8006f84:	2380      	movs	r3, #128	@ 0x80
 8006f86:	011b      	lsls	r3, r3, #4
 8006f88:	4013      	ands	r3, r2
 8006f8a:	d139      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x1a0>
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	2380      	movs	r3, #128	@ 0x80
 8006f92:	015b      	lsls	r3, r3, #5
 8006f94:	4013      	ands	r3, r2
 8006f96:	d131      	bne.n	8006ffc <HAL_ADC_ConfigChannel+0x19c>
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	2380      	movs	r3, #128	@ 0x80
 8006f9e:	019b      	lsls	r3, r3, #6
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	d129      	bne.n	8006ff8 <HAL_ADC_ConfigChannel+0x198>
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	2380      	movs	r3, #128	@ 0x80
 8006faa:	01db      	lsls	r3, r3, #7
 8006fac:	4013      	ands	r3, r2
 8006fae:	d121      	bne.n	8006ff4 <HAL_ADC_ConfigChannel+0x194>
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	681a      	ldr	r2, [r3, #0]
 8006fb4:	2380      	movs	r3, #128	@ 0x80
 8006fb6:	021b      	lsls	r3, r3, #8
 8006fb8:	4013      	ands	r3, r2
 8006fba:	d119      	bne.n	8006ff0 <HAL_ADC_ConfigChannel+0x190>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	2380      	movs	r3, #128	@ 0x80
 8006fc2:	025b      	lsls	r3, r3, #9
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	d111      	bne.n	8006fec <HAL_ADC_ConfigChannel+0x18c>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	681a      	ldr	r2, [r3, #0]
 8006fcc:	2380      	movs	r3, #128	@ 0x80
 8006fce:	029b      	lsls	r3, r3, #10
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	d109      	bne.n	8006fe8 <HAL_ADC_ConfigChannel+0x188>
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	681a      	ldr	r2, [r3, #0]
 8006fd8:	2380      	movs	r3, #128	@ 0x80
 8006fda:	02db      	lsls	r3, r3, #11
 8006fdc:	4013      	ands	r3, r2
 8006fde:	d001      	beq.n	8006fe4 <HAL_ADC_ConfigChannel+0x184>
 8006fe0:	2312      	movs	r3, #18
 8006fe2:	e024      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	e022      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006fe8:	2311      	movs	r3, #17
 8006fea:	e020      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006fec:	2310      	movs	r3, #16
 8006fee:	e01e      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006ff0:	230f      	movs	r3, #15
 8006ff2:	e01c      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006ff4:	230e      	movs	r3, #14
 8006ff6:	e01a      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006ff8:	230d      	movs	r3, #13
 8006ffa:	e018      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8006ffc:	230c      	movs	r3, #12
 8006ffe:	e016      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007000:	230b      	movs	r3, #11
 8007002:	e014      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007004:	230a      	movs	r3, #10
 8007006:	e012      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007008:	2309      	movs	r3, #9
 800700a:	e010      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 800700c:	2308      	movs	r3, #8
 800700e:	e00e      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007010:	2307      	movs	r3, #7
 8007012:	e00c      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007014:	2306      	movs	r3, #6
 8007016:	e00a      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007018:	2305      	movs	r3, #5
 800701a:	e008      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 800701c:	2304      	movs	r3, #4
 800701e:	e006      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007020:	2303      	movs	r3, #3
 8007022:	e004      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007024:	2302      	movs	r3, #2
 8007026:	e002      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 8007028:	2301      	movs	r3, #1
 800702a:	e000      	b.n	800702e <HAL_ADC_ConfigChannel+0x1ce>
 800702c:	2300      	movs	r3, #0
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	6852      	ldr	r2, [r2, #4]
 8007032:	201f      	movs	r0, #31
 8007034:	4002      	ands	r2, r0
 8007036:	4093      	lsls	r3, r2
 8007038:	000a      	movs	r2, r1
 800703a:	431a      	orrs	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	089b      	lsrs	r3, r3, #2
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	69db      	ldr	r3, [r3, #28]
 800704c:	429a      	cmp	r2, r3
 800704e:	d808      	bhi.n	8007062 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6818      	ldr	r0, [r3, #0]
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	6859      	ldr	r1, [r3, #4]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	001a      	movs	r2, r3
 800705e:	f7ff fcae 	bl	80069be <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6818      	ldr	r0, [r3, #0]
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	6819      	ldr	r1, [r3, #0]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	001a      	movs	r2, r3
 8007070:	f7ff fce8 	bl	8006a44 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	db00      	blt.n	800707e <HAL_ADC_ConfigChannel+0x21e>
 800707c:	e0bc      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800707e:	4b50      	ldr	r3, [pc, #320]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 8007080:	0018      	movs	r0, r3
 8007082:	f7ff fc5b 	bl	800693c <LL_ADC_GetCommonPathInternalCh>
 8007086:	0003      	movs	r3, r0
 8007088:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a4d      	ldr	r2, [pc, #308]	@ (80071c4 <HAL_ADC_ConfigChannel+0x364>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d122      	bne.n	80070da <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	2380      	movs	r3, #128	@ 0x80
 8007098:	041b      	lsls	r3, r3, #16
 800709a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800709c:	d11d      	bne.n	80070da <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	2280      	movs	r2, #128	@ 0x80
 80070a2:	0412      	lsls	r2, r2, #16
 80070a4:	4313      	orrs	r3, r2
 80070a6:	4a46      	ldr	r2, [pc, #280]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 80070a8:	0019      	movs	r1, r3
 80070aa:	0010      	movs	r0, r2
 80070ac:	f7ff fc32 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80070b0:	4b45      	ldr	r3, [pc, #276]	@ (80071c8 <HAL_ADC_ConfigChannel+0x368>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4945      	ldr	r1, [pc, #276]	@ (80071cc <HAL_ADC_ConfigChannel+0x36c>)
 80070b6:	0018      	movs	r0, r3
 80070b8:	f7f9 f840 	bl	800013c <__udivsi3>
 80070bc:	0003      	movs	r3, r0
 80070be:	1c5a      	adds	r2, r3, #1
 80070c0:	0013      	movs	r3, r2
 80070c2:	005b      	lsls	r3, r3, #1
 80070c4:	189b      	adds	r3, r3, r2
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80070ca:	e002      	b.n	80070d2 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1f9      	bne.n	80070cc <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80070d8:	e08e      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a3c      	ldr	r2, [pc, #240]	@ (80071d0 <HAL_ADC_ConfigChannel+0x370>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d10e      	bne.n	8007102 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80070e4:	693a      	ldr	r2, [r7, #16]
 80070e6:	2380      	movs	r3, #128	@ 0x80
 80070e8:	045b      	lsls	r3, r3, #17
 80070ea:	4013      	ands	r3, r2
 80070ec:	d109      	bne.n	8007102 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	2280      	movs	r2, #128	@ 0x80
 80070f2:	0452      	lsls	r2, r2, #17
 80070f4:	4313      	orrs	r3, r2
 80070f6:	4a32      	ldr	r2, [pc, #200]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 80070f8:	0019      	movs	r1, r3
 80070fa:	0010      	movs	r0, r2
 80070fc:	f7ff fc0a 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
 8007100:	e07a      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a33      	ldr	r2, [pc, #204]	@ (80071d4 <HAL_ADC_ConfigChannel+0x374>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d000      	beq.n	800710e <HAL_ADC_ConfigChannel+0x2ae>
 800710c:	e074      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	2380      	movs	r3, #128	@ 0x80
 8007112:	03db      	lsls	r3, r3, #15
 8007114:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007116:	d000      	beq.n	800711a <HAL_ADC_ConfigChannel+0x2ba>
 8007118:	e06e      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2280      	movs	r2, #128	@ 0x80
 800711e:	03d2      	lsls	r2, r2, #15
 8007120:	4313      	orrs	r3, r2
 8007122:	4a27      	ldr	r2, [pc, #156]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 8007124:	0019      	movs	r1, r3
 8007126:	0010      	movs	r0, r2
 8007128:	f7ff fbf4 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
 800712c:	e064      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	691a      	ldr	r2, [r3, #16]
 8007132:	2380      	movs	r3, #128	@ 0x80
 8007134:	061b      	lsls	r3, r3, #24
 8007136:	429a      	cmp	r2, r3
 8007138:	d004      	beq.n	8007144 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800713e:	4a1f      	ldr	r2, [pc, #124]	@ (80071bc <HAL_ADC_ConfigChannel+0x35c>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d107      	bne.n	8007154 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	0019      	movs	r1, r3
 800714e:	0010      	movs	r0, r2
 8007150:	f7ff fc66 	bl	8006a20 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2b00      	cmp	r3, #0
 800715a:	da4d      	bge.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800715c:	4b18      	ldr	r3, [pc, #96]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fbec 	bl	800693c <LL_ADC_GetCommonPathInternalCh>
 8007164:	0003      	movs	r3, r0
 8007166:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a15      	ldr	r2, [pc, #84]	@ (80071c4 <HAL_ADC_ConfigChannel+0x364>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d108      	bne.n	8007184 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	4a18      	ldr	r2, [pc, #96]	@ (80071d8 <HAL_ADC_ConfigChannel+0x378>)
 8007176:	4013      	ands	r3, r2
 8007178:	4a11      	ldr	r2, [pc, #68]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 800717a:	0019      	movs	r1, r3
 800717c:	0010      	movs	r0, r2
 800717e:	f7ff fbc9 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
 8007182:	e039      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a11      	ldr	r2, [pc, #68]	@ (80071d0 <HAL_ADC_ConfigChannel+0x370>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d108      	bne.n	80071a0 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800718e:	693b      	ldr	r3, [r7, #16]
 8007190:	4a12      	ldr	r2, [pc, #72]	@ (80071dc <HAL_ADC_ConfigChannel+0x37c>)
 8007192:	4013      	ands	r3, r2
 8007194:	4a0a      	ldr	r2, [pc, #40]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 8007196:	0019      	movs	r1, r3
 8007198:	0010      	movs	r0, r2
 800719a:	f7ff fbbb 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
 800719e:	e02b      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a0b      	ldr	r2, [pc, #44]	@ (80071d4 <HAL_ADC_ConfigChannel+0x374>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d126      	bne.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	4a0c      	ldr	r2, [pc, #48]	@ (80071e0 <HAL_ADC_ConfigChannel+0x380>)
 80071ae:	4013      	ands	r3, r2
 80071b0:	4a03      	ldr	r2, [pc, #12]	@ (80071c0 <HAL_ADC_ConfigChannel+0x360>)
 80071b2:	0019      	movs	r1, r3
 80071b4:	0010      	movs	r0, r2
 80071b6:	f7ff fbad 	bl	8006914 <LL_ADC_SetCommonPathInternalCh>
 80071ba:	e01d      	b.n	80071f8 <HAL_ADC_ConfigChannel+0x398>
 80071bc:	80000004 	.word	0x80000004
 80071c0:	40012708 	.word	0x40012708
 80071c4:	b0001000 	.word	0xb0001000
 80071c8:	20000198 	.word	0x20000198
 80071cc:	00030d40 	.word	0x00030d40
 80071d0:	b8004000 	.word	0xb8004000
 80071d4:	b4002000 	.word	0xb4002000
 80071d8:	ff7fffff 	.word	0xff7fffff
 80071dc:	feffffff 	.word	0xfeffffff
 80071e0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e8:	2220      	movs	r2, #32
 80071ea:	431a      	orrs	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80071f0:	2317      	movs	r3, #23
 80071f2:	18fb      	adds	r3, r7, r3
 80071f4:	2201      	movs	r2, #1
 80071f6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2254      	movs	r2, #84	@ 0x54
 80071fc:	2100      	movs	r1, #0
 80071fe:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8007200:	2317      	movs	r3, #23
 8007202:	18fb      	adds	r3, r7, r3
 8007204:	781b      	ldrb	r3, [r3, #0]
}
 8007206:	0018      	movs	r0, r3
 8007208:	46bd      	mov	sp, r7
 800720a:	b006      	add	sp, #24
 800720c:	bd80      	pop	{r7, pc}
 800720e:	46c0      	nop			@ (mov r8, r8)

08007210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b082      	sub	sp, #8
 8007214:	af00      	add	r7, sp, #0
 8007216:	0002      	movs	r2, r0
 8007218:	1dfb      	adds	r3, r7, #7
 800721a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800721c:	1dfb      	adds	r3, r7, #7
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	2b7f      	cmp	r3, #127	@ 0x7f
 8007222:	d809      	bhi.n	8007238 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007224:	1dfb      	adds	r3, r7, #7
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	001a      	movs	r2, r3
 800722a:	231f      	movs	r3, #31
 800722c:	401a      	ands	r2, r3
 800722e:	4b04      	ldr	r3, [pc, #16]	@ (8007240 <__NVIC_EnableIRQ+0x30>)
 8007230:	2101      	movs	r1, #1
 8007232:	4091      	lsls	r1, r2
 8007234:	000a      	movs	r2, r1
 8007236:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8007238:	46c0      	nop			@ (mov r8, r8)
 800723a:	46bd      	mov	sp, r7
 800723c:	b002      	add	sp, #8
 800723e:	bd80      	pop	{r7, pc}
 8007240:	e000e100 	.word	0xe000e100

08007244 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b082      	sub	sp, #8
 8007248:	af00      	add	r7, sp, #0
 800724a:	0002      	movs	r2, r0
 800724c:	1dfb      	adds	r3, r7, #7
 800724e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007250:	1dfb      	adds	r3, r7, #7
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	2b7f      	cmp	r3, #127	@ 0x7f
 8007256:	d810      	bhi.n	800727a <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007258:	1dfb      	adds	r3, r7, #7
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	001a      	movs	r2, r3
 800725e:	231f      	movs	r3, #31
 8007260:	4013      	ands	r3, r2
 8007262:	4908      	ldr	r1, [pc, #32]	@ (8007284 <__NVIC_DisableIRQ+0x40>)
 8007264:	2201      	movs	r2, #1
 8007266:	409a      	lsls	r2, r3
 8007268:	0013      	movs	r3, r2
 800726a:	2280      	movs	r2, #128	@ 0x80
 800726c:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800726e:	f3bf 8f4f 	dsb	sy
}
 8007272:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8007274:	f3bf 8f6f 	isb	sy
}
 8007278:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 800727a:	46c0      	nop			@ (mov r8, r8)
 800727c:	46bd      	mov	sp, r7
 800727e:	b002      	add	sp, #8
 8007280:	bd80      	pop	{r7, pc}
 8007282:	46c0      	nop			@ (mov r8, r8)
 8007284:	e000e100 	.word	0xe000e100

08007288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007288:	b590      	push	{r4, r7, lr}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	0002      	movs	r2, r0
 8007290:	6039      	str	r1, [r7, #0]
 8007292:	1dfb      	adds	r3, r7, #7
 8007294:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007296:	1dfb      	adds	r3, r7, #7
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	2b7f      	cmp	r3, #127	@ 0x7f
 800729c:	d828      	bhi.n	80072f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800729e:	4a2f      	ldr	r2, [pc, #188]	@ (800735c <__NVIC_SetPriority+0xd4>)
 80072a0:	1dfb      	adds	r3, r7, #7
 80072a2:	781b      	ldrb	r3, [r3, #0]
 80072a4:	b25b      	sxtb	r3, r3
 80072a6:	089b      	lsrs	r3, r3, #2
 80072a8:	33c0      	adds	r3, #192	@ 0xc0
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	589b      	ldr	r3, [r3, r2]
 80072ae:	1dfa      	adds	r2, r7, #7
 80072b0:	7812      	ldrb	r2, [r2, #0]
 80072b2:	0011      	movs	r1, r2
 80072b4:	2203      	movs	r2, #3
 80072b6:	400a      	ands	r2, r1
 80072b8:	00d2      	lsls	r2, r2, #3
 80072ba:	21ff      	movs	r1, #255	@ 0xff
 80072bc:	4091      	lsls	r1, r2
 80072be:	000a      	movs	r2, r1
 80072c0:	43d2      	mvns	r2, r2
 80072c2:	401a      	ands	r2, r3
 80072c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	019b      	lsls	r3, r3, #6
 80072ca:	22ff      	movs	r2, #255	@ 0xff
 80072cc:	401a      	ands	r2, r3
 80072ce:	1dfb      	adds	r3, r7, #7
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	0018      	movs	r0, r3
 80072d4:	2303      	movs	r3, #3
 80072d6:	4003      	ands	r3, r0
 80072d8:	00db      	lsls	r3, r3, #3
 80072da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072dc:	481f      	ldr	r0, [pc, #124]	@ (800735c <__NVIC_SetPriority+0xd4>)
 80072de:	1dfb      	adds	r3, r7, #7
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	b25b      	sxtb	r3, r3
 80072e4:	089b      	lsrs	r3, r3, #2
 80072e6:	430a      	orrs	r2, r1
 80072e8:	33c0      	adds	r3, #192	@ 0xc0
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80072ee:	e031      	b.n	8007354 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007360 <__NVIC_SetPriority+0xd8>)
 80072f2:	1dfb      	adds	r3, r7, #7
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	0019      	movs	r1, r3
 80072f8:	230f      	movs	r3, #15
 80072fa:	400b      	ands	r3, r1
 80072fc:	3b08      	subs	r3, #8
 80072fe:	089b      	lsrs	r3, r3, #2
 8007300:	3306      	adds	r3, #6
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	18d3      	adds	r3, r2, r3
 8007306:	3304      	adds	r3, #4
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	1dfa      	adds	r2, r7, #7
 800730c:	7812      	ldrb	r2, [r2, #0]
 800730e:	0011      	movs	r1, r2
 8007310:	2203      	movs	r2, #3
 8007312:	400a      	ands	r2, r1
 8007314:	00d2      	lsls	r2, r2, #3
 8007316:	21ff      	movs	r1, #255	@ 0xff
 8007318:	4091      	lsls	r1, r2
 800731a:	000a      	movs	r2, r1
 800731c:	43d2      	mvns	r2, r2
 800731e:	401a      	ands	r2, r3
 8007320:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	019b      	lsls	r3, r3, #6
 8007326:	22ff      	movs	r2, #255	@ 0xff
 8007328:	401a      	ands	r2, r3
 800732a:	1dfb      	adds	r3, r7, #7
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	0018      	movs	r0, r3
 8007330:	2303      	movs	r3, #3
 8007332:	4003      	ands	r3, r0
 8007334:	00db      	lsls	r3, r3, #3
 8007336:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007338:	4809      	ldr	r0, [pc, #36]	@ (8007360 <__NVIC_SetPriority+0xd8>)
 800733a:	1dfb      	adds	r3, r7, #7
 800733c:	781b      	ldrb	r3, [r3, #0]
 800733e:	001c      	movs	r4, r3
 8007340:	230f      	movs	r3, #15
 8007342:	4023      	ands	r3, r4
 8007344:	3b08      	subs	r3, #8
 8007346:	089b      	lsrs	r3, r3, #2
 8007348:	430a      	orrs	r2, r1
 800734a:	3306      	adds	r3, #6
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	18c3      	adds	r3, r0, r3
 8007350:	3304      	adds	r3, #4
 8007352:	601a      	str	r2, [r3, #0]
}
 8007354:	46c0      	nop			@ (mov r8, r8)
 8007356:	46bd      	mov	sp, r7
 8007358:	b003      	add	sp, #12
 800735a:	bd90      	pop	{r4, r7, pc}
 800735c:	e000e100 	.word	0xe000e100
 8007360:	e000ed00 	.word	0xe000ed00

08007364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	1e5a      	subs	r2, r3, #1
 8007370:	2380      	movs	r3, #128	@ 0x80
 8007372:	045b      	lsls	r3, r3, #17
 8007374:	429a      	cmp	r2, r3
 8007376:	d301      	bcc.n	800737c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007378:	2301      	movs	r3, #1
 800737a:	e010      	b.n	800739e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800737c:	4b0a      	ldr	r3, [pc, #40]	@ (80073a8 <SysTick_Config+0x44>)
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	3a01      	subs	r2, #1
 8007382:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007384:	2301      	movs	r3, #1
 8007386:	425b      	negs	r3, r3
 8007388:	2103      	movs	r1, #3
 800738a:	0018      	movs	r0, r3
 800738c:	f7ff ff7c 	bl	8007288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007390:	4b05      	ldr	r3, [pc, #20]	@ (80073a8 <SysTick_Config+0x44>)
 8007392:	2200      	movs	r2, #0
 8007394:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007396:	4b04      	ldr	r3, [pc, #16]	@ (80073a8 <SysTick_Config+0x44>)
 8007398:	2207      	movs	r2, #7
 800739a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800739c:	2300      	movs	r3, #0
}
 800739e:	0018      	movs	r0, r3
 80073a0:	46bd      	mov	sp, r7
 80073a2:	b002      	add	sp, #8
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	46c0      	nop			@ (mov r8, r8)
 80073a8:	e000e010 	.word	0xe000e010

080073ac <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	60b9      	str	r1, [r7, #8]
 80073b4:	607a      	str	r2, [r7, #4]
 80073b6:	210f      	movs	r1, #15
 80073b8:	187b      	adds	r3, r7, r1
 80073ba:	1c02      	adds	r2, r0, #0
 80073bc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80073be:	68ba      	ldr	r2, [r7, #8]
 80073c0:	187b      	adds	r3, r7, r1
 80073c2:	781b      	ldrb	r3, [r3, #0]
 80073c4:	b25b      	sxtb	r3, r3
 80073c6:	0011      	movs	r1, r2
 80073c8:	0018      	movs	r0, r3
 80073ca:	f7ff ff5d 	bl	8007288 <__NVIC_SetPriority>
}
 80073ce:	46c0      	nop			@ (mov r8, r8)
 80073d0:	46bd      	mov	sp, r7
 80073d2:	b004      	add	sp, #16
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b082      	sub	sp, #8
 80073da:	af00      	add	r7, sp, #0
 80073dc:	0002      	movs	r2, r0
 80073de:	1dfb      	adds	r3, r7, #7
 80073e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80073e2:	1dfb      	adds	r3, r7, #7
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	b25b      	sxtb	r3, r3
 80073e8:	0018      	movs	r0, r3
 80073ea:	f7ff ff11 	bl	8007210 <__NVIC_EnableIRQ>
}
 80073ee:	46c0      	nop			@ (mov r8, r8)
 80073f0:	46bd      	mov	sp, r7
 80073f2:	b002      	add	sp, #8
 80073f4:	bd80      	pop	{r7, pc}

080073f6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80073f6:	b580      	push	{r7, lr}
 80073f8:	b082      	sub	sp, #8
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	0002      	movs	r2, r0
 80073fe:	1dfb      	adds	r3, r7, #7
 8007400:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8007402:	1dfb      	adds	r3, r7, #7
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	b25b      	sxtb	r3, r3
 8007408:	0018      	movs	r0, r3
 800740a:	f7ff ff1b 	bl	8007244 <__NVIC_DisableIRQ>
}
 800740e:	46c0      	nop			@ (mov r8, r8)
 8007410:	46bd      	mov	sp, r7
 8007412:	b002      	add	sp, #8
 8007414:	bd80      	pop	{r7, pc}

08007416 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b082      	sub	sp, #8
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	0018      	movs	r0, r3
 8007422:	f7ff ff9f 	bl	8007364 <SysTick_Config>
 8007426:	0003      	movs	r3, r0
}
 8007428:	0018      	movs	r0, r3
 800742a:	46bd      	mov	sp, r7
 800742c:	b002      	add	sp, #8
 800742e:	bd80      	pop	{r7, pc}

08007430 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e091      	b.n	8007566 <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	001a      	movs	r2, r3
 8007448:	4b49      	ldr	r3, [pc, #292]	@ (8007570 <HAL_DMA_Init+0x140>)
 800744a:	429a      	cmp	r2, r3
 800744c:	d810      	bhi.n	8007470 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a48      	ldr	r2, [pc, #288]	@ (8007574 <HAL_DMA_Init+0x144>)
 8007454:	4694      	mov	ip, r2
 8007456:	4463      	add	r3, ip
 8007458:	2114      	movs	r1, #20
 800745a:	0018      	movs	r0, r3
 800745c:	f7f8 fe6e 	bl	800013c <__udivsi3>
 8007460:	0003      	movs	r3, r0
 8007462:	009a      	lsls	r2, r3, #2
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4a43      	ldr	r2, [pc, #268]	@ (8007578 <HAL_DMA_Init+0x148>)
 800746c:	641a      	str	r2, [r3, #64]	@ 0x40
 800746e:	e00f      	b.n	8007490 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a41      	ldr	r2, [pc, #260]	@ (800757c <HAL_DMA_Init+0x14c>)
 8007476:	4694      	mov	ip, r2
 8007478:	4463      	add	r3, ip
 800747a:	2114      	movs	r1, #20
 800747c:	0018      	movs	r0, r3
 800747e:	f7f8 fe5d 	bl	800013c <__udivsi3>
 8007482:	0003      	movs	r3, r0
 8007484:	009a      	lsls	r2, r3, #2
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a3c      	ldr	r2, [pc, #240]	@ (8007580 <HAL_DMA_Init+0x150>)
 800748e:	641a      	str	r2, [r3, #64]	@ 0x40
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2225      	movs	r2, #37	@ 0x25
 8007494:	2102      	movs	r1, #2
 8007496:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4938      	ldr	r1, [pc, #224]	@ (8007584 <HAL_DMA_Init+0x154>)
 80074a4:	400a      	ands	r2, r1
 80074a6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	6819      	ldr	r1, [r3, #0]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	689a      	ldr	r2, [r3, #8]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	431a      	orrs	r2, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	431a      	orrs	r2, r3
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	431a      	orrs	r2, r3
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	699b      	ldr	r3, [r3, #24]
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6a1b      	ldr	r3, [r3, #32]
 80074d4:	431a      	orrs	r2, r3
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	430a      	orrs	r2, r1
 80074dc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	0018      	movs	r0, r3
 80074e2:	f000 f9e9 	bl	80078b8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	689a      	ldr	r2, [r3, #8]
 80074ea:	2380      	movs	r3, #128	@ 0x80
 80074ec:	01db      	lsls	r3, r3, #7
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d102      	bne.n	80074f8 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007500:	217f      	movs	r1, #127	@ 0x7f
 8007502:	400a      	ands	r2, r1
 8007504:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800750e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d011      	beq.n	800753c <HAL_DMA_Init+0x10c>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	2b04      	cmp	r3, #4
 800751e:	d80d      	bhi.n	800753c <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	0018      	movs	r0, r3
 8007524:	f000 fa12 	bl	800794c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800752c:	2200      	movs	r2, #0
 800752e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007538:	605a      	str	r2, [r3, #4]
 800753a:	e008      	b.n	800754e <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2225      	movs	r2, #37	@ 0x25
 8007558:	2101      	movs	r1, #1
 800755a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2224      	movs	r2, #36	@ 0x24
 8007560:	2100      	movs	r1, #0
 8007562:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	0018      	movs	r0, r3
 8007568:	46bd      	mov	sp, r7
 800756a:	b002      	add	sp, #8
 800756c:	bd80      	pop	{r7, pc}
 800756e:	46c0      	nop			@ (mov r8, r8)
 8007570:	40020407 	.word	0x40020407
 8007574:	bffdfff8 	.word	0xbffdfff8
 8007578:	40020000 	.word	0x40020000
 800757c:	bffdfbf8 	.word	0xbffdfbf8
 8007580:	40020400 	.word	0x40020400
 8007584:	ffff800f 	.word	0xffff800f

08007588 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b082      	sub	sp, #8
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e04f      	b.n	800763a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2225      	movs	r2, #37	@ 0x25
 800759e:	5c9b      	ldrb	r3, [r3, r2]
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d008      	beq.n	80075b8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2204      	movs	r2, #4
 80075aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2224      	movs	r2, #36	@ 0x24
 80075b0:	2100      	movs	r1, #0
 80075b2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e040      	b.n	800763a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681a      	ldr	r2, [r3, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	210e      	movs	r1, #14
 80075c4:	438a      	bics	r2, r1
 80075c6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80075d2:	491c      	ldr	r1, [pc, #112]	@ (8007644 <HAL_DMA_Abort+0xbc>)
 80075d4:	400a      	ands	r2, r1
 80075d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	2101      	movs	r1, #1
 80075e4:	438a      	bics	r2, r1
 80075e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075ec:	221c      	movs	r2, #28
 80075ee:	401a      	ands	r2, r3
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f4:	2101      	movs	r1, #1
 80075f6:	4091      	lsls	r1, r2
 80075f8:	000a      	movs	r2, r1
 80075fa:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007604:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00c      	beq.n	8007628 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007618:	490a      	ldr	r1, [pc, #40]	@ (8007644 <HAL_DMA_Abort+0xbc>)
 800761a:	400a      	ands	r2, r1
 800761c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007626:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2225      	movs	r2, #37	@ 0x25
 800762c:	2101      	movs	r1, #1
 800762e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2224      	movs	r2, #36	@ 0x24
 8007634:	2100      	movs	r1, #0
 8007636:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	0018      	movs	r0, r3
 800763c:	46bd      	mov	sp, r7
 800763e:	b002      	add	sp, #8
 8007640:	bd80      	pop	{r7, pc}
 8007642:	46c0      	nop			@ (mov r8, r8)
 8007644:	fffffeff 	.word	0xfffffeff

08007648 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007650:	210f      	movs	r1, #15
 8007652:	187b      	adds	r3, r7, r1
 8007654:	2200      	movs	r2, #0
 8007656:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2225      	movs	r2, #37	@ 0x25
 800765c:	5c9b      	ldrb	r3, [r3, r2]
 800765e:	b2db      	uxtb	r3, r3
 8007660:	2b02      	cmp	r3, #2
 8007662:	d006      	beq.n	8007672 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2204      	movs	r2, #4
 8007668:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800766a:	187b      	adds	r3, r7, r1
 800766c:	2201      	movs	r2, #1
 800766e:	701a      	strb	r2, [r3, #0]
 8007670:	e048      	b.n	8007704 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	210e      	movs	r1, #14
 800767e:	438a      	bics	r2, r1
 8007680:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2101      	movs	r1, #1
 800768e:	438a      	bics	r2, r1
 8007690:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007696:	681a      	ldr	r2, [r3, #0]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800769c:	491d      	ldr	r1, [pc, #116]	@ (8007714 <HAL_DMA_Abort_IT+0xcc>)
 800769e:	400a      	ands	r2, r1
 80076a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076a6:	221c      	movs	r2, #28
 80076a8:	401a      	ands	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ae:	2101      	movs	r1, #1
 80076b0:	4091      	lsls	r1, r2
 80076b2:	000a      	movs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80076be:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00c      	beq.n	80076e2 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076d2:	4910      	ldr	r1, [pc, #64]	@ (8007714 <HAL_DMA_Abort_IT+0xcc>)
 80076d4:	400a      	ands	r2, r1
 80076d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076dc:	687a      	ldr	r2, [r7, #4]
 80076de:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80076e0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2225      	movs	r2, #37	@ 0x25
 80076e6:	2101      	movs	r1, #1
 80076e8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2224      	movs	r2, #36	@ 0x24
 80076ee:	2100      	movs	r1, #0
 80076f0:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d004      	beq.n	8007704 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	0010      	movs	r0, r2
 8007702:	4798      	blx	r3
    }
  }
  return status;
 8007704:	230f      	movs	r3, #15
 8007706:	18fb      	adds	r3, r7, r3
 8007708:	781b      	ldrb	r3, [r3, #0]
}
 800770a:	0018      	movs	r0, r3
 800770c:	46bd      	mov	sp, r7
 800770e:	b004      	add	sp, #16
 8007710:	bd80      	pop	{r7, pc}
 8007712:	46c0      	nop			@ (mov r8, r8)
 8007714:	fffffeff 	.word	0xfffffeff

08007718 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b084      	sub	sp, #16
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007734:	221c      	movs	r2, #28
 8007736:	4013      	ands	r3, r2
 8007738:	2204      	movs	r2, #4
 800773a:	409a      	lsls	r2, r3
 800773c:	0013      	movs	r3, r2
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	4013      	ands	r3, r2
 8007742:	d026      	beq.n	8007792 <HAL_DMA_IRQHandler+0x7a>
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	2204      	movs	r2, #4
 8007748:	4013      	ands	r3, r2
 800774a:	d022      	beq.n	8007792 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2220      	movs	r2, #32
 8007754:	4013      	ands	r3, r2
 8007756:	d107      	bne.n	8007768 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2104      	movs	r1, #4
 8007764:	438a      	bics	r2, r1
 8007766:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800776c:	221c      	movs	r2, #28
 800776e:	401a      	ands	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007774:	2104      	movs	r1, #4
 8007776:	4091      	lsls	r1, r2
 8007778:	000a      	movs	r2, r1
 800777a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007780:	2b00      	cmp	r3, #0
 8007782:	d100      	bne.n	8007786 <HAL_DMA_IRQHandler+0x6e>
 8007784:	e080      	b.n	8007888 <HAL_DMA_IRQHandler+0x170>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	0010      	movs	r0, r2
 800778e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8007790:	e07a      	b.n	8007888 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007796:	221c      	movs	r2, #28
 8007798:	4013      	ands	r3, r2
 800779a:	2202      	movs	r2, #2
 800779c:	409a      	lsls	r2, r3
 800779e:	0013      	movs	r3, r2
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	4013      	ands	r3, r2
 80077a4:	d03c      	beq.n	8007820 <HAL_DMA_IRQHandler+0x108>
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	2202      	movs	r2, #2
 80077aa:	4013      	ands	r3, r2
 80077ac:	d038      	beq.n	8007820 <HAL_DMA_IRQHandler+0x108>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2220      	movs	r2, #32
 80077b6:	4013      	ands	r3, r2
 80077b8:	d10b      	bne.n	80077d2 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	210a      	movs	r1, #10
 80077c6:	438a      	bics	r2, r1
 80077c8:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2225      	movs	r2, #37	@ 0x25
 80077ce:	2101      	movs	r1, #1
 80077d0:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	001a      	movs	r2, r3
 80077d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007894 <HAL_DMA_IRQHandler+0x17c>)
 80077da:	429a      	cmp	r2, r3
 80077dc:	d909      	bls.n	80077f2 <HAL_DMA_IRQHandler+0xda>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077e2:	221c      	movs	r2, #28
 80077e4:	401a      	ands	r2, r3
 80077e6:	4b2c      	ldr	r3, [pc, #176]	@ (8007898 <HAL_DMA_IRQHandler+0x180>)
 80077e8:	2102      	movs	r1, #2
 80077ea:	4091      	lsls	r1, r2
 80077ec:	000a      	movs	r2, r1
 80077ee:	605a      	str	r2, [r3, #4]
 80077f0:	e008      	b.n	8007804 <HAL_DMA_IRQHandler+0xec>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077f6:	221c      	movs	r2, #28
 80077f8:	401a      	ands	r2, r3
 80077fa:	4b28      	ldr	r3, [pc, #160]	@ (800789c <HAL_DMA_IRQHandler+0x184>)
 80077fc:	2102      	movs	r1, #2
 80077fe:	4091      	lsls	r1, r2
 8007800:	000a      	movs	r2, r1
 8007802:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2224      	movs	r2, #36	@ 0x24
 8007808:	2100      	movs	r1, #0
 800780a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007810:	2b00      	cmp	r3, #0
 8007812:	d039      	beq.n	8007888 <HAL_DMA_IRQHandler+0x170>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	0010      	movs	r0, r2
 800781c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800781e:	e033      	b.n	8007888 <HAL_DMA_IRQHandler+0x170>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007824:	221c      	movs	r2, #28
 8007826:	4013      	ands	r3, r2
 8007828:	2208      	movs	r2, #8
 800782a:	409a      	lsls	r2, r3
 800782c:	0013      	movs	r3, r2
 800782e:	68fa      	ldr	r2, [r7, #12]
 8007830:	4013      	ands	r3, r2
 8007832:	d02a      	beq.n	800788a <HAL_DMA_IRQHandler+0x172>
 8007834:	68bb      	ldr	r3, [r7, #8]
 8007836:	2208      	movs	r2, #8
 8007838:	4013      	ands	r3, r2
 800783a:	d026      	beq.n	800788a <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	210e      	movs	r1, #14
 8007848:	438a      	bics	r2, r1
 800784a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007850:	221c      	movs	r2, #28
 8007852:	401a      	ands	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007858:	2101      	movs	r1, #1
 800785a:	4091      	lsls	r1, r2
 800785c:	000a      	movs	r2, r1
 800785e:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2225      	movs	r2, #37	@ 0x25
 800786a:	2101      	movs	r1, #1
 800786c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2224      	movs	r2, #36	@ 0x24
 8007872:	2100      	movs	r1, #0
 8007874:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800787a:	2b00      	cmp	r3, #0
 800787c:	d005      	beq.n	800788a <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	0010      	movs	r0, r2
 8007886:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007888:	46c0      	nop			@ (mov r8, r8)
 800788a:	46c0      	nop			@ (mov r8, r8)
}
 800788c:	46bd      	mov	sp, r7
 800788e:	b004      	add	sp, #16
 8007890:	bd80      	pop	{r7, pc}
 8007892:	46c0      	nop			@ (mov r8, r8)
 8007894:	40020080 	.word	0x40020080
 8007898:	40020400 	.word	0x40020400
 800789c:	40020000 	.word	0x40020000

080078a0 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b082      	sub	sp, #8
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2225      	movs	r2, #37	@ 0x25
 80078ac:	5c9b      	ldrb	r3, [r3, r2]
 80078ae:	b2db      	uxtb	r3, r3
}
 80078b0:	0018      	movs	r0, r3
 80078b2:	46bd      	mov	sp, r7
 80078b4:	b002      	add	sp, #8
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	001a      	movs	r2, r3
 80078c6:	4b1d      	ldr	r3, [pc, #116]	@ (800793c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d814      	bhi.n	80078f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d0:	089b      	lsrs	r3, r3, #2
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	4a1a      	ldr	r2, [pc, #104]	@ (8007940 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 80078d6:	189a      	adds	r2, r3, r2
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	001a      	movs	r2, r3
 80078e2:	23ff      	movs	r3, #255	@ 0xff
 80078e4:	4013      	ands	r3, r2
 80078e6:	3b08      	subs	r3, #8
 80078e8:	2114      	movs	r1, #20
 80078ea:	0018      	movs	r0, r3
 80078ec:	f7f8 fc26 	bl	800013c <__udivsi3>
 80078f0:	0003      	movs	r3, r0
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	e014      	b.n	8007920 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078fa:	089b      	lsrs	r3, r3, #2
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	4a11      	ldr	r2, [pc, #68]	@ (8007944 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8007900:	189a      	adds	r2, r3, r2
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	001a      	movs	r2, r3
 800790c:	23ff      	movs	r3, #255	@ 0xff
 800790e:	4013      	ands	r3, r2
 8007910:	3b08      	subs	r3, #8
 8007912:	2114      	movs	r1, #20
 8007914:	0018      	movs	r0, r3
 8007916:	f7f8 fc11 	bl	800013c <__udivsi3>
 800791a:	0003      	movs	r3, r0
 800791c:	3307      	adds	r3, #7
 800791e:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a09      	ldr	r2, [pc, #36]	@ (8007948 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8007924:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	221f      	movs	r2, #31
 800792a:	4013      	ands	r3, r2
 800792c:	2201      	movs	r2, #1
 800792e:	409a      	lsls	r2, r3
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007934:	46c0      	nop			@ (mov r8, r8)
 8007936:	46bd      	mov	sp, r7
 8007938:	b004      	add	sp, #16
 800793a:	bd80      	pop	{r7, pc}
 800793c:	40020407 	.word	0x40020407
 8007940:	40020800 	.word	0x40020800
 8007944:	4002081c 	.word	0x4002081c
 8007948:	40020880 	.word	0x40020880

0800794c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	685b      	ldr	r3, [r3, #4]
 8007958:	227f      	movs	r2, #127	@ 0x7f
 800795a:	4013      	ands	r3, r2
 800795c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4a0a      	ldr	r2, [pc, #40]	@ (800798c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007962:	4694      	mov	ip, r2
 8007964:	4463      	add	r3, ip
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	001a      	movs	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4a07      	ldr	r2, [pc, #28]	@ (8007990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007972:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	3b01      	subs	r3, #1
 8007978:	2203      	movs	r2, #3
 800797a:	4013      	ands	r3, r2
 800797c:	2201      	movs	r2, #1
 800797e:	409a      	lsls	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007984:	46c0      	nop			@ (mov r8, r8)
 8007986:	46bd      	mov	sp, r7
 8007988:	b004      	add	sp, #16
 800798a:	bd80      	pop	{r7, pc}
 800798c:	1000823f 	.word	0x1000823f
 8007990:	40020940 	.word	0x40020940

08007994 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b084      	sub	sp, #16
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d101      	bne.n	80079a6 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e14e      	b.n	8007c44 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	225c      	movs	r2, #92	@ 0x5c
 80079aa:	5c9b      	ldrb	r3, [r3, r2]
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d107      	bne.n	80079c2 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	225d      	movs	r2, #93	@ 0x5d
 80079b6:	2100      	movs	r1, #0
 80079b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	0018      	movs	r0, r3
 80079be:	f7fe fb13 	bl	8005fe8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	699a      	ldr	r2, [r3, #24]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2110      	movs	r1, #16
 80079ce:	438a      	bics	r2, r1
 80079d0:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80079d2:	f7fe ff5b 	bl	800688c <HAL_GetTick>
 80079d6:	0003      	movs	r3, r0
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80079da:	e012      	b.n	8007a02 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80079dc:	f7fe ff56 	bl	800688c <HAL_GetTick>
 80079e0:	0002      	movs	r2, r0
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	1ad3      	subs	r3, r2, r3
 80079e6:	2b0a      	cmp	r3, #10
 80079e8:	d90b      	bls.n	8007a02 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079ee:	2201      	movs	r2, #1
 80079f0:	431a      	orrs	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	225c      	movs	r2, #92	@ 0x5c
 80079fa:	2103      	movs	r1, #3
 80079fc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e120      	b.n	8007c44 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	2208      	movs	r2, #8
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d0e5      	beq.n	80079dc <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	699a      	ldr	r2, [r3, #24]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2101      	movs	r1, #1
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007a20:	f7fe ff34 	bl	800688c <HAL_GetTick>
 8007a24:	0003      	movs	r3, r0
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007a28:	e012      	b.n	8007a50 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007a2a:	f7fe ff2f 	bl	800688c <HAL_GetTick>
 8007a2e:	0002      	movs	r2, r0
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	2b0a      	cmp	r3, #10
 8007a36:	d90b      	bls.n	8007a50 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	225c      	movs	r2, #92	@ 0x5c
 8007a48:	2103      	movs	r1, #3
 8007a4a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e0f9      	b.n	8007c44 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	2201      	movs	r2, #1
 8007a58:	4013      	ands	r3, r2
 8007a5a:	d0e6      	beq.n	8007a2a <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	699a      	ldr	r2, [r3, #24]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	2102      	movs	r1, #2
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a76      	ldr	r2, [pc, #472]	@ (8007c4c <HAL_FDCAN_Init+0x2b8>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d103      	bne.n	8007a7e <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007a76:	4a76      	ldr	r2, [pc, #472]	@ (8007c50 <HAL_FDCAN_Init+0x2bc>)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	7c1b      	ldrb	r3, [r3, #16]
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d108      	bne.n	8007a98 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	699a      	ldr	r2, [r3, #24]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2140      	movs	r1, #64	@ 0x40
 8007a92:	438a      	bics	r2, r1
 8007a94:	619a      	str	r2, [r3, #24]
 8007a96:	e007      	b.n	8007aa8 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	699a      	ldr	r2, [r3, #24]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2140      	movs	r1, #64	@ 0x40
 8007aa4:	430a      	orrs	r2, r1
 8007aa6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	7c5b      	ldrb	r3, [r3, #17]
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d109      	bne.n	8007ac4 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	699a      	ldr	r2, [r3, #24]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2180      	movs	r1, #128	@ 0x80
 8007abc:	01c9      	lsls	r1, r1, #7
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	619a      	str	r2, [r3, #24]
 8007ac2:	e007      	b.n	8007ad4 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4961      	ldr	r1, [pc, #388]	@ (8007c54 <HAL_FDCAN_Init+0x2c0>)
 8007ad0:	400a      	ands	r2, r1
 8007ad2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	7c9b      	ldrb	r3, [r3, #18]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d108      	bne.n	8007aee <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	699a      	ldr	r2, [r3, #24]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	495c      	ldr	r1, [pc, #368]	@ (8007c58 <HAL_FDCAN_Init+0x2c4>)
 8007ae8:	400a      	ands	r2, r1
 8007aea:	619a      	str	r2, [r3, #24]
 8007aec:	e008      	b.n	8007b00 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	699a      	ldr	r2, [r3, #24]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2180      	movs	r1, #128	@ 0x80
 8007afa:	0149      	lsls	r1, r1, #5
 8007afc:	430a      	orrs	r2, r1
 8007afe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	699b      	ldr	r3, [r3, #24]
 8007b06:	4a55      	ldr	r2, [pc, #340]	@ (8007c5c <HAL_FDCAN_Init+0x2c8>)
 8007b08:	4013      	ands	r3, r2
 8007b0a:	0019      	movs	r1, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689a      	ldr	r2, [r3, #8]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	430a      	orrs	r2, r1
 8007b16:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	699a      	ldr	r2, [r3, #24]
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	21a4      	movs	r1, #164	@ 0xa4
 8007b24:	438a      	bics	r2, r1
 8007b26:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	2110      	movs	r1, #16
 8007b34:	438a      	bics	r2, r1
 8007b36:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d108      	bne.n	8007b52 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	699a      	ldr	r2, [r3, #24]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2104      	movs	r1, #4
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	619a      	str	r2, [r3, #24]
 8007b50:	e02c      	b.n	8007bac <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d028      	beq.n	8007bac <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	d01c      	beq.n	8007b9c <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	699a      	ldr	r2, [r3, #24]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2180      	movs	r1, #128	@ 0x80
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	691a      	ldr	r2, [r3, #16]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2110      	movs	r1, #16
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	2b03      	cmp	r3, #3
 8007b88:	d110      	bne.n	8007bac <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	699a      	ldr	r2, [r3, #24]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2120      	movs	r1, #32
 8007b96:	430a      	orrs	r2, r1
 8007b98:	619a      	str	r2, [r3, #24]
 8007b9a:	e007      	b.n	8007bac <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	699a      	ldr	r2, [r3, #24]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	2120      	movs	r1, #32
 8007ba8:	430a      	orrs	r2, r1
 8007baa:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	69db      	ldr	r3, [r3, #28]
 8007bb8:	3b01      	subs	r3, #1
 8007bba:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007bbc:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007bc4:	431a      	orrs	r2, r3
 8007bc6:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	695b      	ldr	r3, [r3, #20]
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007bd4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007bd6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	689a      	ldr	r2, [r3, #8]
 8007bdc:	23c0      	movs	r3, #192	@ 0xc0
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d115      	bne.n	8007c10 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007bf2:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007bfc:	431a      	orrs	r2, r3
 8007bfe:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c04:	3b01      	subs	r3, #1
 8007c06:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007c0c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007c0e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	22c0      	movs	r2, #192	@ 0xc0
 8007c16:	5899      	ldr	r1, [r3, r2]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	430a      	orrs	r2, r1
 8007c22:	21c0      	movs	r1, #192	@ 0xc0
 8007c24:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	0018      	movs	r0, r3
 8007c2a:	f000 fc0b 	bl	8008444 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2200      	movs	r2, #0
 8007c32:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	225c      	movs	r2, #92	@ 0x5c
 8007c3e:	2101      	movs	r1, #1
 8007c40:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8007c42:	2300      	movs	r3, #0
}
 8007c44:	0018      	movs	r0, r3
 8007c46:	46bd      	mov	sp, r7
 8007c48:	b004      	add	sp, #16
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	40006400 	.word	0x40006400
 8007c50:	40006500 	.word	0x40006500
 8007c54:	ffffbfff 	.word	0xffffbfff
 8007c58:	ffffefff 	.word	0xffffefff
 8007c5c:	fffffcff 	.word	0xfffffcff

08007c60 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007c6a:	2017      	movs	r0, #23
 8007c6c:	183b      	adds	r3, r7, r0
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	215c      	movs	r1, #92	@ 0x5c
 8007c72:	5c52      	ldrb	r2, [r2, r1]
 8007c74:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007c76:	0002      	movs	r2, r0
 8007c78:	18bb      	adds	r3, r7, r2
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d003      	beq.n	8007c88 <HAL_FDCAN_ConfigFilter+0x28>
 8007c80:	18bb      	adds	r3, r7, r2
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d13d      	bne.n	8007d04 <HAL_FDCAN_ConfigFilter+0xa4>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d119      	bne.n	8007cc4 <HAL_FDCAN_ConfigFilter+0x64>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007c9c:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007ca4:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007caa:	4313      	orrs	r3, r2
 8007cac:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	18d3      	adds	r3, r2, r3
 8007cba:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	601a      	str	r2, [r3, #0]
 8007cc2:	e01d      	b.n	8007d00 <HAL_FDCAN_ConfigFilter+0xa0>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	075a      	lsls	r2, r3, #29
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	079a      	lsls	r2, r3, #30
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	695b      	ldr	r3, [r3, #20]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	00db      	lsls	r3, r3, #3
 8007cea:	18d3      	adds	r3, r2, r3
 8007cec:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	3304      	adds	r3, #4
 8007cf8:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	e006      	b.n	8007d12 <HAL_FDCAN_ConfigFilter+0xb2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d08:	2202      	movs	r2, #2
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
  }
}
 8007d12:	0018      	movs	r0, r3
 8007d14:	46bd      	mov	sp, r7
 8007d16:	b006      	add	sp, #24
 8007d18:	bd80      	pop	{r7, pc}

08007d1a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007d1a:	b580      	push	{r7, lr}
 8007d1c:	b082      	sub	sp, #8
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	225c      	movs	r2, #92	@ 0x5c
 8007d26:	5c9b      	ldrb	r3, [r3, r2]
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d110      	bne.n	8007d50 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	225c      	movs	r2, #92	@ 0x5c
 8007d32:	2102      	movs	r1, #2
 8007d34:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	699a      	ldr	r2, [r3, #24]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	2101      	movs	r1, #1
 8007d42:	438a      	bics	r2, r1
 8007d44:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e006      	b.n	8007d5e <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d54:	2204      	movs	r2, #4
 8007d56:	431a      	orrs	r2, r3
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
  }
}
 8007d5e:	0018      	movs	r0, r3
 8007d60:	46bd      	mov	sp, r7
 8007d62:	b002      	add	sp, #8
 8007d64:	bd80      	pop	{r7, pc}
	...

08007d68 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b08a      	sub	sp, #40	@ 0x28
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
 8007d74:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8007d76:	2300      	movs	r3, #0
 8007d78:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007d7a:	201b      	movs	r0, #27
 8007d7c:	183b      	adds	r3, r7, r0
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	215c      	movs	r1, #92	@ 0x5c
 8007d82:	5c52      	ldrb	r2, [r2, r1]
 8007d84:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8007d86:	183b      	adds	r3, r7, r0
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b02      	cmp	r3, #2
 8007d8c:	d000      	beq.n	8007d90 <HAL_FDCAN_GetRxMessage+0x28>
 8007d8e:	e0ec      	b.n	8007f6a <HAL_FDCAN_GetRxMessage+0x202>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2b40      	cmp	r3, #64	@ 0x40
 8007d94:	d137      	bne.n	8007e06 <HAL_FDCAN_GetRxMessage+0x9e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2290      	movs	r2, #144	@ 0x90
 8007d9c:	589b      	ldr	r3, [r3, r2]
 8007d9e:	220f      	movs	r2, #15
 8007da0:	4013      	ands	r3, r2
 8007da2:	d108      	bne.n	8007db6 <HAL_FDCAN_GetRxMessage+0x4e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007da8:	2280      	movs	r2, #128	@ 0x80
 8007daa:	0052      	lsls	r2, r2, #1
 8007dac:	431a      	orrs	r2, r3
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8007db2:	2301      	movs	r3, #1
 8007db4:	e0e0      	b.n	8007f78 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2290      	movs	r2, #144	@ 0x90
 8007dbc:	589b      	ldr	r3, [r3, r2]
 8007dbe:	0e1b      	lsrs	r3, r3, #24
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d10a      	bne.n	8007dde <HAL_FDCAN_GetRxMessage+0x76>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2280      	movs	r2, #128	@ 0x80
 8007dce:	589b      	ldr	r3, [r3, r2]
 8007dd0:	0a5b      	lsrs	r3, r3, #9
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	4013      	ands	r3, r2
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d101      	bne.n	8007dde <HAL_FDCAN_GetRxMessage+0x76>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	2290      	movs	r2, #144	@ 0x90
 8007de4:	589b      	ldr	r3, [r3, r2]
 8007de6:	0a1b      	lsrs	r3, r3, #8
 8007de8:	2203      	movs	r2, #3
 8007dea:	4013      	ands	r3, r2
 8007dec:	69fa      	ldr	r2, [r7, #28]
 8007dee:	18d3      	adds	r3, r2, r3
 8007df0:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8007df6:	69fa      	ldr	r2, [r7, #28]
 8007df8:	0013      	movs	r3, r2
 8007dfa:	00db      	lsls	r3, r3, #3
 8007dfc:	189b      	adds	r3, r3, r2
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	18cb      	adds	r3, r1, r3
 8007e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e04:	e036      	b.n	8007e74 <HAL_FDCAN_GetRxMessage+0x10c>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2298      	movs	r2, #152	@ 0x98
 8007e0c:	589b      	ldr	r3, [r3, r2]
 8007e0e:	220f      	movs	r2, #15
 8007e10:	4013      	ands	r3, r2
 8007e12:	d108      	bne.n	8007e26 <HAL_FDCAN_GetRxMessage+0xbe>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e18:	2280      	movs	r2, #128	@ 0x80
 8007e1a:	0052      	lsls	r2, r2, #1
 8007e1c:	431a      	orrs	r2, r3
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8007e22:	2301      	movs	r3, #1
 8007e24:	e0a8      	b.n	8007f78 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2298      	movs	r2, #152	@ 0x98
 8007e2c:	589b      	ldr	r3, [r3, r2]
 8007e2e:	0e1b      	lsrs	r3, r3, #24
 8007e30:	2201      	movs	r2, #1
 8007e32:	4013      	ands	r3, r2
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d10a      	bne.n	8007e4e <HAL_FDCAN_GetRxMessage+0xe6>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2280      	movs	r2, #128	@ 0x80
 8007e3e:	589b      	ldr	r3, [r3, r2]
 8007e40:	0a1b      	lsrs	r3, r3, #8
 8007e42:	2201      	movs	r2, #1
 8007e44:	4013      	ands	r3, r2
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d101      	bne.n	8007e4e <HAL_FDCAN_GetRxMessage+0xe6>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2298      	movs	r2, #152	@ 0x98
 8007e54:	589b      	ldr	r3, [r3, r2]
 8007e56:	0a1b      	lsrs	r3, r3, #8
 8007e58:	2203      	movs	r2, #3
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	69fa      	ldr	r2, [r7, #28]
 8007e5e:	18d3      	adds	r3, r2, r3
 8007e60:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007e66:	69fa      	ldr	r2, [r7, #28]
 8007e68:	0013      	movs	r3, r2
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	189b      	adds	r3, r3, r2
 8007e6e:	00db      	lsls	r3, r3, #3
 8007e70:	18cb      	adds	r3, r1, r3
 8007e72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	2380      	movs	r3, #128	@ 0x80
 8007e7a:	05db      	lsls	r3, r3, #23
 8007e7c:	401a      	ands	r2, r3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d107      	bne.n	8007e9a <HAL_FDCAN_GetRxMessage+0x132>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	0c9b      	lsrs	r3, r3, #18
 8007e90:	055b      	lsls	r3, r3, #21
 8007e92:	0d5a      	lsrs	r2, r3, #21
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	601a      	str	r2, [r3, #0]
 8007e98:	e005      	b.n	8007ea6 <HAL_FDCAN_GetRxMessage+0x13e>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	00db      	lsls	r3, r3, #3
 8007ea0:	08da      	lsrs	r2, r3, #3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea8:	681a      	ldr	r2, [r3, #0]
 8007eaa:	2380      	movs	r3, #128	@ 0x80
 8007eac:	059b      	lsls	r3, r3, #22
 8007eae:	401a      	ands	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	0fdb      	lsrs	r3, r3, #31
 8007eba:	07da      	lsls	r2, r3, #31
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	041b      	lsls	r3, r3, #16
 8007ecc:	0c1a      	lsrs	r2, r3, #16
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8007ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	0c1b      	lsrs	r3, r3, #16
 8007ed8:	220f      	movs	r2, #15
 8007eda:	401a      	ands	r2, r3
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	2380      	movs	r3, #128	@ 0x80
 8007ee6:	035b      	lsls	r3, r3, #13
 8007ee8:	401a      	ands	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	2380      	movs	r3, #128	@ 0x80
 8007ef4:	039b      	lsls	r3, r3, #14
 8007ef6:	401a      	ands	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	0e1b      	lsrs	r3, r3, #24
 8007f02:	227f      	movs	r2, #127	@ 0x7f
 8007f04:	401a      	ands	r2, r3
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	0fda      	lsrs	r2, r3, #31
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f16:	3304      	adds	r3, #4
 8007f18:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f1c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007f1e:	2300      	movs	r3, #0
 8007f20:	623b      	str	r3, [r7, #32]
 8007f22:	e00a      	b.n	8007f3a <HAL_FDCAN_GetRxMessage+0x1d2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	18d2      	adds	r2, r2, r3
 8007f2a:	6839      	ldr	r1, [r7, #0]
 8007f2c:	6a3b      	ldr	r3, [r7, #32]
 8007f2e:	18cb      	adds	r3, r1, r3
 8007f30:	7812      	ldrb	r2, [r2, #0]
 8007f32:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	3301      	adds	r3, #1
 8007f38:	623b      	str	r3, [r7, #32]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	4a10      	ldr	r2, [pc, #64]	@ (8007f80 <HAL_FDCAN_GetRxMessage+0x218>)
 8007f40:	5cd3      	ldrb	r3, [r2, r3]
 8007f42:	001a      	movs	r2, r3
 8007f44:	6a3b      	ldr	r3, [r7, #32]
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d3ec      	bcc.n	8007f24 <HAL_FDCAN_GetRxMessage+0x1bc>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	2b40      	cmp	r3, #64	@ 0x40
 8007f4e:	d105      	bne.n	8007f5c <HAL_FDCAN_GetRxMessage+0x1f4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2194      	movs	r1, #148	@ 0x94
 8007f56:	69fa      	ldr	r2, [r7, #28]
 8007f58:	505a      	str	r2, [r3, r1]
 8007f5a:	e004      	b.n	8007f66 <HAL_FDCAN_GetRxMessage+0x1fe>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	219c      	movs	r1, #156	@ 0x9c
 8007f62:	69fa      	ldr	r2, [r7, #28]
 8007f64:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 8007f66:	2300      	movs	r3, #0
 8007f68:	e006      	b.n	8007f78 <HAL_FDCAN_GetRxMessage+0x210>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f6e:	2208      	movs	r2, #8
 8007f70:	431a      	orrs	r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
  }
}
 8007f78:	0018      	movs	r0, r3
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	b00a      	add	sp, #40	@ 0x28
 8007f7e:	bd80      	pop	{r7, pc}
 8007f80:	0801071c 	.word	0x0801071c

08007f84 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007f90:	2017      	movs	r0, #23
 8007f92:	183b      	adds	r3, r7, r0
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	215c      	movs	r1, #92	@ 0x5c
 8007f98:	5c52      	ldrb	r2, [r2, r1]
 8007f9a:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007f9c:	0002      	movs	r2, r0
 8007f9e:	18bb      	adds	r3, r7, r2
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d004      	beq.n	8007fb0 <HAL_FDCAN_ActivateNotification+0x2c>
 8007fa6:	18bb      	adds	r3, r7, r2
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	2b02      	cmp	r3, #2
 8007fac:	d000      	beq.n	8007fb0 <HAL_FDCAN_ActivateNotification+0x2c>
 8007fae:	e0b4      	b.n	800811a <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb6:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2207      	movs	r2, #7
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	d003      	beq.n	8007fc8 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	4013      	ands	r3, r2
 8007fc6:	d034      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2238      	movs	r2, #56	@ 0x38
 8007fcc:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007fce:	d003      	beq.n	8007fd8 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	2202      	movs	r2, #2
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	d02c      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007fd8:	68ba      	ldr	r2, [r7, #8]
 8007fda:	23e0      	movs	r3, #224	@ 0xe0
 8007fdc:	005b      	lsls	r3, r3, #1
 8007fde:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007fe0:	d003      	beq.n	8007fea <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	2204      	movs	r2, #4
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	d023      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007fea:	68ba      	ldr	r2, [r7, #8]
 8007fec:	23f0      	movs	r3, #240	@ 0xf0
 8007fee:	015b      	lsls	r3, r3, #5
 8007ff0:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007ff2:	d003      	beq.n	8007ffc <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007ff4:	693b      	ldr	r3, [r7, #16]
 8007ff6:	2208      	movs	r2, #8
 8007ff8:	4013      	ands	r3, r2
 8007ffa:	d01a      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	23e0      	movs	r3, #224	@ 0xe0
 8008000:	021b      	lsls	r3, r3, #8
 8008002:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8008004:	d003      	beq.n	800800e <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8008006:	693b      	ldr	r3, [r7, #16]
 8008008:	2210      	movs	r2, #16
 800800a:	4013      	ands	r3, r2
 800800c:	d011      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800800e:	68ba      	ldr	r2, [r7, #8]
 8008010:	23c0      	movs	r3, #192	@ 0xc0
 8008012:	029b      	lsls	r3, r3, #10
 8008014:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8008016:	d003      	beq.n	8008020 <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	2220      	movs	r2, #32
 800801c:	4013      	ands	r3, r2
 800801e:	d008      	beq.n	8008032 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	23fc      	movs	r3, #252	@ 0xfc
 8008024:	041b      	lsls	r3, r3, #16
 8008026:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8008028:	d00b      	beq.n	8008042 <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	2240      	movs	r2, #64	@ 0x40
 800802e:	4013      	ands	r3, r2
 8008030:	d107      	bne.n	8008042 <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	2101      	movs	r1, #1
 800803e:	430a      	orrs	r2, r1
 8008040:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2207      	movs	r2, #7
 8008046:	4013      	ands	r3, r2
 8008048:	d003      	beq.n	8008052 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	2201      	movs	r2, #1
 800804e:	4013      	ands	r3, r2
 8008050:	d134      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2238      	movs	r2, #56	@ 0x38
 8008056:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8008058:	d003      	beq.n	8008062 <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	2202      	movs	r2, #2
 800805e:	4013      	ands	r3, r2
 8008060:	d12c      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	23e0      	movs	r3, #224	@ 0xe0
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800806a:	d003      	beq.n	8008074 <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2204      	movs	r2, #4
 8008070:	4013      	ands	r3, r2
 8008072:	d123      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	23f0      	movs	r3, #240	@ 0xf0
 8008078:	015b      	lsls	r3, r3, #5
 800807a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800807c:	d003      	beq.n	8008086 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	2208      	movs	r2, #8
 8008082:	4013      	ands	r3, r2
 8008084:	d11a      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8008086:	68ba      	ldr	r2, [r7, #8]
 8008088:	23e0      	movs	r3, #224	@ 0xe0
 800808a:	021b      	lsls	r3, r3, #8
 800808c:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 800808e:	d003      	beq.n	8008098 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	2210      	movs	r2, #16
 8008094:	4013      	ands	r3, r2
 8008096:	d111      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	23c0      	movs	r3, #192	@ 0xc0
 800809c:	029b      	lsls	r3, r3, #10
 800809e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80080a0:	d003      	beq.n	80080aa <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	2220      	movs	r2, #32
 80080a6:	4013      	ands	r3, r2
 80080a8:	d108      	bne.n	80080bc <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	23fc      	movs	r3, #252	@ 0xfc
 80080ae:	041b      	lsls	r3, r3, #16
 80080b0:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80080b2:	d00b      	beq.n	80080cc <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	2240      	movs	r2, #64	@ 0x40
 80080b8:	4013      	ands	r3, r2
 80080ba:	d007      	beq.n	80080cc <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	2102      	movs	r1, #2
 80080c8:	430a      	orrs	r2, r1
 80080ca:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2280      	movs	r2, #128	@ 0x80
 80080d0:	4013      	ands	r3, r2
 80080d2:	d009      	beq.n	80080e8 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	22dc      	movs	r2, #220	@ 0xdc
 80080da:	5899      	ldr	r1, [r3, r2]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	430a      	orrs	r2, r1
 80080e4:	21dc      	movs	r1, #220	@ 0xdc
 80080e6:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	2380      	movs	r3, #128	@ 0x80
 80080ec:	005b      	lsls	r3, r3, #1
 80080ee:	4013      	ands	r3, r2
 80080f0:	d009      	beq.n	8008106 <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	22e0      	movs	r2, #224	@ 0xe0
 80080f8:	5899      	ldr	r1, [r3, r2]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	430a      	orrs	r2, r1
 8008102:	21e0      	movs	r1, #224	@ 0xe0
 8008104:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	68ba      	ldr	r2, [r7, #8]
 8008112:	430a      	orrs	r2, r1
 8008114:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	e006      	b.n	8008128 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800811e:	2202      	movs	r2, #2
 8008120:	431a      	orrs	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8008126:	2301      	movs	r3, #1
  }
}
 8008128:	0018      	movs	r0, r3
 800812a:	46bd      	mov	sp, r7
 800812c:	b006      	add	sp, #24
 800812e:	bd80      	pop	{r7, pc}

08008130 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08c      	sub	sp, #48	@ 0x30
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800813e:	23e0      	movs	r3, #224	@ 0xe0
 8008140:	015b      	lsls	r3, r3, #5
 8008142:	4013      	ands	r3, r2
 8008144:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800814c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814e:	4013      	ands	r3, r2
 8008150:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008158:	2207      	movs	r2, #7
 800815a:	4013      	ands	r3, r2
 800815c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008166:	4013      	ands	r3, r2
 8008168:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008170:	2238      	movs	r2, #56	@ 0x38
 8008172:	4013      	ands	r3, r2
 8008174:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800817c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800817e:	4013      	ands	r3, r2
 8008180:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008188:	23f1      	movs	r3, #241	@ 0xf1
 800818a:	041b      	lsls	r3, r3, #16
 800818c:	4013      	ands	r3, r2
 800818e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008196:	6a3b      	ldr	r3, [r7, #32]
 8008198:	4013      	ands	r3, r2
 800819a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80081a2:	23e0      	movs	r3, #224	@ 0xe0
 80081a4:	031b      	lsls	r3, r3, #12
 80081a6:	4013      	ands	r3, r2
 80081a8:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80081b0:	69fb      	ldr	r3, [r7, #28]
 80081b2:	4013      	ands	r3, r2
 80081b4:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081bc:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081c4:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2240      	movs	r2, #64	@ 0x40
 80081ca:	4013      	ands	r3, r2
 80081cc:	d00b      	beq.n	80081e6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	2240      	movs	r2, #64	@ 0x40
 80081d2:	4013      	ands	r3, r2
 80081d4:	d007      	beq.n	80081e6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	2240      	movs	r2, #64	@ 0x40
 80081dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	0018      	movs	r0, r3
 80081e2:	f000 f916 	bl	8008412 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	2380      	movs	r3, #128	@ 0x80
 80081ea:	005b      	lsls	r3, r3, #1
 80081ec:	4013      	ands	r3, r2
 80081ee:	d01b      	beq.n	8008228 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80081f0:	69ba      	ldr	r2, [r7, #24]
 80081f2:	2380      	movs	r3, #128	@ 0x80
 80081f4:	005b      	lsls	r3, r3, #1
 80081f6:	4013      	ands	r3, r2
 80081f8:	d016      	beq.n	8008228 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	22d8      	movs	r2, #216	@ 0xd8
 8008200:	589b      	ldr	r3, [r3, r2]
 8008202:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	22e0      	movs	r2, #224	@ 0xe0
 800820a:	589a      	ldr	r2, [r3, r2]
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	4013      	ands	r3, r2
 8008210:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2280      	movs	r2, #128	@ 0x80
 8008218:	0052      	lsls	r2, r2, #1
 800821a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800821c:	693a      	ldr	r2, [r7, #16]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	0011      	movs	r1, r2
 8008222:	0018      	movs	r0, r3
 8008224:	f000 f8dc 	bl	80083e0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8008228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800822a:	2b00      	cmp	r3, #0
 800822c:	d009      	beq.n	8008242 <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008234:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8008236:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	0011      	movs	r1, r2
 800823c:	0018      	movs	r0, r3
 800823e:	f000 f8ac 	bl	800839a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8008242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008244:	2b00      	cmp	r3, #0
 8008246:	d009      	beq.n	800825c <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800824e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8008250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	0011      	movs	r1, r2
 8008256:	0018      	movs	r0, r3
 8008258:	f7fa fea8 	bl	8002fac <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825e:	2b00      	cmp	r3, #0
 8008260:	d009      	beq.n	8008276 <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008268:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800826a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	0011      	movs	r1, r2
 8008270:	0018      	movs	r0, r3
 8008272:	f000 f89b 	bl	80083ac <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8008276:	697a      	ldr	r2, [r7, #20]
 8008278:	2380      	movs	r3, #128	@ 0x80
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	4013      	ands	r3, r2
 800827e:	d00d      	beq.n	800829c <HAL_FDCAN_IRQHandler+0x16c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8008280:	69ba      	ldr	r2, [r7, #24]
 8008282:	2380      	movs	r3, #128	@ 0x80
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4013      	ands	r3, r2
 8008288:	d008      	beq.n	800829c <HAL_FDCAN_IRQHandler+0x16c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2280      	movs	r2, #128	@ 0x80
 8008290:	0092      	lsls	r2, r2, #2
 8008292:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	0018      	movs	r0, r3
 8008298:	f000 f891 	bl	80083be <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	2280      	movs	r2, #128	@ 0x80
 80082a0:	4013      	ands	r3, r2
 80082a2:	d019      	beq.n	80082d8 <HAL_FDCAN_IRQHandler+0x1a8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	2280      	movs	r2, #128	@ 0x80
 80082a8:	4013      	ands	r3, r2
 80082aa:	d015      	beq.n	80082d8 <HAL_FDCAN_IRQHandler+0x1a8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	22d4      	movs	r2, #212	@ 0xd4
 80082b2:	589b      	ldr	r3, [r3, r2]
 80082b4:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	22dc      	movs	r2, #220	@ 0xdc
 80082bc:	589a      	ldr	r2, [r3, r2]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4013      	ands	r3, r2
 80082c2:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2280      	movs	r2, #128	@ 0x80
 80082ca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	0011      	movs	r1, r2
 80082d2:	0018      	movs	r0, r3
 80082d4:	f000 f87b 	bl	80083ce <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80082d8:	697a      	ldr	r2, [r7, #20]
 80082da:	2380      	movs	r3, #128	@ 0x80
 80082dc:	019b      	lsls	r3, r3, #6
 80082de:	4013      	ands	r3, r2
 80082e0:	d00d      	beq.n	80082fe <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80082e2:	69ba      	ldr	r2, [r7, #24]
 80082e4:	2380      	movs	r3, #128	@ 0x80
 80082e6:	019b      	lsls	r3, r3, #6
 80082e8:	4013      	ands	r3, r2
 80082ea:	d008      	beq.n	80082fe <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2280      	movs	r2, #128	@ 0x80
 80082f2:	0192      	lsls	r2, r2, #6
 80082f4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	0018      	movs	r0, r3
 80082fa:	f000 f87a 	bl	80083f2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	2380      	movs	r3, #128	@ 0x80
 8008302:	021b      	lsls	r3, r3, #8
 8008304:	4013      	ands	r3, r2
 8008306:	d00d      	beq.n	8008324 <HAL_FDCAN_IRQHandler+0x1f4>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8008308:	69ba      	ldr	r2, [r7, #24]
 800830a:	2380      	movs	r3, #128	@ 0x80
 800830c:	021b      	lsls	r3, r3, #8
 800830e:	4013      	ands	r3, r2
 8008310:	d008      	beq.n	8008324 <HAL_FDCAN_IRQHandler+0x1f4>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	2280      	movs	r2, #128	@ 0x80
 8008318:	0212      	lsls	r2, r2, #8
 800831a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	0018      	movs	r0, r3
 8008320:	f000 f86f 	bl	8008402 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8008324:	697a      	ldr	r2, [r7, #20]
 8008326:	2380      	movs	r3, #128	@ 0x80
 8008328:	01db      	lsls	r3, r3, #7
 800832a:	4013      	ands	r3, r2
 800832c:	d00f      	beq.n	800834e <HAL_FDCAN_IRQHandler+0x21e>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800832e:	69ba      	ldr	r2, [r7, #24]
 8008330:	2380      	movs	r3, #128	@ 0x80
 8008332:	01db      	lsls	r3, r3, #7
 8008334:	4013      	ands	r3, r2
 8008336:	d00a      	beq.n	800834e <HAL_FDCAN_IRQHandler+0x21e>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2280      	movs	r2, #128	@ 0x80
 800833e:	01d2      	lsls	r2, r2, #7
 8008340:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008346:	2280      	movs	r2, #128	@ 0x80
 8008348:	431a      	orrs	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d009      	beq.n	8008368 <HAL_FDCAN_IRQHandler+0x238>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	69fa      	ldr	r2, [r7, #28]
 800835a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800835c:	69fa      	ldr	r2, [r7, #28]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	0011      	movs	r1, r2
 8008362:	0018      	movs	r0, r3
 8008364:	f000 f865 	bl	8008432 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d009      	beq.n	8008382 <HAL_FDCAN_IRQHandler+0x252>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6a3a      	ldr	r2, [r7, #32]
 8008374:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800837a:	6a3b      	ldr	r3, [r7, #32]
 800837c:	431a      	orrs	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <HAL_FDCAN_IRQHandler+0x262>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	0018      	movs	r0, r3
 800838e:	f000 f848 	bl	8008422 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8008392:	46c0      	nop			@ (mov r8, r8)
 8008394:	46bd      	mov	sp, r7
 8008396:	b00c      	add	sp, #48	@ 0x30
 8008398:	bd80      	pop	{r7, pc}

0800839a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800839a:	b580      	push	{r7, lr}
 800839c:	b082      	sub	sp, #8
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
 80083a2:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80083a4:	46c0      	nop			@ (mov r8, r8)
 80083a6:	46bd      	mov	sp, r7
 80083a8:	b002      	add	sp, #8
 80083aa:	bd80      	pop	{r7, pc}

080083ac <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
 80083b4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80083b6:	46c0      	nop			@ (mov r8, r8)
 80083b8:	46bd      	mov	sp, r7
 80083ba:	b002      	add	sp, #8
 80083bc:	bd80      	pop	{r7, pc}

080083be <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80083c6:	46c0      	nop			@ (mov r8, r8)
 80083c8:	46bd      	mov	sp, r7
 80083ca:	b002      	add	sp, #8
 80083cc:	bd80      	pop	{r7, pc}

080083ce <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80083ce:	b580      	push	{r7, lr}
 80083d0:	b082      	sub	sp, #8
 80083d2:	af00      	add	r7, sp, #0
 80083d4:	6078      	str	r0, [r7, #4]
 80083d6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80083d8:	46c0      	nop			@ (mov r8, r8)
 80083da:	46bd      	mov	sp, r7
 80083dc:	b002      	add	sp, #8
 80083de:	bd80      	pop	{r7, pc}

080083e0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	b082      	sub	sp, #8
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80083ea:	46c0      	nop			@ (mov r8, r8)
 80083ec:	46bd      	mov	sp, r7
 80083ee:	b002      	add	sp, #8
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b082      	sub	sp, #8
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80083fa:	46c0      	nop			@ (mov r8, r8)
 80083fc:	46bd      	mov	sp, r7
 80083fe:	b002      	add	sp, #8
 8008400:	bd80      	pop	{r7, pc}

08008402 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008402:	b580      	push	{r7, lr}
 8008404:	b082      	sub	sp, #8
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800840a:	46c0      	nop			@ (mov r8, r8)
 800840c:	46bd      	mov	sp, r7
 800840e:	b002      	add	sp, #8
 8008410:	bd80      	pop	{r7, pc}

08008412 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008412:	b580      	push	{r7, lr}
 8008414:	b082      	sub	sp, #8
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800841a:	46c0      	nop			@ (mov r8, r8)
 800841c:	46bd      	mov	sp, r7
 800841e:	b002      	add	sp, #8
 8008420:	bd80      	pop	{r7, pc}

08008422 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008422:	b580      	push	{r7, lr}
 8008424:	b082      	sub	sp, #8
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800842a:	46c0      	nop			@ (mov r8, r8)
 800842c:	46bd      	mov	sp, r7
 800842e:	b002      	add	sp, #8
 8008430:	bd80      	pop	{r7, pc}

08008432 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8008432:	b580      	push	{r7, lr}
 8008434:	b082      	sub	sp, #8
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
 800843a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800843c:	46c0      	nop			@ (mov r8, r8)
 800843e:	46bd      	mov	sp, r7
 8008440:	b002      	add	sp, #8
 8008442:	bd80      	pop	{r7, pc}

08008444 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800844c:	4b2f      	ldr	r3, [pc, #188]	@ (800850c <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 800844e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	4a2e      	ldr	r2, [pc, #184]	@ (8008510 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d105      	bne.n	8008466 <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	22d4      	movs	r2, #212	@ 0xd4
 800845e:	0092      	lsls	r2, r2, #2
 8008460:	4694      	mov	ip, r2
 8008462:	4463      	add	r3, ip
 8008464:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	68ba      	ldr	r2, [r7, #8]
 800846a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2280      	movs	r2, #128	@ 0x80
 8008472:	589b      	ldr	r3, [r3, r2]
 8008474:	4a27      	ldr	r2, [pc, #156]	@ (8008514 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8008476:	4013      	ands	r3, r2
 8008478:	0019      	movs	r1, r3
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800847e:	041a      	lsls	r2, r3, #16
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	430a      	orrs	r2, r1
 8008486:	2180      	movs	r1, #128	@ 0x80
 8008488:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	3370      	adds	r3, #112	@ 0x70
 800848e:	001a      	movs	r2, r3
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2280      	movs	r2, #128	@ 0x80
 800849a:	589b      	ldr	r3, [r3, r2]
 800849c:	4a1e      	ldr	r2, [pc, #120]	@ (8008518 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800849e:	4013      	ands	r3, r2
 80084a0:	0019      	movs	r1, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084a6:	061a      	lsls	r2, r3, #24
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	430a      	orrs	r2, r1
 80084ae:	2180      	movs	r1, #128	@ 0x80
 80084b0:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	33b0      	adds	r3, #176	@ 0xb0
 80084b6:	001a      	movs	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	3389      	adds	r3, #137	@ 0x89
 80084c0:	33ff      	adds	r3, #255	@ 0xff
 80084c2:	001a      	movs	r2, r3
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	2298      	movs	r2, #152	@ 0x98
 80084cc:	0092      	lsls	r2, r2, #2
 80084ce:	189a      	adds	r2, r3, r2
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	229e      	movs	r2, #158	@ 0x9e
 80084d8:	0092      	lsls	r2, r2, #2
 80084da:	189a      	adds	r2, r3, r2
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	60fb      	str	r3, [r7, #12]
 80084e4:	e005      	b.n	80084f2 <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	3304      	adds	r3, #4
 80084f0:	60fb      	str	r3, [r7, #12]
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	22d4      	movs	r2, #212	@ 0xd4
 80084f6:	0092      	lsls	r2, r2, #2
 80084f8:	4694      	mov	ip, r2
 80084fa:	4463      	add	r3, ip
 80084fc:	68fa      	ldr	r2, [r7, #12]
 80084fe:	429a      	cmp	r2, r3
 8008500:	d3f1      	bcc.n	80084e6 <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 8008502:	46c0      	nop			@ (mov r8, r8)
 8008504:	46c0      	nop			@ (mov r8, r8)
 8008506:	46bd      	mov	sp, r7
 8008508:	b004      	add	sp, #16
 800850a:	bd80      	pop	{r7, pc}
 800850c:	4000b400 	.word	0x4000b400
 8008510:	40006800 	.word	0x40006800
 8008514:	ffe0ffff 	.word	0xffe0ffff
 8008518:	f0ffffff 	.word	0xf0ffffff

0800851c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b086      	sub	sp, #24
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008526:	2300      	movs	r3, #0
 8008528:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800852a:	e14d      	b.n	80087c8 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	2101      	movs	r1, #1
 8008532:	697a      	ldr	r2, [r7, #20]
 8008534:	4091      	lsls	r1, r2
 8008536:	000a      	movs	r2, r1
 8008538:	4013      	ands	r3, r2
 800853a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d100      	bne.n	8008544 <HAL_GPIO_Init+0x28>
 8008542:	e13e      	b.n	80087c2 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	685b      	ldr	r3, [r3, #4]
 8008548:	2203      	movs	r2, #3
 800854a:	4013      	ands	r3, r2
 800854c:	2b01      	cmp	r3, #1
 800854e:	d005      	beq.n	800855c <HAL_GPIO_Init+0x40>
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	685b      	ldr	r3, [r3, #4]
 8008554:	2203      	movs	r2, #3
 8008556:	4013      	ands	r3, r2
 8008558:	2b02      	cmp	r3, #2
 800855a:	d130      	bne.n	80085be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	005b      	lsls	r3, r3, #1
 8008566:	2203      	movs	r2, #3
 8008568:	409a      	lsls	r2, r3
 800856a:	0013      	movs	r3, r2
 800856c:	43da      	mvns	r2, r3
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	4013      	ands	r3, r2
 8008572:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	68da      	ldr	r2, [r3, #12]
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	005b      	lsls	r3, r3, #1
 800857c:	409a      	lsls	r2, r3
 800857e:	0013      	movs	r3, r2
 8008580:	693a      	ldr	r2, [r7, #16]
 8008582:	4313      	orrs	r3, r2
 8008584:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008592:	2201      	movs	r2, #1
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	409a      	lsls	r2, r3
 8008598:	0013      	movs	r3, r2
 800859a:	43da      	mvns	r2, r3
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	4013      	ands	r3, r2
 80085a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	091b      	lsrs	r3, r3, #4
 80085a8:	2201      	movs	r2, #1
 80085aa:	401a      	ands	r2, r3
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	409a      	lsls	r2, r3
 80085b0:	0013      	movs	r3, r2
 80085b2:	693a      	ldr	r2, [r7, #16]
 80085b4:	4313      	orrs	r3, r2
 80085b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	2203      	movs	r2, #3
 80085c4:	4013      	ands	r3, r2
 80085c6:	2b03      	cmp	r3, #3
 80085c8:	d017      	beq.n	80085fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	005b      	lsls	r3, r3, #1
 80085d4:	2203      	movs	r2, #3
 80085d6:	409a      	lsls	r2, r3
 80085d8:	0013      	movs	r3, r2
 80085da:	43da      	mvns	r2, r3
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	4013      	ands	r3, r2
 80085e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	689a      	ldr	r2, [r3, #8]
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	005b      	lsls	r3, r3, #1
 80085ea:	409a      	lsls	r2, r3
 80085ec:	0013      	movs	r3, r2
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	693a      	ldr	r2, [r7, #16]
 80085f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	2203      	movs	r2, #3
 8008600:	4013      	ands	r3, r2
 8008602:	2b02      	cmp	r3, #2
 8008604:	d123      	bne.n	800864e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	08da      	lsrs	r2, r3, #3
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	3208      	adds	r2, #8
 800860e:	0092      	lsls	r2, r2, #2
 8008610:	58d3      	ldr	r3, [r2, r3]
 8008612:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2207      	movs	r2, #7
 8008618:	4013      	ands	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	220f      	movs	r2, #15
 800861e:	409a      	lsls	r2, r3
 8008620:	0013      	movs	r3, r2
 8008622:	43da      	mvns	r2, r3
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	4013      	ands	r3, r2
 8008628:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	691a      	ldr	r2, [r3, #16]
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	2107      	movs	r1, #7
 8008632:	400b      	ands	r3, r1
 8008634:	009b      	lsls	r3, r3, #2
 8008636:	409a      	lsls	r2, r3
 8008638:	0013      	movs	r3, r2
 800863a:	693a      	ldr	r2, [r7, #16]
 800863c:	4313      	orrs	r3, r2
 800863e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	08da      	lsrs	r2, r3, #3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	3208      	adds	r2, #8
 8008648:	0092      	lsls	r2, r2, #2
 800864a:	6939      	ldr	r1, [r7, #16]
 800864c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	005b      	lsls	r3, r3, #1
 8008658:	2203      	movs	r2, #3
 800865a:	409a      	lsls	r2, r3
 800865c:	0013      	movs	r3, r2
 800865e:	43da      	mvns	r2, r3
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	4013      	ands	r3, r2
 8008664:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	2203      	movs	r2, #3
 800866c:	401a      	ands	r2, r3
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	005b      	lsls	r3, r3, #1
 8008672:	409a      	lsls	r2, r3
 8008674:	0013      	movs	r3, r2
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	693a      	ldr	r2, [r7, #16]
 8008680:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	685a      	ldr	r2, [r3, #4]
 8008686:	23c0      	movs	r3, #192	@ 0xc0
 8008688:	029b      	lsls	r3, r3, #10
 800868a:	4013      	ands	r3, r2
 800868c:	d100      	bne.n	8008690 <HAL_GPIO_Init+0x174>
 800868e:	e098      	b.n	80087c2 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008690:	4a53      	ldr	r2, [pc, #332]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	089b      	lsrs	r3, r3, #2
 8008696:	3318      	adds	r3, #24
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	589b      	ldr	r3, [r3, r2]
 800869c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	2203      	movs	r2, #3
 80086a2:	4013      	ands	r3, r2
 80086a4:	00db      	lsls	r3, r3, #3
 80086a6:	220f      	movs	r2, #15
 80086a8:	409a      	lsls	r2, r3
 80086aa:	0013      	movs	r3, r2
 80086ac:	43da      	mvns	r2, r3
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	4013      	ands	r3, r2
 80086b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	23a0      	movs	r3, #160	@ 0xa0
 80086b8:	05db      	lsls	r3, r3, #23
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d019      	beq.n	80086f2 <HAL_GPIO_Init+0x1d6>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	4a48      	ldr	r2, [pc, #288]	@ (80087e4 <HAL_GPIO_Init+0x2c8>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <HAL_GPIO_Init+0x1d2>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	4a47      	ldr	r2, [pc, #284]	@ (80087e8 <HAL_GPIO_Init+0x2cc>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d00d      	beq.n	80086ea <HAL_GPIO_Init+0x1ce>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	4a46      	ldr	r2, [pc, #280]	@ (80087ec <HAL_GPIO_Init+0x2d0>)
 80086d2:	4293      	cmp	r3, r2
 80086d4:	d007      	beq.n	80086e6 <HAL_GPIO_Init+0x1ca>
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a45      	ldr	r2, [pc, #276]	@ (80087f0 <HAL_GPIO_Init+0x2d4>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d101      	bne.n	80086e2 <HAL_GPIO_Init+0x1c6>
 80086de:	2304      	movs	r3, #4
 80086e0:	e008      	b.n	80086f4 <HAL_GPIO_Init+0x1d8>
 80086e2:	2305      	movs	r3, #5
 80086e4:	e006      	b.n	80086f4 <HAL_GPIO_Init+0x1d8>
 80086e6:	2303      	movs	r3, #3
 80086e8:	e004      	b.n	80086f4 <HAL_GPIO_Init+0x1d8>
 80086ea:	2302      	movs	r3, #2
 80086ec:	e002      	b.n	80086f4 <HAL_GPIO_Init+0x1d8>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <HAL_GPIO_Init+0x1d8>
 80086f2:	2300      	movs	r3, #0
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	2103      	movs	r1, #3
 80086f8:	400a      	ands	r2, r1
 80086fa:	00d2      	lsls	r2, r2, #3
 80086fc:	4093      	lsls	r3, r2
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	4313      	orrs	r3, r2
 8008702:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008704:	4936      	ldr	r1, [pc, #216]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	089b      	lsrs	r3, r3, #2
 800870a:	3318      	adds	r3, #24
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008712:	4b33      	ldr	r3, [pc, #204]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	43da      	mvns	r2, r3
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	4013      	ands	r3, r2
 8008720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	2380      	movs	r3, #128	@ 0x80
 8008728:	035b      	lsls	r3, r3, #13
 800872a:	4013      	ands	r3, r2
 800872c:	d003      	beq.n	8008736 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800872e:	693a      	ldr	r2, [r7, #16]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4313      	orrs	r3, r2
 8008734:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008736:	4b2a      	ldr	r3, [pc, #168]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008738:	693a      	ldr	r2, [r7, #16]
 800873a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800873c:	4b28      	ldr	r3, [pc, #160]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	43da      	mvns	r2, r3
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	4013      	ands	r3, r2
 800874a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	2380      	movs	r3, #128	@ 0x80
 8008752:	039b      	lsls	r3, r3, #14
 8008754:	4013      	ands	r3, r2
 8008756:	d003      	beq.n	8008760 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	4313      	orrs	r3, r2
 800875e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008760:	4b1f      	ldr	r3, [pc, #124]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008762:	693a      	ldr	r2, [r7, #16]
 8008764:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008766:	4a1e      	ldr	r2, [pc, #120]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008768:	2384      	movs	r3, #132	@ 0x84
 800876a:	58d3      	ldr	r3, [r2, r3]
 800876c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	43da      	mvns	r2, r3
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	4013      	ands	r3, r2
 8008776:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	2380      	movs	r3, #128	@ 0x80
 800877e:	029b      	lsls	r3, r3, #10
 8008780:	4013      	ands	r3, r2
 8008782:	d003      	beq.n	800878c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	4313      	orrs	r3, r2
 800878a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800878c:	4914      	ldr	r1, [pc, #80]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 800878e:	2284      	movs	r2, #132	@ 0x84
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008794:	4a12      	ldr	r2, [pc, #72]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 8008796:	2380      	movs	r3, #128	@ 0x80
 8008798:	58d3      	ldr	r3, [r2, r3]
 800879a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	43da      	mvns	r2, r3
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	4013      	ands	r3, r2
 80087a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	685a      	ldr	r2, [r3, #4]
 80087aa:	2380      	movs	r3, #128	@ 0x80
 80087ac:	025b      	lsls	r3, r3, #9
 80087ae:	4013      	ands	r3, r2
 80087b0:	d003      	beq.n	80087ba <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80087ba:	4909      	ldr	r1, [pc, #36]	@ (80087e0 <HAL_GPIO_Init+0x2c4>)
 80087bc:	2280      	movs	r2, #128	@ 0x80
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	3301      	adds	r3, #1
 80087c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	40da      	lsrs	r2, r3
 80087d0:	1e13      	subs	r3, r2, #0
 80087d2:	d000      	beq.n	80087d6 <HAL_GPIO_Init+0x2ba>
 80087d4:	e6aa      	b.n	800852c <HAL_GPIO_Init+0x10>
  }
}
 80087d6:	46c0      	nop			@ (mov r8, r8)
 80087d8:	46c0      	nop			@ (mov r8, r8)
 80087da:	46bd      	mov	sp, r7
 80087dc:	b006      	add	sp, #24
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	40021800 	.word	0x40021800
 80087e4:	50000400 	.word	0x50000400
 80087e8:	50000800 	.word	0x50000800
 80087ec:	50000c00 	.word	0x50000c00
 80087f0:	50001000 	.word	0x50001000

080087f4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
 80087fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80087fe:	2300      	movs	r3, #0
 8008800:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8008802:	e0ba      	b.n	800897a <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008804:	2201      	movs	r2, #1
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	409a      	lsls	r2, r3
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	4013      	ands	r3, r2
 800880e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d100      	bne.n	8008818 <HAL_GPIO_DeInit+0x24>
 8008816:	e0ad      	b.n	8008974 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 8008818:	4a5d      	ldr	r2, [pc, #372]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	089b      	lsrs	r3, r3, #2
 800881e:	3318      	adds	r3, #24
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	589b      	ldr	r3, [r3, r2]
 8008824:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2203      	movs	r2, #3
 800882a:	4013      	ands	r3, r2
 800882c:	00db      	lsls	r3, r3, #3
 800882e:	220f      	movs	r2, #15
 8008830:	409a      	lsls	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	4013      	ands	r3, r2
 8008836:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 8008838:	687a      	ldr	r2, [r7, #4]
 800883a:	23a0      	movs	r3, #160	@ 0xa0
 800883c:	05db      	lsls	r3, r3, #23
 800883e:	429a      	cmp	r2, r3
 8008840:	d019      	beq.n	8008876 <HAL_GPIO_DeInit+0x82>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	4a53      	ldr	r2, [pc, #332]	@ (8008994 <HAL_GPIO_DeInit+0x1a0>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d013      	beq.n	8008872 <HAL_GPIO_DeInit+0x7e>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	4a52      	ldr	r2, [pc, #328]	@ (8008998 <HAL_GPIO_DeInit+0x1a4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d00d      	beq.n	800886e <HAL_GPIO_DeInit+0x7a>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a51      	ldr	r2, [pc, #324]	@ (800899c <HAL_GPIO_DeInit+0x1a8>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d007      	beq.n	800886a <HAL_GPIO_DeInit+0x76>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a50      	ldr	r2, [pc, #320]	@ (80089a0 <HAL_GPIO_DeInit+0x1ac>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d101      	bne.n	8008866 <HAL_GPIO_DeInit+0x72>
 8008862:	2304      	movs	r3, #4
 8008864:	e008      	b.n	8008878 <HAL_GPIO_DeInit+0x84>
 8008866:	2305      	movs	r3, #5
 8008868:	e006      	b.n	8008878 <HAL_GPIO_DeInit+0x84>
 800886a:	2303      	movs	r3, #3
 800886c:	e004      	b.n	8008878 <HAL_GPIO_DeInit+0x84>
 800886e:	2302      	movs	r3, #2
 8008870:	e002      	b.n	8008878 <HAL_GPIO_DeInit+0x84>
 8008872:	2301      	movs	r3, #1
 8008874:	e000      	b.n	8008878 <HAL_GPIO_DeInit+0x84>
 8008876:	2300      	movs	r3, #0
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	2103      	movs	r1, #3
 800887c:	400a      	ands	r2, r1
 800887e:	00d2      	lsls	r2, r2, #3
 8008880:	4093      	lsls	r3, r2
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	429a      	cmp	r2, r3
 8008886:	d136      	bne.n	80088f6 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8008888:	4a41      	ldr	r2, [pc, #260]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 800888a:	2380      	movs	r3, #128	@ 0x80
 800888c:	58d3      	ldr	r3, [r2, r3]
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	43d2      	mvns	r2, r2
 8008892:	493f      	ldr	r1, [pc, #252]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 8008894:	4013      	ands	r3, r2
 8008896:	2280      	movs	r2, #128	@ 0x80
 8008898:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800889a:	4a3d      	ldr	r2, [pc, #244]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 800889c:	2384      	movs	r3, #132	@ 0x84
 800889e:	58d3      	ldr	r3, [r2, r3]
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	43d2      	mvns	r2, r2
 80088a4:	493a      	ldr	r1, [pc, #232]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088a6:	4013      	ands	r3, r2
 80088a8:	2284      	movs	r2, #132	@ 0x84
 80088aa:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80088ac:	4b38      	ldr	r3, [pc, #224]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088ae:	685a      	ldr	r2, [r3, #4]
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	43d9      	mvns	r1, r3
 80088b4:	4b36      	ldr	r3, [pc, #216]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088b6:	400a      	ands	r2, r1
 80088b8:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80088ba:	4b35      	ldr	r3, [pc, #212]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	693b      	ldr	r3, [r7, #16]
 80088c0:	43d9      	mvns	r1, r3
 80088c2:	4b33      	ldr	r3, [pc, #204]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088c4:	400a      	ands	r2, r1
 80088c6:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	2203      	movs	r2, #3
 80088cc:	4013      	ands	r3, r2
 80088ce:	00db      	lsls	r3, r3, #3
 80088d0:	220f      	movs	r2, #15
 80088d2:	409a      	lsls	r2, r3
 80088d4:	0013      	movs	r3, r2
 80088d6:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 80088d8:	4a2d      	ldr	r2, [pc, #180]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	089b      	lsrs	r3, r3, #2
 80088de:	3318      	adds	r3, #24
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	589a      	ldr	r2, [r3, r2]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	43d9      	mvns	r1, r3
 80088e8:	4829      	ldr	r0, [pc, #164]	@ (8008990 <HAL_GPIO_DeInit+0x19c>)
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	089b      	lsrs	r3, r3, #2
 80088ee:	400a      	ands	r2, r1
 80088f0:	3318      	adds	r3, #24
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	005b      	lsls	r3, r3, #1
 80088fe:	2103      	movs	r1, #3
 8008900:	4099      	lsls	r1, r3
 8008902:	000b      	movs	r3, r1
 8008904:	431a      	orrs	r2, r3
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	08da      	lsrs	r2, r3, #3
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	3208      	adds	r2, #8
 8008912:	0092      	lsls	r2, r2, #2
 8008914:	58d3      	ldr	r3, [r2, r3]
 8008916:	697a      	ldr	r2, [r7, #20]
 8008918:	2107      	movs	r1, #7
 800891a:	400a      	ands	r2, r1
 800891c:	0092      	lsls	r2, r2, #2
 800891e:	210f      	movs	r1, #15
 8008920:	4091      	lsls	r1, r2
 8008922:	000a      	movs	r2, r1
 8008924:	43d1      	mvns	r1, r2
 8008926:	697a      	ldr	r2, [r7, #20]
 8008928:	08d2      	lsrs	r2, r2, #3
 800892a:	4019      	ands	r1, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	3208      	adds	r2, #8
 8008930:	0092      	lsls	r2, r2, #2
 8008932:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	697a      	ldr	r2, [r7, #20]
 800893a:	0052      	lsls	r2, r2, #1
 800893c:	2103      	movs	r1, #3
 800893e:	4091      	lsls	r1, r2
 8008940:	000a      	movs	r2, r1
 8008942:	43d2      	mvns	r2, r2
 8008944:	401a      	ands	r2, r3
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	2101      	movs	r1, #1
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	4091      	lsls	r1, r2
 8008954:	000a      	movs	r2, r1
 8008956:	43d2      	mvns	r2, r2
 8008958:	401a      	ands	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	697a      	ldr	r2, [r7, #20]
 8008964:	0052      	lsls	r2, r2, #1
 8008966:	2103      	movs	r1, #3
 8008968:	4091      	lsls	r1, r2
 800896a:	000a      	movs	r2, r1
 800896c:	43d2      	mvns	r2, r2
 800896e:	401a      	ands	r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	60da      	str	r2, [r3, #12]
    }

    position++;
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	3301      	adds	r3, #1
 8008978:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800897a:	683a      	ldr	r2, [r7, #0]
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	40da      	lsrs	r2, r3
 8008980:	1e13      	subs	r3, r2, #0
 8008982:	d000      	beq.n	8008986 <HAL_GPIO_DeInit+0x192>
 8008984:	e73e      	b.n	8008804 <HAL_GPIO_DeInit+0x10>
  }
}
 8008986:	46c0      	nop			@ (mov r8, r8)
 8008988:	46c0      	nop			@ (mov r8, r8)
 800898a:	46bd      	mov	sp, r7
 800898c:	b006      	add	sp, #24
 800898e:	bd80      	pop	{r7, pc}
 8008990:	40021800 	.word	0x40021800
 8008994:	50000400 	.word	0x50000400
 8008998:	50000800 	.word	0x50000800
 800899c:	50000c00 	.word	0x50000c00
 80089a0:	50001000 	.word	0x50001000

080089a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b084      	sub	sp, #16
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	000a      	movs	r2, r1
 80089ae:	1cbb      	adds	r3, r7, #2
 80089b0:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	691b      	ldr	r3, [r3, #16]
 80089b6:	1cba      	adds	r2, r7, #2
 80089b8:	8812      	ldrh	r2, [r2, #0]
 80089ba:	4013      	ands	r3, r2
 80089bc:	d004      	beq.n	80089c8 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80089be:	230f      	movs	r3, #15
 80089c0:	18fb      	adds	r3, r7, r3
 80089c2:	2201      	movs	r2, #1
 80089c4:	701a      	strb	r2, [r3, #0]
 80089c6:	e003      	b.n	80089d0 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80089c8:	230f      	movs	r3, #15
 80089ca:	18fb      	adds	r3, r7, r3
 80089cc:	2200      	movs	r2, #0
 80089ce:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80089d0:	230f      	movs	r3, #15
 80089d2:	18fb      	adds	r3, r7, r3
 80089d4:	781b      	ldrb	r3, [r3, #0]
}
 80089d6:	0018      	movs	r0, r3
 80089d8:	46bd      	mov	sp, r7
 80089da:	b004      	add	sp, #16
 80089dc:	bd80      	pop	{r7, pc}

080089de <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80089de:	b580      	push	{r7, lr}
 80089e0:	b082      	sub	sp, #8
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	0008      	movs	r0, r1
 80089e8:	0011      	movs	r1, r2
 80089ea:	1cbb      	adds	r3, r7, #2
 80089ec:	1c02      	adds	r2, r0, #0
 80089ee:	801a      	strh	r2, [r3, #0]
 80089f0:	1c7b      	adds	r3, r7, #1
 80089f2:	1c0a      	adds	r2, r1, #0
 80089f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80089f6:	1c7b      	adds	r3, r7, #1
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d004      	beq.n	8008a08 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80089fe:	1cbb      	adds	r3, r7, #2
 8008a00:	881a      	ldrh	r2, [r3, #0]
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a06:	e003      	b.n	8008a10 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a08:	1cbb      	adds	r3, r7, #2
 8008a0a:	881a      	ldrh	r2, [r3, #0]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008a10:	46c0      	nop			@ (mov r8, r8)
 8008a12:	46bd      	mov	sp, r7
 8008a14:	b002      	add	sp, #8
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	000a      	movs	r2, r1
 8008a22:	1cbb      	adds	r3, r7, #2
 8008a24:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	695b      	ldr	r3, [r3, #20]
 8008a2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8008a2c:	1cbb      	adds	r3, r7, #2
 8008a2e:	881b      	ldrh	r3, [r3, #0]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	4013      	ands	r3, r2
 8008a34:	041a      	lsls	r2, r3, #16
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	43db      	mvns	r3, r3
 8008a3a:	1cb9      	adds	r1, r7, #2
 8008a3c:	8809      	ldrh	r1, [r1, #0]
 8008a3e:	400b      	ands	r3, r1
 8008a40:	431a      	orrs	r2, r3
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	619a      	str	r2, [r3, #24]
}
 8008a46:	46c0      	nop			@ (mov r8, r8)
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	b004      	add	sp, #16
 8008a4c:	bd80      	pop	{r7, pc}
	...

08008a50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	0002      	movs	r2, r0
 8008a58:	1dbb      	adds	r3, r7, #6
 8008a5a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8008a5c:	4b10      	ldr	r3, [pc, #64]	@ (8008aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	1dba      	adds	r2, r7, #6
 8008a62:	8812      	ldrh	r2, [r2, #0]
 8008a64:	4013      	ands	r3, r2
 8008a66:	d008      	beq.n	8008a7a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8008a68:	4b0d      	ldr	r3, [pc, #52]	@ (8008aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008a6a:	1dba      	adds	r2, r7, #6
 8008a6c:	8812      	ldrh	r2, [r2, #0]
 8008a6e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8008a70:	1dbb      	adds	r3, r7, #6
 8008a72:	881b      	ldrh	r3, [r3, #0]
 8008a74:	0018      	movs	r0, r3
 8008a76:	f7f9 ff17 	bl	80028a8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8008a7a:	4b09      	ldr	r3, [pc, #36]	@ (8008aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008a7c:	691b      	ldr	r3, [r3, #16]
 8008a7e:	1dba      	adds	r2, r7, #6
 8008a80:	8812      	ldrh	r2, [r2, #0]
 8008a82:	4013      	ands	r3, r2
 8008a84:	d008      	beq.n	8008a98 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8008a86:	4b06      	ldr	r3, [pc, #24]	@ (8008aa0 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8008a88:	1dba      	adds	r2, r7, #6
 8008a8a:	8812      	ldrh	r2, [r2, #0]
 8008a8c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8008a8e:	1dbb      	adds	r3, r7, #6
 8008a90:	881b      	ldrh	r3, [r3, #0]
 8008a92:	0018      	movs	r0, r3
 8008a94:	f7f9 ff36 	bl	8002904 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8008a98:	46c0      	nop			@ (mov r8, r8)
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	b002      	add	sp, #8
 8008a9e:	bd80      	pop	{r7, pc}
 8008aa0:	40021800 	.word	0x40021800

08008aa4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d005      	beq.n	8008ad0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ac8:	68ba      	ldr	r2, [r7, #8]
 8008aca:	68f9      	ldr	r1, [r7, #12]
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	4798      	blx	r3
  }
}
 8008ad0:	46c0      	nop			@ (mov r8, r8)
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	b004      	add	sp, #16
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b086      	sub	sp, #24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	2380      	movs	r3, #128	@ 0x80
 8008af4:	005b      	lsls	r3, r3, #1
 8008af6:	4013      	ands	r3, r2
 8008af8:	d00e      	beq.n	8008b18 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	2280      	movs	r2, #128	@ 0x80
 8008afe:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8008b00:	d00a      	beq.n	8008b18 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b06:	2201      	movs	r2, #1
 8008b08:	431a      	orrs	r2, r3
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2280      	movs	r2, #128	@ 0x80
 8008b14:	0052      	lsls	r2, r2, #1
 8008b16:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008b18:	697a      	ldr	r2, [r7, #20]
 8008b1a:	2380      	movs	r3, #128	@ 0x80
 8008b1c:	00db      	lsls	r3, r3, #3
 8008b1e:	4013      	ands	r3, r2
 8008b20:	d00e      	beq.n	8008b40 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	2280      	movs	r2, #128	@ 0x80
 8008b26:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8008b28:	d00a      	beq.n	8008b40 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b2e:	2208      	movs	r2, #8
 8008b30:	431a      	orrs	r2, r3
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	2280      	movs	r2, #128	@ 0x80
 8008b3c:	00d2      	lsls	r2, r2, #3
 8008b3e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008b40:	697a      	ldr	r2, [r7, #20]
 8008b42:	2380      	movs	r3, #128	@ 0x80
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	4013      	ands	r3, r2
 8008b48:	d00e      	beq.n	8008b68 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	2280      	movs	r2, #128	@ 0x80
 8008b4e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8008b50:	d00a      	beq.n	8008b68 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b56:	2202      	movs	r2, #2
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	2280      	movs	r2, #128	@ 0x80
 8008b64:	0092      	lsls	r2, r2, #2
 8008b66:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b6c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	220b      	movs	r2, #11
 8008b72:	4013      	ands	r3, r2
 8008b74:	d005      	beq.n	8008b82 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8008b76:	68fa      	ldr	r2, [r7, #12]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	0011      	movs	r1, r2
 8008b7c:	0018      	movs	r0, r3
 8008b7e:	f000 fc25 	bl	80093cc <I2C_ITError>
  }
}
 8008b82:	46c0      	nop			@ (mov r8, r8)
 8008b84:	46bd      	mov	sp, r7
 8008b86:	b006      	add	sp, #24
 8008b88:	bd80      	pop	{r7, pc}

08008b8a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008b8a:	b580      	push	{r7, lr}
 8008b8c:	b082      	sub	sp, #8
 8008b8e:	af00      	add	r7, sp, #0
 8008b90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008b92:	46c0      	nop			@ (mov r8, r8)
 8008b94:	46bd      	mov	sp, r7
 8008b96:	b002      	add	sp, #8
 8008b98:	bd80      	pop	{r7, pc}

08008b9a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008b9a:	b580      	push	{r7, lr}
 8008b9c:	b082      	sub	sp, #8
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008ba2:	46c0      	nop			@ (mov r8, r8)
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	b002      	add	sp, #8
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b082      	sub	sp, #8
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	0008      	movs	r0, r1
 8008bb4:	0011      	movs	r1, r2
 8008bb6:	1cfb      	adds	r3, r7, #3
 8008bb8:	1c02      	adds	r2, r0, #0
 8008bba:	701a      	strb	r2, [r3, #0]
 8008bbc:	003b      	movs	r3, r7
 8008bbe:	1c0a      	adds	r2, r1, #0
 8008bc0:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008bc2:	46c0      	nop			@ (mov r8, r8)
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	b002      	add	sp, #8
 8008bc8:	bd80      	pop	{r7, pc}

08008bca <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008bca:	b580      	push	{r7, lr}
 8008bcc:	b082      	sub	sp, #8
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008bd2:	46c0      	nop			@ (mov r8, r8)
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	b002      	add	sp, #8
 8008bd8:	bd80      	pop	{r7, pc}

08008bda <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008bda:	b580      	push	{r7, lr}
 8008bdc:	b082      	sub	sp, #8
 8008bde:	af00      	add	r7, sp, #0
 8008be0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008be2:	46c0      	nop			@ (mov r8, r8)
 8008be4:	46bd      	mov	sp, r7
 8008be6:	b002      	add	sp, #8
 8008be8:	bd80      	pop	{r7, pc}

08008bea <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b082      	sub	sp, #8
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008bf2:	46c0      	nop			@ (mov r8, r8)
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	b002      	add	sp, #8
 8008bf8:	bd80      	pop	{r7, pc}
	...

08008bfc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b086      	sub	sp, #24
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	2240      	movs	r2, #64	@ 0x40
 8008c16:	5c9b      	ldrb	r3, [r3, r2]
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d101      	bne.n	8008c20 <I2C_Slave_ISR_IT+0x24>
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	e0e7      	b.n	8008df0 <I2C_Slave_ISR_IT+0x1f4>
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2240      	movs	r2, #64	@ 0x40
 8008c24:	2101      	movs	r1, #1
 8008c26:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	2220      	movs	r2, #32
 8008c2c:	4013      	ands	r3, r2
 8008c2e:	d00a      	beq.n	8008c46 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2220      	movs	r2, #32
 8008c34:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8008c36:	d006      	beq.n	8008c46 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008c38:	693a      	ldr	r2, [r7, #16]
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	0011      	movs	r1, r2
 8008c3e:	0018      	movs	r0, r3
 8008c40:	f000 f9e4 	bl	800900c <I2C_ITSlaveCplt>
 8008c44:	e0cf      	b.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	2210      	movs	r2, #16
 8008c4a:	4013      	ands	r3, r2
 8008c4c:	d052      	beq.n	8008cf4 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2210      	movs	r2, #16
 8008c52:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8008c54:	d04e      	beq.n	8008cf4 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d12d      	bne.n	8008cbc <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2241      	movs	r2, #65	@ 0x41
 8008c64:	5c9b      	ldrb	r3, [r3, r2]
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	2b28      	cmp	r3, #40	@ 0x28
 8008c6a:	d10b      	bne.n	8008c84 <I2C_Slave_ISR_IT+0x88>
 8008c6c:	697a      	ldr	r2, [r7, #20]
 8008c6e:	2380      	movs	r3, #128	@ 0x80
 8008c70:	049b      	lsls	r3, r3, #18
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d106      	bne.n	8008c84 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008c76:	693a      	ldr	r2, [r7, #16]
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	0011      	movs	r1, r2
 8008c7c:	0018      	movs	r0, r3
 8008c7e:	f000 fb4d 	bl	800931c <I2C_ITListenCplt>
 8008c82:	e036      	b.n	8008cf2 <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2241      	movs	r2, #65	@ 0x41
 8008c88:	5c9b      	ldrb	r3, [r3, r2]
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	2b29      	cmp	r3, #41	@ 0x29
 8008c8e:	d110      	bne.n	8008cb2 <I2C_Slave_ISR_IT+0xb6>
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	4a59      	ldr	r2, [pc, #356]	@ (8008df8 <I2C_Slave_ISR_IT+0x1fc>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00c      	beq.n	8008cb2 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	2210      	movs	r2, #16
 8008c9e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	0018      	movs	r0, r3
 8008ca4:	f000 fcbd 	bl	8009622 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	0018      	movs	r0, r3
 8008cac:	f000 f94a 	bl	8008f44 <I2C_ITSlaveSeqCplt>
 8008cb0:	e01f      	b.n	8008cf2 <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2210      	movs	r2, #16
 8008cb8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008cba:	e091      	b.n	8008de0 <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	2210      	movs	r2, #16
 8008cc2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cc8:	2204      	movs	r2, #4
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008cd0:	697b      	ldr	r3, [r7, #20]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d005      	beq.n	8008ce2 <I2C_Slave_ISR_IT+0xe6>
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	2380      	movs	r3, #128	@ 0x80
 8008cda:	045b      	lsls	r3, r3, #17
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d000      	beq.n	8008ce2 <I2C_Slave_ISR_IT+0xe6>
 8008ce0:	e07e      	b.n	8008de0 <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	0011      	movs	r1, r2
 8008cea:	0018      	movs	r0, r3
 8008cec:	f000 fb6e 	bl	80093cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008cf0:	e076      	b.n	8008de0 <I2C_Slave_ISR_IT+0x1e4>
 8008cf2:	e075      	b.n	8008de0 <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	2204      	movs	r2, #4
 8008cf8:	4013      	ands	r3, r2
 8008cfa:	d02f      	beq.n	8008d5c <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2204      	movs	r2, #4
 8008d00:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8008d02:	d02b      	beq.n	8008d5c <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d018      	beq.n	8008d40 <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d18:	b2d2      	uxtb	r2, r2
 8008d1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d20:	1c5a      	adds	r2, r3, #1
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d2a:	3b01      	subs	r3, #1
 8008d2c:	b29a      	uxth	r2, r3
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	b29a      	uxth	r2, r3
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d44:	b29b      	uxth	r3, r3
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d14c      	bne.n	8008de4 <I2C_Slave_ISR_IT+0x1e8>
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8008df8 <I2C_Slave_ISR_IT+0x1fc>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d048      	beq.n	8008de4 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	0018      	movs	r0, r3
 8008d56:	f000 f8f5 	bl	8008f44 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008d5a:	e043      	b.n	8008de4 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	2208      	movs	r2, #8
 8008d60:	4013      	ands	r3, r2
 8008d62:	d00a      	beq.n	8008d7a <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2208      	movs	r2, #8
 8008d68:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008d6a:	d006      	beq.n	8008d7a <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	0011      	movs	r1, r2
 8008d72:	0018      	movs	r0, r3
 8008d74:	f000 f842 	bl	8008dfc <I2C_ITAddrCplt>
 8008d78:	e035      	b.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	2202      	movs	r2, #2
 8008d7e:	4013      	ands	r3, r2
 8008d80:	d031      	beq.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2202      	movs	r2, #2
 8008d86:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8008d88:	d02d      	beq.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d018      	beq.n	8008dc6 <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d98:	781a      	ldrb	r2, [r3, #0]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008da4:	1c5a      	adds	r2, r3, #1
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	3b01      	subs	r3, #1
 8008db2:	b29a      	uxth	r2, r3
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8008dc4:	e00f      	b.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	2380      	movs	r3, #128	@ 0x80
 8008dca:	045b      	lsls	r3, r3, #17
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d002      	beq.n	8008dd6 <I2C_Slave_ISR_IT+0x1da>
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d107      	bne.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	0018      	movs	r0, r3
 8008dda:	f000 f8b3 	bl	8008f44 <I2C_ITSlaveSeqCplt>
 8008dde:	e002      	b.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 8008de0:	46c0      	nop			@ (mov r8, r8)
 8008de2:	e000      	b.n	8008de6 <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 8008de4:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2240      	movs	r2, #64	@ 0x40
 8008dea:	2100      	movs	r1, #0
 8008dec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dee:	2300      	movs	r3, #0
}
 8008df0:	0018      	movs	r0, r3
 8008df2:	46bd      	mov	sp, r7
 8008df4:	b006      	add	sp, #24
 8008df6:	bd80      	pop	{r7, pc}
 8008df8:	ffff0000 	.word	0xffff0000

08008dfc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8008dfc:	b5b0      	push	{r4, r5, r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
 8008e04:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2241      	movs	r2, #65	@ 0x41
 8008e0a:	5c9b      	ldrb	r3, [r3, r2]
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	001a      	movs	r2, r3
 8008e10:	2328      	movs	r3, #40	@ 0x28
 8008e12:	4013      	ands	r3, r2
 8008e14:	2b28      	cmp	r3, #40	@ 0x28
 8008e16:	d000      	beq.n	8008e1a <I2C_ITAddrCplt+0x1e>
 8008e18:	e088      	b.n	8008f2c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	699b      	ldr	r3, [r3, #24]
 8008e20:	0c1b      	lsrs	r3, r3, #16
 8008e22:	b2da      	uxtb	r2, r3
 8008e24:	250f      	movs	r5, #15
 8008e26:	197b      	adds	r3, r7, r5
 8008e28:	2101      	movs	r1, #1
 8008e2a:	400a      	ands	r2, r1
 8008e2c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	699b      	ldr	r3, [r3, #24]
 8008e34:	0c1b      	lsrs	r3, r3, #16
 8008e36:	b29a      	uxth	r2, r3
 8008e38:	200c      	movs	r0, #12
 8008e3a:	183b      	adds	r3, r7, r0
 8008e3c:	21fe      	movs	r1, #254	@ 0xfe
 8008e3e:	400a      	ands	r2, r1
 8008e40:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	b29a      	uxth	r2, r3
 8008e4a:	240a      	movs	r4, #10
 8008e4c:	193b      	adds	r3, r7, r4
 8008e4e:	0592      	lsls	r2, r2, #22
 8008e50:	0d92      	lsrs	r2, r2, #22
 8008e52:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	b29a      	uxth	r2, r3
 8008e5c:	2308      	movs	r3, #8
 8008e5e:	18fb      	adds	r3, r7, r3
 8008e60:	21fe      	movs	r1, #254	@ 0xfe
 8008e62:	400a      	ands	r2, r1
 8008e64:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	68db      	ldr	r3, [r3, #12]
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	d148      	bne.n	8008f00 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8008e6e:	0021      	movs	r1, r4
 8008e70:	187b      	adds	r3, r7, r1
 8008e72:	881b      	ldrh	r3, [r3, #0]
 8008e74:	09db      	lsrs	r3, r3, #7
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	183b      	adds	r3, r7, r0
 8008e7a:	881b      	ldrh	r3, [r3, #0]
 8008e7c:	4053      	eors	r3, r2
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	001a      	movs	r2, r3
 8008e82:	2306      	movs	r3, #6
 8008e84:	4013      	ands	r3, r2
 8008e86:	d120      	bne.n	8008eca <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8008e88:	183b      	adds	r3, r7, r0
 8008e8a:	187a      	adds	r2, r7, r1
 8008e8c:	8812      	ldrh	r2, [r2, #0]
 8008e8e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e94:	1c5a      	adds	r2, r3, #1
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e9e:	2b02      	cmp	r3, #2
 8008ea0:	d14c      	bne.n	8008f3c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2208      	movs	r2, #8
 8008eae:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2240      	movs	r2, #64	@ 0x40
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008eb8:	183b      	adds	r3, r7, r0
 8008eba:	881a      	ldrh	r2, [r3, #0]
 8008ebc:	197b      	adds	r3, r7, r5
 8008ebe:	7819      	ldrb	r1, [r3, #0]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	0018      	movs	r0, r3
 8008ec4:	f7ff fe71 	bl	8008baa <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008ec8:	e038      	b.n	8008f3c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8008eca:	240c      	movs	r4, #12
 8008ecc:	193b      	adds	r3, r7, r4
 8008ece:	2208      	movs	r2, #8
 8008ed0:	18ba      	adds	r2, r7, r2
 8008ed2:	8812      	ldrh	r2, [r2, #0]
 8008ed4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008ed6:	2380      	movs	r3, #128	@ 0x80
 8008ed8:	021a      	lsls	r2, r3, #8
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	0011      	movs	r1, r2
 8008ede:	0018      	movs	r0, r3
 8008ee0:	f000 fbe0 	bl	80096a4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2240      	movs	r2, #64	@ 0x40
 8008ee8:	2100      	movs	r1, #0
 8008eea:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008eec:	193b      	adds	r3, r7, r4
 8008eee:	881a      	ldrh	r2, [r3, #0]
 8008ef0:	230f      	movs	r3, #15
 8008ef2:	18fb      	adds	r3, r7, r3
 8008ef4:	7819      	ldrb	r1, [r3, #0]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	0018      	movs	r0, r3
 8008efa:	f7ff fe56 	bl	8008baa <HAL_I2C_AddrCallback>
}
 8008efe:	e01d      	b.n	8008f3c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8008f00:	2380      	movs	r3, #128	@ 0x80
 8008f02:	021a      	lsls	r2, r3, #8
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	0011      	movs	r1, r2
 8008f08:	0018      	movs	r0, r3
 8008f0a:	f000 fbcb 	bl	80096a4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2240      	movs	r2, #64	@ 0x40
 8008f12:	2100      	movs	r1, #0
 8008f14:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8008f16:	230c      	movs	r3, #12
 8008f18:	18fb      	adds	r3, r7, r3
 8008f1a:	881a      	ldrh	r2, [r3, #0]
 8008f1c:	230f      	movs	r3, #15
 8008f1e:	18fb      	adds	r3, r7, r3
 8008f20:	7819      	ldrb	r1, [r3, #0]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	0018      	movs	r0, r3
 8008f26:	f7ff fe40 	bl	8008baa <HAL_I2C_AddrCallback>
}
 8008f2a:	e007      	b.n	8008f3c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	2208      	movs	r2, #8
 8008f32:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2240      	movs	r2, #64	@ 0x40
 8008f38:	2100      	movs	r1, #0
 8008f3a:	5499      	strb	r1, [r3, r2]
}
 8008f3c:	46c0      	nop			@ (mov r8, r8)
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	b004      	add	sp, #16
 8008f42:	bdb0      	pop	{r4, r5, r7, pc}

08008f44 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b084      	sub	sp, #16
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2242      	movs	r2, #66	@ 0x42
 8008f58:	2100      	movs	r1, #0
 8008f5a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	2380      	movs	r3, #128	@ 0x80
 8008f60:	01db      	lsls	r3, r3, #7
 8008f62:	4013      	ands	r3, r2
 8008f64:	d008      	beq.n	8008f78 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4924      	ldr	r1, [pc, #144]	@ (8009004 <I2C_ITSlaveSeqCplt+0xc0>)
 8008f72:	400a      	ands	r2, r1
 8008f74:	601a      	str	r2, [r3, #0]
 8008f76:	e00c      	b.n	8008f92 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	2380      	movs	r3, #128	@ 0x80
 8008f7c:	021b      	lsls	r3, r3, #8
 8008f7e:	4013      	ands	r3, r2
 8008f80:	d007      	beq.n	8008f92 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	491e      	ldr	r1, [pc, #120]	@ (8009008 <I2C_ITSlaveSeqCplt+0xc4>)
 8008f8e:	400a      	ands	r2, r1
 8008f90:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2241      	movs	r2, #65	@ 0x41
 8008f96:	5c9b      	ldrb	r3, [r3, r2]
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b29      	cmp	r3, #41	@ 0x29
 8008f9c:	d114      	bne.n	8008fc8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2241      	movs	r2, #65	@ 0x41
 8008fa2:	2128      	movs	r1, #40	@ 0x28
 8008fa4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2221      	movs	r2, #33	@ 0x21
 8008faa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	2101      	movs	r1, #1
 8008fb0:	0018      	movs	r0, r3
 8008fb2:	f000 fb77 	bl	80096a4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2240      	movs	r2, #64	@ 0x40
 8008fba:	2100      	movs	r1, #0
 8008fbc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	0018      	movs	r0, r3
 8008fc2:	f7ff fde2 	bl	8008b8a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008fc6:	e019      	b.n	8008ffc <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2241      	movs	r2, #65	@ 0x41
 8008fcc:	5c9b      	ldrb	r3, [r3, r2]
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fd2:	d113      	bne.n	8008ffc <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2241      	movs	r2, #65	@ 0x41
 8008fd8:	2128      	movs	r1, #40	@ 0x28
 8008fda:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2222      	movs	r2, #34	@ 0x22
 8008fe0:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2102      	movs	r1, #2
 8008fe6:	0018      	movs	r0, r3
 8008fe8:	f000 fb5c 	bl	80096a4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2240      	movs	r2, #64	@ 0x40
 8008ff0:	2100      	movs	r1, #0
 8008ff2:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	0018      	movs	r0, r3
 8008ff8:	f7ff fdcf 	bl	8008b9a <HAL_I2C_SlaveRxCpltCallback>
}
 8008ffc:	46c0      	nop			@ (mov r8, r8)
 8008ffe:	46bd      	mov	sp, r7
 8009000:	b004      	add	sp, #16
 8009002:	bd80      	pop	{r7, pc}
 8009004:	ffffbfff 	.word	0xffffbfff
 8009008:	ffff7fff 	.word	0xffff7fff

0800900c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
 8009014:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009026:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009028:	200b      	movs	r0, #11
 800902a:	183b      	adds	r3, r7, r0
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	2141      	movs	r1, #65	@ 0x41
 8009030:	5c52      	ldrb	r2, [r2, r1]
 8009032:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	2220      	movs	r2, #32
 800903a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800903c:	183b      	adds	r3, r7, r0
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	2b21      	cmp	r3, #33	@ 0x21
 8009042:	d003      	beq.n	800904c <I2C_ITSlaveCplt+0x40>
 8009044:	183b      	adds	r3, r7, r0
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	2b29      	cmp	r3, #41	@ 0x29
 800904a:	d109      	bne.n	8009060 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800904c:	4aac      	ldr	r2, [pc, #688]	@ (8009300 <I2C_ITSlaveCplt+0x2f4>)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	0011      	movs	r1, r2
 8009052:	0018      	movs	r0, r3
 8009054:	f000 fb26 	bl	80096a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2221      	movs	r2, #33	@ 0x21
 800905c:	631a      	str	r2, [r3, #48]	@ 0x30
 800905e:	e020      	b.n	80090a2 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009060:	220b      	movs	r2, #11
 8009062:	18bb      	adds	r3, r7, r2
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	2b22      	cmp	r3, #34	@ 0x22
 8009068:	d003      	beq.n	8009072 <I2C_ITSlaveCplt+0x66>
 800906a:	18bb      	adds	r3, r7, r2
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009070:	d109      	bne.n	8009086 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009072:	4aa4      	ldr	r2, [pc, #656]	@ (8009304 <I2C_ITSlaveCplt+0x2f8>)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	0011      	movs	r1, r2
 8009078:	0018      	movs	r0, r3
 800907a:	f000 fb13 	bl	80096a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	2222      	movs	r2, #34	@ 0x22
 8009082:	631a      	str	r2, [r3, #48]	@ 0x30
 8009084:	e00d      	b.n	80090a2 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8009086:	230b      	movs	r3, #11
 8009088:	18fb      	adds	r3, r7, r3
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	2b28      	cmp	r3, #40	@ 0x28
 800908e:	d108      	bne.n	80090a2 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8009090:	4a9d      	ldr	r2, [pc, #628]	@ (8009308 <I2C_ITSlaveCplt+0x2fc>)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	0011      	movs	r1, r2
 8009096:	0018      	movs	r0, r3
 8009098:	f000 fb04 	bl	80096a4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	685a      	ldr	r2, [r3, #4]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	2180      	movs	r1, #128	@ 0x80
 80090ae:	0209      	lsls	r1, r1, #8
 80090b0:	430a      	orrs	r2, r1
 80090b2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685a      	ldr	r2, [r3, #4]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4993      	ldr	r1, [pc, #588]	@ (800930c <I2C_ITSlaveCplt+0x300>)
 80090c0:	400a      	ands	r2, r1
 80090c2:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	0018      	movs	r0, r3
 80090c8:	f000 faab 	bl	8009622 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80090cc:	693a      	ldr	r2, [r7, #16]
 80090ce:	2380      	movs	r3, #128	@ 0x80
 80090d0:	01db      	lsls	r3, r3, #7
 80090d2:	4013      	ands	r3, r2
 80090d4:	d013      	beq.n	80090fe <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	498b      	ldr	r1, [pc, #556]	@ (8009310 <I2C_ITSlaveCplt+0x304>)
 80090e2:	400a      	ands	r2, r1
 80090e4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d01f      	beq.n	800912e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80090fc:	e017      	b.n	800912e <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80090fe:	693a      	ldr	r2, [r7, #16]
 8009100:	2380      	movs	r3, #128	@ 0x80
 8009102:	021b      	lsls	r3, r3, #8
 8009104:	4013      	ands	r3, r2
 8009106:	d012      	beq.n	800912e <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	681a      	ldr	r2, [r3, #0]
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4980      	ldr	r1, [pc, #512]	@ (8009314 <I2C_ITSlaveCplt+0x308>)
 8009114:	400a      	ands	r2, r1
 8009116:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800911c:	2b00      	cmp	r3, #0
 800911e:	d006      	beq.n	800912e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	685b      	ldr	r3, [r3, #4]
 8009128:	b29a      	uxth	r2, r3
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	2204      	movs	r2, #4
 8009132:	4013      	ands	r3, r2
 8009134:	d020      	beq.n	8009178 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	2204      	movs	r2, #4
 800913a:	4393      	bics	r3, r2
 800913c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009148:	b2d2      	uxtb	r2, r2
 800914a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009150:	1c5a      	adds	r2, r3, #1
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00c      	beq.n	8009178 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009162:	3b01      	subs	r3, #1
 8009164:	b29a      	uxth	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800916e:	b29b      	uxth	r3, r3
 8009170:	3b01      	subs	r3, #1
 8009172:	b29a      	uxth	r2, r3
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800917c:	b29b      	uxth	r3, r3
 800917e:	2b00      	cmp	r3, #0
 8009180:	d005      	beq.n	800918e <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009186:	2204      	movs	r2, #4
 8009188:	431a      	orrs	r2, r3
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2210      	movs	r2, #16
 8009192:	4013      	ands	r3, r2
 8009194:	d04f      	beq.n	8009236 <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	2210      	movs	r2, #16
 800919a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800919c:	d04b      	beq.n	8009236 <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d12d      	bne.n	8009204 <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2241      	movs	r2, #65	@ 0x41
 80091ac:	5c9b      	ldrb	r3, [r3, r2]
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	2b28      	cmp	r3, #40	@ 0x28
 80091b2:	d10b      	bne.n	80091cc <I2C_ITSlaveCplt+0x1c0>
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	2380      	movs	r3, #128	@ 0x80
 80091b8:	049b      	lsls	r3, r3, #18
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d106      	bne.n	80091cc <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80091be:	697a      	ldr	r2, [r7, #20]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	0011      	movs	r1, r2
 80091c4:	0018      	movs	r0, r3
 80091c6:	f000 f8a9 	bl	800931c <I2C_ITListenCplt>
 80091ca:	e034      	b.n	8009236 <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2241      	movs	r2, #65	@ 0x41
 80091d0:	5c9b      	ldrb	r3, [r3, r2]
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b29      	cmp	r3, #41	@ 0x29
 80091d6:	d110      	bne.n	80091fa <I2C_ITSlaveCplt+0x1ee>
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4a4f      	ldr	r2, [pc, #316]	@ (8009318 <I2C_ITSlaveCplt+0x30c>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d00c      	beq.n	80091fa <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	2210      	movs	r2, #16
 80091e6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	0018      	movs	r0, r3
 80091ec:	f000 fa19 	bl	8009622 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	0018      	movs	r0, r3
 80091f4:	f7ff fea6 	bl	8008f44 <I2C_ITSlaveSeqCplt>
 80091f8:	e01d      	b.n	8009236 <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	2210      	movs	r2, #16
 8009200:	61da      	str	r2, [r3, #28]
 8009202:	e018      	b.n	8009236 <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2210      	movs	r2, #16
 800920a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009210:	2204      	movs	r2, #4
 8009212:	431a      	orrs	r2, r3
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d004      	beq.n	8009228 <I2C_ITSlaveCplt+0x21c>
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	2380      	movs	r3, #128	@ 0x80
 8009222:	045b      	lsls	r3, r3, #17
 8009224:	429a      	cmp	r2, r3
 8009226:	d106      	bne.n	8009236 <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	0011      	movs	r1, r2
 8009230:	0018      	movs	r0, r3
 8009232:	f000 f8cb 	bl	80093cc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2242      	movs	r2, #66	@ 0x42
 800923a:	2100      	movs	r1, #0
 800923c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009248:	2b00      	cmp	r3, #0
 800924a:	d013      	beq.n	8009274 <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	0011      	movs	r1, r2
 8009254:	0018      	movs	r0, r3
 8009256:	f000 f8b9 	bl	80093cc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2241      	movs	r2, #65	@ 0x41
 800925e:	5c9b      	ldrb	r3, [r3, r2]
 8009260:	b2db      	uxtb	r3, r3
 8009262:	2b28      	cmp	r3, #40	@ 0x28
 8009264:	d147      	bne.n	80092f6 <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009266:	697a      	ldr	r2, [r7, #20]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	0011      	movs	r1, r2
 800926c:	0018      	movs	r0, r3
 800926e:	f000 f855 	bl	800931c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009272:	e040      	b.n	80092f6 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009278:	4a27      	ldr	r2, [pc, #156]	@ (8009318 <I2C_ITSlaveCplt+0x30c>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d016      	beq.n	80092ac <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	0018      	movs	r0, r3
 8009282:	f7ff fe5f 	bl	8008f44 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4a23      	ldr	r2, [pc, #140]	@ (8009318 <I2C_ITSlaveCplt+0x30c>)
 800928a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2241      	movs	r2, #65	@ 0x41
 8009290:	2120      	movs	r1, #32
 8009292:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2200      	movs	r2, #0
 8009298:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2240      	movs	r2, #64	@ 0x40
 800929e:	2100      	movs	r1, #0
 80092a0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	0018      	movs	r0, r3
 80092a6:	f7ff fc90 	bl	8008bca <HAL_I2C_ListenCpltCallback>
}
 80092aa:	e024      	b.n	80092f6 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2241      	movs	r2, #65	@ 0x41
 80092b0:	5c9b      	ldrb	r3, [r3, r2]
 80092b2:	b2db      	uxtb	r3, r3
 80092b4:	2b22      	cmp	r3, #34	@ 0x22
 80092b6:	d10f      	bne.n	80092d8 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2241      	movs	r2, #65	@ 0x41
 80092bc:	2120      	movs	r1, #32
 80092be:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2240      	movs	r2, #64	@ 0x40
 80092ca:	2100      	movs	r1, #0
 80092cc:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7ff fc62 	bl	8008b9a <HAL_I2C_SlaveRxCpltCallback>
}
 80092d6:	e00e      	b.n	80092f6 <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2241      	movs	r2, #65	@ 0x41
 80092dc:	2120      	movs	r1, #32
 80092de:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2240      	movs	r2, #64	@ 0x40
 80092ea:	2100      	movs	r1, #0
 80092ec:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	0018      	movs	r0, r3
 80092f2:	f7ff fc4a 	bl	8008b8a <HAL_I2C_SlaveTxCpltCallback>
}
 80092f6:	46c0      	nop			@ (mov r8, r8)
 80092f8:	46bd      	mov	sp, r7
 80092fa:	b006      	add	sp, #24
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	46c0      	nop			@ (mov r8, r8)
 8009300:	00008001 	.word	0x00008001
 8009304:	00008002 	.word	0x00008002
 8009308:	00008003 	.word	0x00008003
 800930c:	fe00e800 	.word	0xfe00e800
 8009310:	ffffbfff 	.word	0xffffbfff
 8009314:	ffff7fff 	.word	0xffff7fff
 8009318:	ffff0000 	.word	0xffff0000

0800931c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a26      	ldr	r2, [pc, #152]	@ (80093c4 <I2C_ITListenCplt+0xa8>)
 800932a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2200      	movs	r2, #0
 8009330:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2241      	movs	r2, #65	@ 0x41
 8009336:	2120      	movs	r1, #32
 8009338:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2242      	movs	r2, #66	@ 0x42
 800933e:	2100      	movs	r1, #0
 8009340:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	2200      	movs	r2, #0
 8009346:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	2204      	movs	r2, #4
 800934c:	4013      	ands	r3, r2
 800934e:	d022      	beq.n	8009396 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800935a:	b2d2      	uxtb	r2, r2
 800935c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009362:	1c5a      	adds	r2, r3, #1
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800936c:	2b00      	cmp	r3, #0
 800936e:	d012      	beq.n	8009396 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009374:	3b01      	subs	r3, #1
 8009376:	b29a      	uxth	r2, r3
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009380:	b29b      	uxth	r3, r3
 8009382:	3b01      	subs	r3, #1
 8009384:	b29a      	uxth	r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800938e:	2204      	movs	r2, #4
 8009390:	431a      	orrs	r2, r3
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009396:	4a0c      	ldr	r2, [pc, #48]	@ (80093c8 <I2C_ITListenCplt+0xac>)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	0011      	movs	r1, r2
 800939c:	0018      	movs	r0, r3
 800939e:	f000 f981 	bl	80096a4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2210      	movs	r2, #16
 80093a8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2240      	movs	r2, #64	@ 0x40
 80093ae:	2100      	movs	r1, #0
 80093b0:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	0018      	movs	r0, r3
 80093b6:	f7ff fc08 	bl	8008bca <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80093ba:	46c0      	nop			@ (mov r8, r8)
 80093bc:	46bd      	mov	sp, r7
 80093be:	b002      	add	sp, #8
 80093c0:	bd80      	pop	{r7, pc}
 80093c2:	46c0      	nop			@ (mov r8, r8)
 80093c4:	ffff0000 	.word	0xffff0000
 80093c8:	00008003 	.word	0x00008003

080093cc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b084      	sub	sp, #16
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80093d6:	200f      	movs	r0, #15
 80093d8:	183b      	adds	r3, r7, r0
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	2141      	movs	r1, #65	@ 0x41
 80093de:	5c52      	ldrb	r2, [r2, r1]
 80093e0:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2242      	movs	r2, #66	@ 0x42
 80093e6:	2100      	movs	r1, #0
 80093e8:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a72      	ldr	r2, [pc, #456]	@ (80095b8 <I2C_ITError+0x1ec>)
 80093ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2200      	movs	r2, #0
 80093f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	431a      	orrs	r2, r3
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009402:	183b      	adds	r3, r7, r0
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b28      	cmp	r3, #40	@ 0x28
 8009408:	d007      	beq.n	800941a <I2C_ITError+0x4e>
 800940a:	183b      	adds	r3, r7, r0
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	2b29      	cmp	r3, #41	@ 0x29
 8009410:	d003      	beq.n	800941a <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009412:	183b      	adds	r3, r7, r0
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	2b2a      	cmp	r3, #42	@ 0x2a
 8009418:	d10c      	bne.n	8009434 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2103      	movs	r1, #3
 800941e:	0018      	movs	r0, r3
 8009420:	f000 f940 	bl	80096a4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2241      	movs	r2, #65	@ 0x41
 8009428:	2128      	movs	r1, #40	@ 0x28
 800942a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	4a63      	ldr	r2, [pc, #396]	@ (80095bc <I2C_ITError+0x1f0>)
 8009430:	635a      	str	r2, [r3, #52]	@ 0x34
 8009432:	e032      	b.n	800949a <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009434:	4a62      	ldr	r2, [pc, #392]	@ (80095c0 <I2C_ITError+0x1f4>)
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	0011      	movs	r1, r2
 800943a:	0018      	movs	r0, r3
 800943c:	f000 f932 	bl	80096a4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	0018      	movs	r0, r3
 8009444:	f000 f8ed 	bl	8009622 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2241      	movs	r2, #65	@ 0x41
 800944c:	5c9b      	ldrb	r3, [r3, r2]
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b60      	cmp	r3, #96	@ 0x60
 8009452:	d01f      	beq.n	8009494 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	2241      	movs	r2, #65	@ 0x41
 8009458:	2120      	movs	r1, #32
 800945a:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	699b      	ldr	r3, [r3, #24]
 8009462:	2220      	movs	r2, #32
 8009464:	4013      	ands	r3, r2
 8009466:	2b20      	cmp	r3, #32
 8009468:	d114      	bne.n	8009494 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	2210      	movs	r2, #16
 8009472:	4013      	ands	r3, r2
 8009474:	2b10      	cmp	r3, #16
 8009476:	d109      	bne.n	800948c <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2210      	movs	r2, #16
 800947e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009484:	2204      	movs	r2, #4
 8009486:	431a      	orrs	r2, r3
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	2220      	movs	r2, #32
 8009492:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800949e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d03b      	beq.n	8009520 <I2C_ITError+0x154>
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b11      	cmp	r3, #17
 80094ac:	d002      	beq.n	80094b4 <I2C_ITError+0xe8>
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	2b21      	cmp	r3, #33	@ 0x21
 80094b2:	d135      	bne.n	8009520 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	2380      	movs	r3, #128	@ 0x80
 80094bc:	01db      	lsls	r3, r3, #7
 80094be:	401a      	ands	r2, r3
 80094c0:	2380      	movs	r3, #128	@ 0x80
 80094c2:	01db      	lsls	r3, r3, #7
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d107      	bne.n	80094d8 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	493c      	ldr	r1, [pc, #240]	@ (80095c4 <I2C_ITError+0x1f8>)
 80094d4:	400a      	ands	r2, r1
 80094d6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094dc:	0018      	movs	r0, r3
 80094de:	f7fe f9df 	bl	80078a0 <HAL_DMA_GetState>
 80094e2:	0003      	movs	r3, r0
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d016      	beq.n	8009516 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ec:	4a36      	ldr	r2, [pc, #216]	@ (80095c8 <I2C_ITError+0x1fc>)
 80094ee:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2240      	movs	r2, #64	@ 0x40
 80094f4:	2100      	movs	r1, #0
 80094f6:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fc:	0018      	movs	r0, r3
 80094fe:	f7fe f8a3 	bl	8007648 <HAL_DMA_Abort_IT>
 8009502:	1e03      	subs	r3, r0, #0
 8009504:	d051      	beq.n	80095aa <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009510:	0018      	movs	r0, r3
 8009512:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009514:	e049      	b.n	80095aa <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	0018      	movs	r0, r3
 800951a:	f000 f859 	bl	80095d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800951e:	e044      	b.n	80095aa <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009524:	2b00      	cmp	r3, #0
 8009526:	d03b      	beq.n	80095a0 <I2C_ITError+0x1d4>
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	2b12      	cmp	r3, #18
 800952c:	d002      	beq.n	8009534 <I2C_ITError+0x168>
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	2b22      	cmp	r3, #34	@ 0x22
 8009532:	d135      	bne.n	80095a0 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	2380      	movs	r3, #128	@ 0x80
 800953c:	021b      	lsls	r3, r3, #8
 800953e:	401a      	ands	r2, r3
 8009540:	2380      	movs	r3, #128	@ 0x80
 8009542:	021b      	lsls	r3, r3, #8
 8009544:	429a      	cmp	r2, r3
 8009546:	d107      	bne.n	8009558 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	491e      	ldr	r1, [pc, #120]	@ (80095cc <I2C_ITError+0x200>)
 8009554:	400a      	ands	r2, r1
 8009556:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800955c:	0018      	movs	r0, r3
 800955e:	f7fe f99f 	bl	80078a0 <HAL_DMA_GetState>
 8009562:	0003      	movs	r3, r0
 8009564:	2b01      	cmp	r3, #1
 8009566:	d016      	beq.n	8009596 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800956c:	4a16      	ldr	r2, [pc, #88]	@ (80095c8 <I2C_ITError+0x1fc>)
 800956e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2240      	movs	r2, #64	@ 0x40
 8009574:	2100      	movs	r1, #0
 8009576:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800957c:	0018      	movs	r0, r3
 800957e:	f7fe f863 	bl	8007648 <HAL_DMA_Abort_IT>
 8009582:	1e03      	subs	r3, r0, #0
 8009584:	d013      	beq.n	80095ae <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800958a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009590:	0018      	movs	r0, r3
 8009592:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009594:	e00b      	b.n	80095ae <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	0018      	movs	r0, r3
 800959a:	f000 f819 	bl	80095d0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800959e:	e006      	b.n	80095ae <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	0018      	movs	r0, r3
 80095a4:	f000 f814 	bl	80095d0 <I2C_TreatErrorCallback>
  }
}
 80095a8:	e002      	b.n	80095b0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80095aa:	46c0      	nop			@ (mov r8, r8)
 80095ac:	e000      	b.n	80095b0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80095ae:	46c0      	nop			@ (mov r8, r8)
}
 80095b0:	46c0      	nop			@ (mov r8, r8)
 80095b2:	46bd      	mov	sp, r7
 80095b4:	b004      	add	sp, #16
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	ffff0000 	.word	0xffff0000
 80095bc:	08008bfd 	.word	0x08008bfd
 80095c0:	00008003 	.word	0x00008003
 80095c4:	ffffbfff 	.word	0xffffbfff
 80095c8:	08009667 	.word	0x08009667
 80095cc:	ffff7fff 	.word	0xffff7fff

080095d0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b082      	sub	sp, #8
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2241      	movs	r2, #65	@ 0x41
 80095dc:	5c9b      	ldrb	r3, [r3, r2]
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	2b60      	cmp	r3, #96	@ 0x60
 80095e2:	d10f      	bne.n	8009604 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2241      	movs	r2, #65	@ 0x41
 80095e8:	2120      	movs	r1, #32
 80095ea:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2240      	movs	r2, #64	@ 0x40
 80095f6:	2100      	movs	r1, #0
 80095f8:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	0018      	movs	r0, r3
 80095fe:	f7ff faf4 	bl	8008bea <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009602:	e00a      	b.n	800961a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2240      	movs	r2, #64	@ 0x40
 800960e:	2100      	movs	r1, #0
 8009610:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	0018      	movs	r0, r3
 8009616:	f7ff fae0 	bl	8008bda <HAL_I2C_ErrorCallback>
}
 800961a:	46c0      	nop			@ (mov r8, r8)
 800961c:	46bd      	mov	sp, r7
 800961e:	b002      	add	sp, #8
 8009620:	bd80      	pop	{r7, pc}

08009622 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009622:	b580      	push	{r7, lr}
 8009624:	b082      	sub	sp, #8
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	699b      	ldr	r3, [r3, #24]
 8009630:	2202      	movs	r2, #2
 8009632:	4013      	ands	r3, r2
 8009634:	2b02      	cmp	r3, #2
 8009636:	d103      	bne.n	8009640 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	2200      	movs	r2, #0
 800963e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	699b      	ldr	r3, [r3, #24]
 8009646:	2201      	movs	r2, #1
 8009648:	4013      	ands	r3, r2
 800964a:	2b01      	cmp	r3, #1
 800964c:	d007      	beq.n	800965e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	699a      	ldr	r2, [r3, #24]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	2101      	movs	r1, #1
 800965a:	430a      	orrs	r2, r1
 800965c:	619a      	str	r2, [r3, #24]
  }
}
 800965e:	46c0      	nop			@ (mov r8, r8)
 8009660:	46bd      	mov	sp, r7
 8009662:	b002      	add	sp, #8
 8009664:	bd80      	pop	{r7, pc}

08009666 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b084      	sub	sp, #16
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009672:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009678:	2b00      	cmp	r3, #0
 800967a:	d003      	beq.n	8009684 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009680:	2200      	movs	r2, #0
 8009682:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009688:	2b00      	cmp	r3, #0
 800968a:	d003      	beq.n	8009694 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009690:	2200      	movs	r2, #0
 8009692:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	0018      	movs	r0, r3
 8009698:	f7ff ff9a 	bl	80095d0 <I2C_TreatErrorCallback>
}
 800969c:	46c0      	nop			@ (mov r8, r8)
 800969e:	46bd      	mov	sp, r7
 80096a0:	b004      	add	sp, #16
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	000a      	movs	r2, r1
 80096ae:	1cbb      	adds	r3, r7, #2
 80096b0:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80096b2:	2300      	movs	r3, #0
 80096b4:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80096b6:	1cbb      	adds	r3, r7, #2
 80096b8:	881b      	ldrh	r3, [r3, #0]
 80096ba:	2201      	movs	r2, #1
 80096bc:	4013      	ands	r3, r2
 80096be:	d010      	beq.n	80096e2 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2242      	movs	r2, #66	@ 0x42
 80096c4:	4313      	orrs	r3, r2
 80096c6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2241      	movs	r2, #65	@ 0x41
 80096cc:	5c9b      	ldrb	r3, [r3, r2]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	001a      	movs	r2, r3
 80096d2:	2328      	movs	r3, #40	@ 0x28
 80096d4:	4013      	ands	r3, r2
 80096d6:	2b28      	cmp	r3, #40	@ 0x28
 80096d8:	d003      	beq.n	80096e2 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	22b0      	movs	r2, #176	@ 0xb0
 80096de:	4313      	orrs	r3, r2
 80096e0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80096e2:	1cbb      	adds	r3, r7, #2
 80096e4:	881b      	ldrh	r3, [r3, #0]
 80096e6:	2202      	movs	r2, #2
 80096e8:	4013      	ands	r3, r2
 80096ea:	d010      	beq.n	800970e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2244      	movs	r2, #68	@ 0x44
 80096f0:	4313      	orrs	r3, r2
 80096f2:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2241      	movs	r2, #65	@ 0x41
 80096f8:	5c9b      	ldrb	r3, [r3, r2]
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	001a      	movs	r2, r3
 80096fe:	2328      	movs	r3, #40	@ 0x28
 8009700:	4013      	ands	r3, r2
 8009702:	2b28      	cmp	r3, #40	@ 0x28
 8009704:	d003      	beq.n	800970e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	22b0      	movs	r2, #176	@ 0xb0
 800970a:	4313      	orrs	r3, r2
 800970c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800970e:	1cbb      	adds	r3, r7, #2
 8009710:	2200      	movs	r2, #0
 8009712:	5e9b      	ldrsh	r3, [r3, r2]
 8009714:	2b00      	cmp	r3, #0
 8009716:	da03      	bge.n	8009720 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	22b8      	movs	r2, #184	@ 0xb8
 800971c:	4313      	orrs	r3, r2
 800971e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8009720:	1cbb      	adds	r3, r7, #2
 8009722:	881b      	ldrh	r3, [r3, #0]
 8009724:	2b10      	cmp	r3, #16
 8009726:	d103      	bne.n	8009730 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	2290      	movs	r2, #144	@ 0x90
 800972c:	4313      	orrs	r3, r2
 800972e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8009730:	1cbb      	adds	r3, r7, #2
 8009732:	881b      	ldrh	r3, [r3, #0]
 8009734:	2b20      	cmp	r3, #32
 8009736:	d103      	bne.n	8009740 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2220      	movs	r2, #32
 800973c:	4313      	orrs	r3, r2
 800973e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8009740:	1cbb      	adds	r3, r7, #2
 8009742:	881b      	ldrh	r3, [r3, #0]
 8009744:	2b40      	cmp	r3, #64	@ 0x40
 8009746:	d103      	bne.n	8009750 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2240      	movs	r2, #64	@ 0x40
 800974c:	4313      	orrs	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	43d9      	mvns	r1, r3
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	400a      	ands	r2, r1
 8009760:	601a      	str	r2, [r3, #0]
}
 8009762:	46c0      	nop			@ (mov r8, r8)
 8009764:	46bd      	mov	sp, r7
 8009766:	b004      	add	sp, #16
 8009768:	bd80      	pop	{r7, pc}
	...

0800976c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d101      	bne.n	800977e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	e03d      	b.n	80097fa <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	4a20      	ldr	r2, [pc, #128]	@ (8009804 <HAL_IWDG_Init+0x98>)
 8009784:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a1f      	ldr	r2, [pc, #124]	@ (8009808 <HAL_IWDG_Init+0x9c>)
 800978c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	687a      	ldr	r2, [r7, #4]
 8009794:	6852      	ldr	r2, [r2, #4]
 8009796:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	687a      	ldr	r2, [r7, #4]
 800979e:	6892      	ldr	r2, [r2, #8]
 80097a0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80097a2:	f7fd f873 	bl	800688c <HAL_GetTick>
 80097a6:	0003      	movs	r3, r0
 80097a8:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80097aa:	e00e      	b.n	80097ca <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80097ac:	f7fd f86e 	bl	800688c <HAL_GetTick>
 80097b0:	0002      	movs	r2, r0
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	1ad3      	subs	r3, r2, r3
 80097b6:	2b31      	cmp	r3, #49	@ 0x31
 80097b8:	d907      	bls.n	80097ca <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	2207      	movs	r2, #7
 80097c2:	4013      	ands	r3, r2
 80097c4:	d001      	beq.n	80097ca <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 80097c6:	2303      	movs	r3, #3
 80097c8:	e017      	b.n	80097fa <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	68db      	ldr	r3, [r3, #12]
 80097d0:	2207      	movs	r2, #7
 80097d2:	4013      	ands	r3, r2
 80097d4:	d1ea      	bne.n	80097ac <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	691a      	ldr	r2, [r3, #16]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d005      	beq.n	80097f0 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	68d2      	ldr	r2, [r2, #12]
 80097ec:	611a      	str	r2, [r3, #16]
 80097ee:	e003      	b.n	80097f8 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a05      	ldr	r2, [pc, #20]	@ (800980c <HAL_IWDG_Init+0xa0>)
 80097f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80097f8:	2300      	movs	r3, #0
}
 80097fa:	0018      	movs	r0, r3
 80097fc:	46bd      	mov	sp, r7
 80097fe:	b004      	add	sp, #16
 8009800:	bd80      	pop	{r7, pc}
 8009802:	46c0      	nop			@ (mov r8, r8)
 8009804:	0000cccc 	.word	0x0000cccc
 8009808:	00005555 	.word	0x00005555
 800980c:	0000aaaa 	.word	0x0000aaaa

08009810 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	4a03      	ldr	r2, [pc, #12]	@ (800982c <HAL_IWDG_Refresh+0x1c>)
 800981e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	0018      	movs	r0, r3
 8009824:	46bd      	mov	sp, r7
 8009826:	b002      	add	sp, #8
 8009828:	bd80      	pop	{r7, pc}
 800982a:	46c0      	nop			@ (mov r8, r8)
 800982c:	0000aaaa 	.word	0x0000aaaa

08009830 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b084      	sub	sp, #16
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8009838:	4b19      	ldr	r3, [pc, #100]	@ (80098a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	4a19      	ldr	r2, [pc, #100]	@ (80098a4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800983e:	4013      	ands	r3, r2
 8009840:	0019      	movs	r1, r3
 8009842:	4b17      	ldr	r3, [pc, #92]	@ (80098a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	430a      	orrs	r2, r1
 8009848:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800984a:	687a      	ldr	r2, [r7, #4]
 800984c:	2380      	movs	r3, #128	@ 0x80
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	429a      	cmp	r2, r3
 8009852:	d11f      	bne.n	8009894 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8009854:	4b14      	ldr	r3, [pc, #80]	@ (80098a8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	0013      	movs	r3, r2
 800985a:	005b      	lsls	r3, r3, #1
 800985c:	189b      	adds	r3, r3, r2
 800985e:	005b      	lsls	r3, r3, #1
 8009860:	4912      	ldr	r1, [pc, #72]	@ (80098ac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8009862:	0018      	movs	r0, r3
 8009864:	f7f6 fc6a 	bl	800013c <__udivsi3>
 8009868:	0003      	movs	r3, r0
 800986a:	3301      	adds	r3, #1
 800986c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800986e:	e008      	b.n	8009882 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d003      	beq.n	800987e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	3b01      	subs	r3, #1
 800987a:	60fb      	str	r3, [r7, #12]
 800987c:	e001      	b.n	8009882 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800987e:	2303      	movs	r3, #3
 8009880:	e009      	b.n	8009896 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009882:	4b07      	ldr	r3, [pc, #28]	@ (80098a0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009884:	695a      	ldr	r2, [r3, #20]
 8009886:	2380      	movs	r3, #128	@ 0x80
 8009888:	00db      	lsls	r3, r3, #3
 800988a:	401a      	ands	r2, r3
 800988c:	2380      	movs	r3, #128	@ 0x80
 800988e:	00db      	lsls	r3, r3, #3
 8009890:	429a      	cmp	r2, r3
 8009892:	d0ed      	beq.n	8009870 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	0018      	movs	r0, r3
 8009898:	46bd      	mov	sp, r7
 800989a:	b004      	add	sp, #16
 800989c:	bd80      	pop	{r7, pc}
 800989e:	46c0      	nop			@ (mov r8, r8)
 80098a0:	40007000 	.word	0x40007000
 80098a4:	fffff9ff 	.word	0xfffff9ff
 80098a8:	20000198 	.word	0x20000198
 80098ac:	000f4240 	.word	0x000f4240

080098b0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80098b4:	4b03      	ldr	r3, [pc, #12]	@ (80098c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80098b6:	689a      	ldr	r2, [r3, #8]
 80098b8:	23e0      	movs	r3, #224	@ 0xe0
 80098ba:	01db      	lsls	r3, r3, #7
 80098bc:	4013      	ands	r3, r2
}
 80098be:	0018      	movs	r0, r3
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	40021000 	.word	0x40021000

080098c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b088      	sub	sp, #32
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d102      	bne.n	80098dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80098d6:	2301      	movs	r3, #1
 80098d8:	f000 fb50 	bl	8009f7c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2201      	movs	r2, #1
 80098e2:	4013      	ands	r3, r2
 80098e4:	d100      	bne.n	80098e8 <HAL_RCC_OscConfig+0x20>
 80098e6:	e07c      	b.n	80099e2 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80098e8:	4bc3      	ldr	r3, [pc, #780]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	2238      	movs	r2, #56	@ 0x38
 80098ee:	4013      	ands	r3, r2
 80098f0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80098f2:	4bc1      	ldr	r3, [pc, #772]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	2203      	movs	r2, #3
 80098f8:	4013      	ands	r3, r2
 80098fa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80098fc:	69bb      	ldr	r3, [r7, #24]
 80098fe:	2b10      	cmp	r3, #16
 8009900:	d102      	bne.n	8009908 <HAL_RCC_OscConfig+0x40>
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	2b03      	cmp	r3, #3
 8009906:	d002      	beq.n	800990e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	2b08      	cmp	r3, #8
 800990c:	d10b      	bne.n	8009926 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800990e:	4bba      	ldr	r3, [pc, #744]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	2380      	movs	r3, #128	@ 0x80
 8009914:	029b      	lsls	r3, r3, #10
 8009916:	4013      	ands	r3, r2
 8009918:	d062      	beq.n	80099e0 <HAL_RCC_OscConfig+0x118>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d15e      	bne.n	80099e0 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	e32a      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	685a      	ldr	r2, [r3, #4]
 800992a:	2380      	movs	r3, #128	@ 0x80
 800992c:	025b      	lsls	r3, r3, #9
 800992e:	429a      	cmp	r2, r3
 8009930:	d107      	bne.n	8009942 <HAL_RCC_OscConfig+0x7a>
 8009932:	4bb1      	ldr	r3, [pc, #708]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009934:	681a      	ldr	r2, [r3, #0]
 8009936:	4bb0      	ldr	r3, [pc, #704]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009938:	2180      	movs	r1, #128	@ 0x80
 800993a:	0249      	lsls	r1, r1, #9
 800993c:	430a      	orrs	r2, r1
 800993e:	601a      	str	r2, [r3, #0]
 8009940:	e020      	b.n	8009984 <HAL_RCC_OscConfig+0xbc>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	685a      	ldr	r2, [r3, #4]
 8009946:	23a0      	movs	r3, #160	@ 0xa0
 8009948:	02db      	lsls	r3, r3, #11
 800994a:	429a      	cmp	r2, r3
 800994c:	d10e      	bne.n	800996c <HAL_RCC_OscConfig+0xa4>
 800994e:	4baa      	ldr	r3, [pc, #680]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	4ba9      	ldr	r3, [pc, #676]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009954:	2180      	movs	r1, #128	@ 0x80
 8009956:	02c9      	lsls	r1, r1, #11
 8009958:	430a      	orrs	r2, r1
 800995a:	601a      	str	r2, [r3, #0]
 800995c:	4ba6      	ldr	r3, [pc, #664]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	4ba5      	ldr	r3, [pc, #660]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009962:	2180      	movs	r1, #128	@ 0x80
 8009964:	0249      	lsls	r1, r1, #9
 8009966:	430a      	orrs	r2, r1
 8009968:	601a      	str	r2, [r3, #0]
 800996a:	e00b      	b.n	8009984 <HAL_RCC_OscConfig+0xbc>
 800996c:	4ba2      	ldr	r3, [pc, #648]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	4ba1      	ldr	r3, [pc, #644]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009972:	49a2      	ldr	r1, [pc, #648]	@ (8009bfc <HAL_RCC_OscConfig+0x334>)
 8009974:	400a      	ands	r2, r1
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	4b9f      	ldr	r3, [pc, #636]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	4b9e      	ldr	r3, [pc, #632]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 800997e:	49a0      	ldr	r1, [pc, #640]	@ (8009c00 <HAL_RCC_OscConfig+0x338>)
 8009980:	400a      	ands	r2, r1
 8009982:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d014      	beq.n	80099b6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800998c:	f7fc ff7e 	bl	800688c <HAL_GetTick>
 8009990:	0003      	movs	r3, r0
 8009992:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009994:	e008      	b.n	80099a8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009996:	f7fc ff79 	bl	800688c <HAL_GetTick>
 800999a:	0002      	movs	r2, r0
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	2b64      	cmp	r3, #100	@ 0x64
 80099a2:	d901      	bls.n	80099a8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80099a4:	2303      	movs	r3, #3
 80099a6:	e2e9      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80099a8:	4b93      	ldr	r3, [pc, #588]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	2380      	movs	r3, #128	@ 0x80
 80099ae:	029b      	lsls	r3, r3, #10
 80099b0:	4013      	ands	r3, r2
 80099b2:	d0f0      	beq.n	8009996 <HAL_RCC_OscConfig+0xce>
 80099b4:	e015      	b.n	80099e2 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b6:	f7fc ff69 	bl	800688c <HAL_GetTick>
 80099ba:	0003      	movs	r3, r0
 80099bc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80099be:	e008      	b.n	80099d2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099c0:	f7fc ff64 	bl	800688c <HAL_GetTick>
 80099c4:	0002      	movs	r2, r0
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	2b64      	cmp	r3, #100	@ 0x64
 80099cc:	d901      	bls.n	80099d2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80099ce:	2303      	movs	r3, #3
 80099d0:	e2d4      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80099d2:	4b89      	ldr	r3, [pc, #548]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80099d4:	681a      	ldr	r2, [r3, #0]
 80099d6:	2380      	movs	r3, #128	@ 0x80
 80099d8:	029b      	lsls	r3, r3, #10
 80099da:	4013      	ands	r3, r2
 80099dc:	d1f0      	bne.n	80099c0 <HAL_RCC_OscConfig+0xf8>
 80099de:	e000      	b.n	80099e2 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099e0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2202      	movs	r2, #2
 80099e8:	4013      	ands	r3, r2
 80099ea:	d100      	bne.n	80099ee <HAL_RCC_OscConfig+0x126>
 80099ec:	e099      	b.n	8009b22 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099ee:	4b82      	ldr	r3, [pc, #520]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	2238      	movs	r2, #56	@ 0x38
 80099f4:	4013      	ands	r3, r2
 80099f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099f8:	4b7f      	ldr	r3, [pc, #508]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	2203      	movs	r2, #3
 80099fe:	4013      	ands	r3, r2
 8009a00:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	2b10      	cmp	r3, #16
 8009a06:	d102      	bne.n	8009a0e <HAL_RCC_OscConfig+0x146>
 8009a08:	697b      	ldr	r3, [r7, #20]
 8009a0a:	2b02      	cmp	r3, #2
 8009a0c:	d002      	beq.n	8009a14 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d135      	bne.n	8009a80 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a14:	4b78      	ldr	r3, [pc, #480]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	2380      	movs	r3, #128	@ 0x80
 8009a1a:	00db      	lsls	r3, r3, #3
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	d005      	beq.n	8009a2c <HAL_RCC_OscConfig+0x164>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e2a7      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a2c:	4b72      	ldr	r3, [pc, #456]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	4a74      	ldr	r2, [pc, #464]	@ (8009c04 <HAL_RCC_OscConfig+0x33c>)
 8009a32:	4013      	ands	r3, r2
 8009a34:	0019      	movs	r1, r3
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	695b      	ldr	r3, [r3, #20]
 8009a3a:	021a      	lsls	r2, r3, #8
 8009a3c:	4b6e      	ldr	r3, [pc, #440]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a3e:	430a      	orrs	r2, r1
 8009a40:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d112      	bne.n	8009a6e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009a48:	4b6b      	ldr	r3, [pc, #428]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a6e      	ldr	r2, [pc, #440]	@ (8009c08 <HAL_RCC_OscConfig+0x340>)
 8009a4e:	4013      	ands	r3, r2
 8009a50:	0019      	movs	r1, r3
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	691a      	ldr	r2, [r3, #16]
 8009a56:	4b68      	ldr	r3, [pc, #416]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a58:	430a      	orrs	r2, r1
 8009a5a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009a5c:	4b66      	ldr	r3, [pc, #408]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	0adb      	lsrs	r3, r3, #11
 8009a62:	2207      	movs	r2, #7
 8009a64:	4013      	ands	r3, r2
 8009a66:	4a69      	ldr	r2, [pc, #420]	@ (8009c0c <HAL_RCC_OscConfig+0x344>)
 8009a68:	40da      	lsrs	r2, r3
 8009a6a:	4b69      	ldr	r3, [pc, #420]	@ (8009c10 <HAL_RCC_OscConfig+0x348>)
 8009a6c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009a6e:	4b69      	ldr	r3, [pc, #420]	@ (8009c14 <HAL_RCC_OscConfig+0x34c>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	0018      	movs	r0, r3
 8009a74:	f7fc feae 	bl	80067d4 <HAL_InitTick>
 8009a78:	1e03      	subs	r3, r0, #0
 8009a7a:	d051      	beq.n	8009b20 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	e27d      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d030      	beq.n	8009aea <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009a88:	4b5b      	ldr	r3, [pc, #364]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	4a5e      	ldr	r2, [pc, #376]	@ (8009c08 <HAL_RCC_OscConfig+0x340>)
 8009a8e:	4013      	ands	r3, r2
 8009a90:	0019      	movs	r1, r3
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	691a      	ldr	r2, [r3, #16]
 8009a96:	4b58      	ldr	r3, [pc, #352]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a98:	430a      	orrs	r2, r1
 8009a9a:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009a9c:	4b56      	ldr	r3, [pc, #344]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	4b55      	ldr	r3, [pc, #340]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009aa2:	2180      	movs	r1, #128	@ 0x80
 8009aa4:	0049      	lsls	r1, r1, #1
 8009aa6:	430a      	orrs	r2, r1
 8009aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009aaa:	f7fc feef 	bl	800688c <HAL_GetTick>
 8009aae:	0003      	movs	r3, r0
 8009ab0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ab2:	e008      	b.n	8009ac6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ab4:	f7fc feea 	bl	800688c <HAL_GetTick>
 8009ab8:	0002      	movs	r2, r0
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	1ad3      	subs	r3, r2, r3
 8009abe:	2b02      	cmp	r3, #2
 8009ac0:	d901      	bls.n	8009ac6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8009ac2:	2303      	movs	r3, #3
 8009ac4:	e25a      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ac6:	4b4c      	ldr	r3, [pc, #304]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	2380      	movs	r3, #128	@ 0x80
 8009acc:	00db      	lsls	r3, r3, #3
 8009ace:	4013      	ands	r3, r2
 8009ad0:	d0f0      	beq.n	8009ab4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009ad2:	4b49      	ldr	r3, [pc, #292]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	4a4b      	ldr	r2, [pc, #300]	@ (8009c04 <HAL_RCC_OscConfig+0x33c>)
 8009ad8:	4013      	ands	r3, r2
 8009ada:	0019      	movs	r1, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	021a      	lsls	r2, r3, #8
 8009ae2:	4b45      	ldr	r3, [pc, #276]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009ae4:	430a      	orrs	r2, r1
 8009ae6:	605a      	str	r2, [r3, #4]
 8009ae8:	e01b      	b.n	8009b22 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009aea:	4b43      	ldr	r3, [pc, #268]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	4b42      	ldr	r3, [pc, #264]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009af0:	4949      	ldr	r1, [pc, #292]	@ (8009c18 <HAL_RCC_OscConfig+0x350>)
 8009af2:	400a      	ands	r2, r1
 8009af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009af6:	f7fc fec9 	bl	800688c <HAL_GetTick>
 8009afa:	0003      	movs	r3, r0
 8009afc:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009afe:	e008      	b.n	8009b12 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b00:	f7fc fec4 	bl	800688c <HAL_GetTick>
 8009b04:	0002      	movs	r2, r0
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	1ad3      	subs	r3, r2, r3
 8009b0a:	2b02      	cmp	r3, #2
 8009b0c:	d901      	bls.n	8009b12 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8009b0e:	2303      	movs	r3, #3
 8009b10:	e234      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b12:	4b39      	ldr	r3, [pc, #228]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b14:	681a      	ldr	r2, [r3, #0]
 8009b16:	2380      	movs	r3, #128	@ 0x80
 8009b18:	00db      	lsls	r3, r3, #3
 8009b1a:	4013      	ands	r3, r2
 8009b1c:	d1f0      	bne.n	8009b00 <HAL_RCC_OscConfig+0x238>
 8009b1e:	e000      	b.n	8009b22 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b20:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	2208      	movs	r2, #8
 8009b28:	4013      	ands	r3, r2
 8009b2a:	d047      	beq.n	8009bbc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009b2c:	4b32      	ldr	r3, [pc, #200]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	2238      	movs	r2, #56	@ 0x38
 8009b32:	4013      	ands	r3, r2
 8009b34:	2b18      	cmp	r3, #24
 8009b36:	d10a      	bne.n	8009b4e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009b38:	4b2f      	ldr	r3, [pc, #188]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b3c:	2202      	movs	r2, #2
 8009b3e:	4013      	ands	r3, r2
 8009b40:	d03c      	beq.n	8009bbc <HAL_RCC_OscConfig+0x2f4>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	699b      	ldr	r3, [r3, #24]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d138      	bne.n	8009bbc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009b4a:	2301      	movs	r3, #1
 8009b4c:	e216      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	699b      	ldr	r3, [r3, #24]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d019      	beq.n	8009b8a <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009b56:	4b28      	ldr	r3, [pc, #160]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b58:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009b5a:	4b27      	ldr	r3, [pc, #156]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b5c:	2101      	movs	r1, #1
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b62:	f7fc fe93 	bl	800688c <HAL_GetTick>
 8009b66:	0003      	movs	r3, r0
 8009b68:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009b6a:	e008      	b.n	8009b7e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009b6c:	f7fc fe8e 	bl	800688c <HAL_GetTick>
 8009b70:	0002      	movs	r2, r0
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d901      	bls.n	8009b7e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	e1fe      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b82:	2202      	movs	r2, #2
 8009b84:	4013      	ands	r3, r2
 8009b86:	d0f1      	beq.n	8009b6c <HAL_RCC_OscConfig+0x2a4>
 8009b88:	e018      	b.n	8009bbc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009b8a:	4b1b      	ldr	r3, [pc, #108]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b8c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009b90:	2101      	movs	r1, #1
 8009b92:	438a      	bics	r2, r1
 8009b94:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b96:	f7fc fe79 	bl	800688c <HAL_GetTick>
 8009b9a:	0003      	movs	r3, r0
 8009b9c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009b9e:	e008      	b.n	8009bb2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ba0:	f7fc fe74 	bl	800688c <HAL_GetTick>
 8009ba4:	0002      	movs	r2, r0
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	1ad3      	subs	r3, r2, r3
 8009baa:	2b02      	cmp	r3, #2
 8009bac:	d901      	bls.n	8009bb2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e1e4      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009bb2:	4b11      	ldr	r3, [pc, #68]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009bb6:	2202      	movs	r2, #2
 8009bb8:	4013      	ands	r3, r2
 8009bba:	d1f1      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2204      	movs	r2, #4
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	d100      	bne.n	8009bc8 <HAL_RCC_OscConfig+0x300>
 8009bc6:	e0c7      	b.n	8009d58 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009bc8:	231f      	movs	r3, #31
 8009bca:	18fb      	adds	r3, r7, r3
 8009bcc:	2200      	movs	r2, #0
 8009bce:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009bd0:	4b09      	ldr	r3, [pc, #36]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	2238      	movs	r2, #56	@ 0x38
 8009bd6:	4013      	ands	r3, r2
 8009bd8:	2b20      	cmp	r3, #32
 8009bda:	d11f      	bne.n	8009c1c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009bdc:	4b06      	ldr	r3, [pc, #24]	@ (8009bf8 <HAL_RCC_OscConfig+0x330>)
 8009bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009be0:	2202      	movs	r2, #2
 8009be2:	4013      	ands	r3, r2
 8009be4:	d100      	bne.n	8009be8 <HAL_RCC_OscConfig+0x320>
 8009be6:	e0b7      	b.n	8009d58 <HAL_RCC_OscConfig+0x490>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d000      	beq.n	8009bf2 <HAL_RCC_OscConfig+0x32a>
 8009bf0:	e0b2      	b.n	8009d58 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e1c2      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
 8009bf6:	46c0      	nop			@ (mov r8, r8)
 8009bf8:	40021000 	.word	0x40021000
 8009bfc:	fffeffff 	.word	0xfffeffff
 8009c00:	fffbffff 	.word	0xfffbffff
 8009c04:	ffff80ff 	.word	0xffff80ff
 8009c08:	ffffc7ff 	.word	0xffffc7ff
 8009c0c:	00f42400 	.word	0x00f42400
 8009c10:	20000198 	.word	0x20000198
 8009c14:	2000019c 	.word	0x2000019c
 8009c18:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009c1c:	4bb5      	ldr	r3, [pc, #724]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009c1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c20:	2380      	movs	r3, #128	@ 0x80
 8009c22:	055b      	lsls	r3, r3, #21
 8009c24:	4013      	ands	r3, r2
 8009c26:	d101      	bne.n	8009c2c <HAL_RCC_OscConfig+0x364>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	e000      	b.n	8009c2e <HAL_RCC_OscConfig+0x366>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d011      	beq.n	8009c56 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009c32:	4bb0      	ldr	r3, [pc, #704]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009c34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c36:	4baf      	ldr	r3, [pc, #700]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009c38:	2180      	movs	r1, #128	@ 0x80
 8009c3a:	0549      	lsls	r1, r1, #21
 8009c3c:	430a      	orrs	r2, r1
 8009c3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009c40:	4bac      	ldr	r3, [pc, #688]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009c42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c44:	2380      	movs	r3, #128	@ 0x80
 8009c46:	055b      	lsls	r3, r3, #21
 8009c48:	4013      	ands	r3, r2
 8009c4a:	60fb      	str	r3, [r7, #12]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009c4e:	231f      	movs	r3, #31
 8009c50:	18fb      	adds	r3, r7, r3
 8009c52:	2201      	movs	r2, #1
 8009c54:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c56:	4ba8      	ldr	r3, [pc, #672]	@ (8009ef8 <HAL_RCC_OscConfig+0x630>)
 8009c58:	681a      	ldr	r2, [r3, #0]
 8009c5a:	2380      	movs	r3, #128	@ 0x80
 8009c5c:	005b      	lsls	r3, r3, #1
 8009c5e:	4013      	ands	r3, r2
 8009c60:	d11a      	bne.n	8009c98 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c62:	4ba5      	ldr	r3, [pc, #660]	@ (8009ef8 <HAL_RCC_OscConfig+0x630>)
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	4ba4      	ldr	r3, [pc, #656]	@ (8009ef8 <HAL_RCC_OscConfig+0x630>)
 8009c68:	2180      	movs	r1, #128	@ 0x80
 8009c6a:	0049      	lsls	r1, r1, #1
 8009c6c:	430a      	orrs	r2, r1
 8009c6e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009c70:	f7fc fe0c 	bl	800688c <HAL_GetTick>
 8009c74:	0003      	movs	r3, r0
 8009c76:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c78:	e008      	b.n	8009c8c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c7a:	f7fc fe07 	bl	800688c <HAL_GetTick>
 8009c7e:	0002      	movs	r2, r0
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	d901      	bls.n	8009c8c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e177      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c8c:	4b9a      	ldr	r3, [pc, #616]	@ (8009ef8 <HAL_RCC_OscConfig+0x630>)
 8009c8e:	681a      	ldr	r2, [r3, #0]
 8009c90:	2380      	movs	r3, #128	@ 0x80
 8009c92:	005b      	lsls	r3, r3, #1
 8009c94:	4013      	ands	r3, r2
 8009c96:	d0f0      	beq.n	8009c7a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d106      	bne.n	8009cae <HAL_RCC_OscConfig+0x3e6>
 8009ca0:	4b94      	ldr	r3, [pc, #592]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ca2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009ca4:	4b93      	ldr	r3, [pc, #588]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ca6:	2101      	movs	r1, #1
 8009ca8:	430a      	orrs	r2, r1
 8009caa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009cac:	e01c      	b.n	8009ce8 <HAL_RCC_OscConfig+0x420>
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	689b      	ldr	r3, [r3, #8]
 8009cb2:	2b05      	cmp	r3, #5
 8009cb4:	d10c      	bne.n	8009cd0 <HAL_RCC_OscConfig+0x408>
 8009cb6:	4b8f      	ldr	r3, [pc, #572]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009cba:	4b8e      	ldr	r3, [pc, #568]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cbc:	2104      	movs	r1, #4
 8009cbe:	430a      	orrs	r2, r1
 8009cc0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009cc2:	4b8c      	ldr	r3, [pc, #560]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009cc6:	4b8b      	ldr	r3, [pc, #556]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cc8:	2101      	movs	r1, #1
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009cce:	e00b      	b.n	8009ce8 <HAL_RCC_OscConfig+0x420>
 8009cd0:	4b88      	ldr	r3, [pc, #544]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009cd4:	4b87      	ldr	r3, [pc, #540]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cd6:	2101      	movs	r1, #1
 8009cd8:	438a      	bics	r2, r1
 8009cda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009cdc:	4b85      	ldr	r3, [pc, #532]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009cde:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009ce0:	4b84      	ldr	r3, [pc, #528]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ce2:	2104      	movs	r1, #4
 8009ce4:	438a      	bics	r2, r1
 8009ce6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d014      	beq.n	8009d1a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cf0:	f7fc fdcc 	bl	800688c <HAL_GetTick>
 8009cf4:	0003      	movs	r3, r0
 8009cf6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009cf8:	e009      	b.n	8009d0e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009cfa:	f7fc fdc7 	bl	800688c <HAL_GetTick>
 8009cfe:	0002      	movs	r2, r0
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	1ad3      	subs	r3, r2, r3
 8009d04:	4a7d      	ldr	r2, [pc, #500]	@ (8009efc <HAL_RCC_OscConfig+0x634>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d901      	bls.n	8009d0e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8009d0a:	2303      	movs	r3, #3
 8009d0c:	e136      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d0e:	4b79      	ldr	r3, [pc, #484]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d12:	2202      	movs	r2, #2
 8009d14:	4013      	ands	r3, r2
 8009d16:	d0f0      	beq.n	8009cfa <HAL_RCC_OscConfig+0x432>
 8009d18:	e013      	b.n	8009d42 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d1a:	f7fc fdb7 	bl	800688c <HAL_GetTick>
 8009d1e:	0003      	movs	r3, r0
 8009d20:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d22:	e009      	b.n	8009d38 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d24:	f7fc fdb2 	bl	800688c <HAL_GetTick>
 8009d28:	0002      	movs	r2, r0
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	4a73      	ldr	r2, [pc, #460]	@ (8009efc <HAL_RCC_OscConfig+0x634>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d901      	bls.n	8009d38 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e121      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d38:	4b6e      	ldr	r3, [pc, #440]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d3c:	2202      	movs	r2, #2
 8009d3e:	4013      	ands	r3, r2
 8009d40:	d1f0      	bne.n	8009d24 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009d42:	231f      	movs	r3, #31
 8009d44:	18fb      	adds	r3, r7, r3
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d105      	bne.n	8009d58 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009d4c:	4b69      	ldr	r3, [pc, #420]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d50:	4b68      	ldr	r3, [pc, #416]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d52:	496b      	ldr	r1, [pc, #428]	@ (8009f00 <HAL_RCC_OscConfig+0x638>)
 8009d54:	400a      	ands	r2, r1
 8009d56:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2220      	movs	r2, #32
 8009d5e:	4013      	ands	r3, r2
 8009d60:	d039      	beq.n	8009dd6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d01b      	beq.n	8009da2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009d6a:	4b62      	ldr	r3, [pc, #392]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	4b61      	ldr	r3, [pc, #388]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d70:	2180      	movs	r1, #128	@ 0x80
 8009d72:	03c9      	lsls	r1, r1, #15
 8009d74:	430a      	orrs	r2, r1
 8009d76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d78:	f7fc fd88 	bl	800688c <HAL_GetTick>
 8009d7c:	0003      	movs	r3, r0
 8009d7e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009d80:	e008      	b.n	8009d94 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009d82:	f7fc fd83 	bl	800688c <HAL_GetTick>
 8009d86:	0002      	movs	r2, r0
 8009d88:	693b      	ldr	r3, [r7, #16]
 8009d8a:	1ad3      	subs	r3, r2, r3
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d901      	bls.n	8009d94 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e0f3      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009d94:	4b57      	ldr	r3, [pc, #348]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009d96:	681a      	ldr	r2, [r3, #0]
 8009d98:	2380      	movs	r3, #128	@ 0x80
 8009d9a:	041b      	lsls	r3, r3, #16
 8009d9c:	4013      	ands	r3, r2
 8009d9e:	d0f0      	beq.n	8009d82 <HAL_RCC_OscConfig+0x4ba>
 8009da0:	e019      	b.n	8009dd6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009da2:	4b54      	ldr	r3, [pc, #336]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009da4:	681a      	ldr	r2, [r3, #0]
 8009da6:	4b53      	ldr	r3, [pc, #332]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009da8:	4956      	ldr	r1, [pc, #344]	@ (8009f04 <HAL_RCC_OscConfig+0x63c>)
 8009daa:	400a      	ands	r2, r1
 8009dac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dae:	f7fc fd6d 	bl	800688c <HAL_GetTick>
 8009db2:	0003      	movs	r3, r0
 8009db4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009db6:	e008      	b.n	8009dca <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009db8:	f7fc fd68 	bl	800688c <HAL_GetTick>
 8009dbc:	0002      	movs	r2, r0
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	1ad3      	subs	r3, r2, r3
 8009dc2:	2b02      	cmp	r3, #2
 8009dc4:	d901      	bls.n	8009dca <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8009dc6:	2303      	movs	r3, #3
 8009dc8:	e0d8      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009dca:	4b4a      	ldr	r3, [pc, #296]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	2380      	movs	r3, #128	@ 0x80
 8009dd0:	041b      	lsls	r3, r3, #16
 8009dd2:	4013      	ands	r3, r2
 8009dd4:	d1f0      	bne.n	8009db8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6a1b      	ldr	r3, [r3, #32]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d100      	bne.n	8009de0 <HAL_RCC_OscConfig+0x518>
 8009dde:	e0cc      	b.n	8009f7a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009de0:	4b44      	ldr	r3, [pc, #272]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	2238      	movs	r2, #56	@ 0x38
 8009de6:	4013      	ands	r3, r2
 8009de8:	2b10      	cmp	r3, #16
 8009dea:	d100      	bne.n	8009dee <HAL_RCC_OscConfig+0x526>
 8009dec:	e07b      	b.n	8009ee6 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a1b      	ldr	r3, [r3, #32]
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d156      	bne.n	8009ea4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009df6:	4b3f      	ldr	r3, [pc, #252]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	4b3e      	ldr	r3, [pc, #248]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009dfc:	4942      	ldr	r1, [pc, #264]	@ (8009f08 <HAL_RCC_OscConfig+0x640>)
 8009dfe:	400a      	ands	r2, r1
 8009e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e02:	f7fc fd43 	bl	800688c <HAL_GetTick>
 8009e06:	0003      	movs	r3, r0
 8009e08:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e0a:	e008      	b.n	8009e1e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e0c:	f7fc fd3e 	bl	800688c <HAL_GetTick>
 8009e10:	0002      	movs	r2, r0
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	2b02      	cmp	r3, #2
 8009e18:	d901      	bls.n	8009e1e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8009e1a:	2303      	movs	r3, #3
 8009e1c:	e0ae      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e1e:	4b35      	ldr	r3, [pc, #212]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	2380      	movs	r3, #128	@ 0x80
 8009e24:	049b      	lsls	r3, r3, #18
 8009e26:	4013      	ands	r3, r2
 8009e28:	d1f0      	bne.n	8009e0c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e2a:	4b32      	ldr	r3, [pc, #200]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e2c:	68db      	ldr	r3, [r3, #12]
 8009e2e:	4a37      	ldr	r2, [pc, #220]	@ (8009f0c <HAL_RCC_OscConfig+0x644>)
 8009e30:	4013      	ands	r3, r2
 8009e32:	0019      	movs	r1, r3
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e42:	021b      	lsls	r3, r3, #8
 8009e44:	431a      	orrs	r2, r3
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e4a:	431a      	orrs	r2, r3
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e50:	431a      	orrs	r2, r3
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e56:	431a      	orrs	r2, r3
 8009e58:	4b26      	ldr	r3, [pc, #152]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e5a:	430a      	orrs	r2, r1
 8009e5c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009e5e:	4b25      	ldr	r3, [pc, #148]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	4b24      	ldr	r3, [pc, #144]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e64:	2180      	movs	r1, #128	@ 0x80
 8009e66:	0449      	lsls	r1, r1, #17
 8009e68:	430a      	orrs	r2, r1
 8009e6a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009e6c:	4b21      	ldr	r3, [pc, #132]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e6e:	68da      	ldr	r2, [r3, #12]
 8009e70:	4b20      	ldr	r3, [pc, #128]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e72:	2180      	movs	r1, #128	@ 0x80
 8009e74:	0549      	lsls	r1, r1, #21
 8009e76:	430a      	orrs	r2, r1
 8009e78:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e7a:	f7fc fd07 	bl	800688c <HAL_GetTick>
 8009e7e:	0003      	movs	r3, r0
 8009e80:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e82:	e008      	b.n	8009e96 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e84:	f7fc fd02 	bl	800688c <HAL_GetTick>
 8009e88:	0002      	movs	r2, r0
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	1ad3      	subs	r3, r2, r3
 8009e8e:	2b02      	cmp	r3, #2
 8009e90:	d901      	bls.n	8009e96 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8009e92:	2303      	movs	r3, #3
 8009e94:	e072      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009e96:	4b17      	ldr	r3, [pc, #92]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	2380      	movs	r3, #128	@ 0x80
 8009e9c:	049b      	lsls	r3, r3, #18
 8009e9e:	4013      	ands	r3, r2
 8009ea0:	d0f0      	beq.n	8009e84 <HAL_RCC_OscConfig+0x5bc>
 8009ea2:	e06a      	b.n	8009f7a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ea4:	4b13      	ldr	r3, [pc, #76]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	4b12      	ldr	r3, [pc, #72]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009eaa:	4917      	ldr	r1, [pc, #92]	@ (8009f08 <HAL_RCC_OscConfig+0x640>)
 8009eac:	400a      	ands	r2, r1
 8009eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eb0:	f7fc fcec 	bl	800688c <HAL_GetTick>
 8009eb4:	0003      	movs	r3, r0
 8009eb6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009eb8:	e008      	b.n	8009ecc <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009eba:	f7fc fce7 	bl	800688c <HAL_GetTick>
 8009ebe:	0002      	movs	r2, r0
 8009ec0:	693b      	ldr	r3, [r7, #16]
 8009ec2:	1ad3      	subs	r3, r2, r3
 8009ec4:	2b02      	cmp	r3, #2
 8009ec6:	d901      	bls.n	8009ecc <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8009ec8:	2303      	movs	r3, #3
 8009eca:	e057      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009ecc:	4b09      	ldr	r3, [pc, #36]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	2380      	movs	r3, #128	@ 0x80
 8009ed2:	049b      	lsls	r3, r3, #18
 8009ed4:	4013      	ands	r3, r2
 8009ed6:	d1f0      	bne.n	8009eba <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8009ed8:	4b06      	ldr	r3, [pc, #24]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009eda:	68da      	ldr	r2, [r3, #12]
 8009edc:	4b05      	ldr	r3, [pc, #20]	@ (8009ef4 <HAL_RCC_OscConfig+0x62c>)
 8009ede:	490c      	ldr	r1, [pc, #48]	@ (8009f10 <HAL_RCC_OscConfig+0x648>)
 8009ee0:	400a      	ands	r2, r1
 8009ee2:	60da      	str	r2, [r3, #12]
 8009ee4:	e049      	b.n	8009f7a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a1b      	ldr	r3, [r3, #32]
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d112      	bne.n	8009f14 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8009eee:	2301      	movs	r3, #1
 8009ef0:	e044      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
 8009ef2:	46c0      	nop			@ (mov r8, r8)
 8009ef4:	40021000 	.word	0x40021000
 8009ef8:	40007000 	.word	0x40007000
 8009efc:	00001388 	.word	0x00001388
 8009f00:	efffffff 	.word	0xefffffff
 8009f04:	ffbfffff 	.word	0xffbfffff
 8009f08:	feffffff 	.word	0xfeffffff
 8009f0c:	11c1808c 	.word	0x11c1808c
 8009f10:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009f14:	4b1b      	ldr	r3, [pc, #108]	@ (8009f84 <HAL_RCC_OscConfig+0x6bc>)
 8009f16:	68db      	ldr	r3, [r3, #12]
 8009f18:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f1a:	697b      	ldr	r3, [r7, #20]
 8009f1c:	2203      	movs	r2, #3
 8009f1e:	401a      	ands	r2, r3
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f24:	429a      	cmp	r2, r3
 8009f26:	d126      	bne.n	8009f76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	2270      	movs	r2, #112	@ 0x70
 8009f2c:	401a      	ands	r2, r3
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d11f      	bne.n	8009f76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	23fe      	movs	r3, #254	@ 0xfe
 8009f3a:	01db      	lsls	r3, r3, #7
 8009f3c:	401a      	ands	r2, r3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f42:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d116      	bne.n	8009f76 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f48:	697a      	ldr	r2, [r7, #20]
 8009f4a:	23f8      	movs	r3, #248	@ 0xf8
 8009f4c:	039b      	lsls	r3, r3, #14
 8009f4e:	401a      	ands	r2, r3
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d10e      	bne.n	8009f76 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	23e0      	movs	r3, #224	@ 0xe0
 8009f5c:	051b      	lsls	r3, r3, #20
 8009f5e:	401a      	ands	r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d106      	bne.n	8009f76 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	0f5b      	lsrs	r3, r3, #29
 8009f6c:	075a      	lsls	r2, r3, #29
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d001      	beq.n	8009f7a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
}
 8009f7c:	0018      	movs	r0, r3
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	b008      	add	sp, #32
 8009f82:	bd80      	pop	{r7, pc}
 8009f84:	40021000 	.word	0x40021000

08009f88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b084      	sub	sp, #16
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d101      	bne.n	8009f9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e0e9      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009f9c:	4b76      	ldr	r3, [pc, #472]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	2207      	movs	r2, #7
 8009fa2:	4013      	ands	r3, r2
 8009fa4:	683a      	ldr	r2, [r7, #0]
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d91e      	bls.n	8009fe8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009faa:	4b73      	ldr	r3, [pc, #460]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2207      	movs	r2, #7
 8009fb0:	4393      	bics	r3, r2
 8009fb2:	0019      	movs	r1, r3
 8009fb4:	4b70      	ldr	r3, [pc, #448]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 8009fb6:	683a      	ldr	r2, [r7, #0]
 8009fb8:	430a      	orrs	r2, r1
 8009fba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009fbc:	f7fc fc66 	bl	800688c <HAL_GetTick>
 8009fc0:	0003      	movs	r3, r0
 8009fc2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009fc4:	e009      	b.n	8009fda <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009fc6:	f7fc fc61 	bl	800688c <HAL_GetTick>
 8009fca:	0002      	movs	r2, r0
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	1ad3      	subs	r3, r2, r3
 8009fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800a17c <HAL_RCC_ClockConfig+0x1f4>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d901      	bls.n	8009fda <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8009fd6:	2303      	movs	r3, #3
 8009fd8:	e0ca      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009fda:	4b67      	ldr	r3, [pc, #412]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	2207      	movs	r2, #7
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	683a      	ldr	r2, [r7, #0]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d1ee      	bne.n	8009fc6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	2202      	movs	r2, #2
 8009fee:	4013      	ands	r3, r2
 8009ff0:	d015      	beq.n	800a01e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2204      	movs	r2, #4
 8009ff8:	4013      	ands	r3, r2
 8009ffa:	d006      	beq.n	800a00a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009ffc:	4b60      	ldr	r3, [pc, #384]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 8009ffe:	689a      	ldr	r2, [r3, #8]
 800a000:	4b5f      	ldr	r3, [pc, #380]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a002:	21e0      	movs	r1, #224	@ 0xe0
 800a004:	01c9      	lsls	r1, r1, #7
 800a006:	430a      	orrs	r2, r1
 800a008:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a00a:	4b5d      	ldr	r3, [pc, #372]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a00c:	689b      	ldr	r3, [r3, #8]
 800a00e:	4a5d      	ldr	r2, [pc, #372]	@ (800a184 <HAL_RCC_ClockConfig+0x1fc>)
 800a010:	4013      	ands	r3, r2
 800a012:	0019      	movs	r1, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	689a      	ldr	r2, [r3, #8]
 800a018:	4b59      	ldr	r3, [pc, #356]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a01a:	430a      	orrs	r2, r1
 800a01c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2201      	movs	r2, #1
 800a024:	4013      	ands	r3, r2
 800a026:	d057      	beq.n	800a0d8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	685b      	ldr	r3, [r3, #4]
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d107      	bne.n	800a040 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a030:	4b53      	ldr	r3, [pc, #332]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	2380      	movs	r3, #128	@ 0x80
 800a036:	029b      	lsls	r3, r3, #10
 800a038:	4013      	ands	r3, r2
 800a03a:	d12b      	bne.n	800a094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a03c:	2301      	movs	r3, #1
 800a03e:	e097      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	2b02      	cmp	r3, #2
 800a046:	d107      	bne.n	800a058 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a048:	4b4d      	ldr	r3, [pc, #308]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a04a:	681a      	ldr	r2, [r3, #0]
 800a04c:	2380      	movs	r3, #128	@ 0x80
 800a04e:	049b      	lsls	r3, r3, #18
 800a050:	4013      	ands	r3, r2
 800a052:	d11f      	bne.n	800a094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a054:	2301      	movs	r3, #1
 800a056:	e08b      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d107      	bne.n	800a070 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a060:	4b47      	ldr	r3, [pc, #284]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	2380      	movs	r3, #128	@ 0x80
 800a066:	00db      	lsls	r3, r3, #3
 800a068:	4013      	ands	r3, r2
 800a06a:	d113      	bne.n	800a094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a06c:	2301      	movs	r3, #1
 800a06e:	e07f      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	2b03      	cmp	r3, #3
 800a076:	d106      	bne.n	800a086 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a078:	4b41      	ldr	r3, [pc, #260]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a07a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a07c:	2202      	movs	r2, #2
 800a07e:	4013      	ands	r3, r2
 800a080:	d108      	bne.n	800a094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e074      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a086:	4b3e      	ldr	r3, [pc, #248]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a08a:	2202      	movs	r2, #2
 800a08c:	4013      	ands	r3, r2
 800a08e:	d101      	bne.n	800a094 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	e06d      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a094:	4b3a      	ldr	r3, [pc, #232]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a096:	689b      	ldr	r3, [r3, #8]
 800a098:	2207      	movs	r2, #7
 800a09a:	4393      	bics	r3, r2
 800a09c:	0019      	movs	r1, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685a      	ldr	r2, [r3, #4]
 800a0a2:	4b37      	ldr	r3, [pc, #220]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a0a4:	430a      	orrs	r2, r1
 800a0a6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0a8:	f7fc fbf0 	bl	800688c <HAL_GetTick>
 800a0ac:	0003      	movs	r3, r0
 800a0ae:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0b0:	e009      	b.n	800a0c6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0b2:	f7fc fbeb 	bl	800688c <HAL_GetTick>
 800a0b6:	0002      	movs	r2, r0
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	4a2f      	ldr	r2, [pc, #188]	@ (800a17c <HAL_RCC_ClockConfig+0x1f4>)
 800a0be:	4293      	cmp	r3, r2
 800a0c0:	d901      	bls.n	800a0c6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a0c2:	2303      	movs	r3, #3
 800a0c4:	e054      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0c6:	4b2e      	ldr	r3, [pc, #184]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	2238      	movs	r2, #56	@ 0x38
 800a0cc:	401a      	ands	r2, r3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	00db      	lsls	r3, r3, #3
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d1ec      	bne.n	800a0b2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a0d8:	4b27      	ldr	r3, [pc, #156]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	2207      	movs	r2, #7
 800a0de:	4013      	ands	r3, r2
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d21e      	bcs.n	800a124 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0e6:	4b24      	ldr	r3, [pc, #144]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2207      	movs	r2, #7
 800a0ec:	4393      	bics	r3, r2
 800a0ee:	0019      	movs	r1, r3
 800a0f0:	4b21      	ldr	r3, [pc, #132]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 800a0f2:	683a      	ldr	r2, [r7, #0]
 800a0f4:	430a      	orrs	r2, r1
 800a0f6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a0f8:	f7fc fbc8 	bl	800688c <HAL_GetTick>
 800a0fc:	0003      	movs	r3, r0
 800a0fe:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a100:	e009      	b.n	800a116 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a102:	f7fc fbc3 	bl	800688c <HAL_GetTick>
 800a106:	0002      	movs	r2, r0
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	4a1b      	ldr	r2, [pc, #108]	@ (800a17c <HAL_RCC_ClockConfig+0x1f4>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d901      	bls.n	800a116 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a112:	2303      	movs	r3, #3
 800a114:	e02c      	b.n	800a170 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a116:	4b18      	ldr	r3, [pc, #96]	@ (800a178 <HAL_RCC_ClockConfig+0x1f0>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	2207      	movs	r2, #7
 800a11c:	4013      	ands	r3, r2
 800a11e:	683a      	ldr	r2, [r7, #0]
 800a120:	429a      	cmp	r2, r3
 800a122:	d1ee      	bne.n	800a102 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2204      	movs	r2, #4
 800a12a:	4013      	ands	r3, r2
 800a12c:	d009      	beq.n	800a142 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a12e:	4b14      	ldr	r3, [pc, #80]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a130:	689b      	ldr	r3, [r3, #8]
 800a132:	4a15      	ldr	r2, [pc, #84]	@ (800a188 <HAL_RCC_ClockConfig+0x200>)
 800a134:	4013      	ands	r3, r2
 800a136:	0019      	movs	r1, r3
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	68da      	ldr	r2, [r3, #12]
 800a13c:	4b10      	ldr	r3, [pc, #64]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a13e:	430a      	orrs	r2, r1
 800a140:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a142:	f000 f829 	bl	800a198 <HAL_RCC_GetSysClockFreq>
 800a146:	0001      	movs	r1, r0
 800a148:	4b0d      	ldr	r3, [pc, #52]	@ (800a180 <HAL_RCC_ClockConfig+0x1f8>)
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	0a1b      	lsrs	r3, r3, #8
 800a14e:	220f      	movs	r2, #15
 800a150:	401a      	ands	r2, r3
 800a152:	4b0e      	ldr	r3, [pc, #56]	@ (800a18c <HAL_RCC_ClockConfig+0x204>)
 800a154:	0092      	lsls	r2, r2, #2
 800a156:	58d3      	ldr	r3, [r2, r3]
 800a158:	221f      	movs	r2, #31
 800a15a:	4013      	ands	r3, r2
 800a15c:	000a      	movs	r2, r1
 800a15e:	40da      	lsrs	r2, r3
 800a160:	4b0b      	ldr	r3, [pc, #44]	@ (800a190 <HAL_RCC_ClockConfig+0x208>)
 800a162:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a164:	4b0b      	ldr	r3, [pc, #44]	@ (800a194 <HAL_RCC_ClockConfig+0x20c>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	0018      	movs	r0, r3
 800a16a:	f7fc fb33 	bl	80067d4 <HAL_InitTick>
 800a16e:	0003      	movs	r3, r0
}
 800a170:	0018      	movs	r0, r3
 800a172:	46bd      	mov	sp, r7
 800a174:	b004      	add	sp, #16
 800a176:	bd80      	pop	{r7, pc}
 800a178:	40022000 	.word	0x40022000
 800a17c:	00001388 	.word	0x00001388
 800a180:	40021000 	.word	0x40021000
 800a184:	fffff0ff 	.word	0xfffff0ff
 800a188:	ffff8fff 	.word	0xffff8fff
 800a18c:	080106bc 	.word	0x080106bc
 800a190:	20000198 	.word	0x20000198
 800a194:	2000019c 	.word	0x2000019c

0800a198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b086      	sub	sp, #24
 800a19c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a19e:	4b3c      	ldr	r3, [pc, #240]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	2238      	movs	r2, #56	@ 0x38
 800a1a4:	4013      	ands	r3, r2
 800a1a6:	d10f      	bne.n	800a1c8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a1a8:	4b39      	ldr	r3, [pc, #228]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	0adb      	lsrs	r3, r3, #11
 800a1ae:	2207      	movs	r2, #7
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	409a      	lsls	r2, r3
 800a1b6:	0013      	movs	r3, r2
 800a1b8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a1ba:	6839      	ldr	r1, [r7, #0]
 800a1bc:	4835      	ldr	r0, [pc, #212]	@ (800a294 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a1be:	f7f5 ffbd 	bl	800013c <__udivsi3>
 800a1c2:	0003      	movs	r3, r0
 800a1c4:	613b      	str	r3, [r7, #16]
 800a1c6:	e05d      	b.n	800a284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a1c8:	4b31      	ldr	r3, [pc, #196]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	2238      	movs	r2, #56	@ 0x38
 800a1ce:	4013      	ands	r3, r2
 800a1d0:	2b08      	cmp	r3, #8
 800a1d2:	d102      	bne.n	800a1da <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a1d4:	4b30      	ldr	r3, [pc, #192]	@ (800a298 <HAL_RCC_GetSysClockFreq+0x100>)
 800a1d6:	613b      	str	r3, [r7, #16]
 800a1d8:	e054      	b.n	800a284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a1da:	4b2d      	ldr	r3, [pc, #180]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1dc:	689b      	ldr	r3, [r3, #8]
 800a1de:	2238      	movs	r2, #56	@ 0x38
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	2b10      	cmp	r3, #16
 800a1e4:	d138      	bne.n	800a258 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a1e6:	4b2a      	ldr	r3, [pc, #168]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	2203      	movs	r2, #3
 800a1ec:	4013      	ands	r3, r2
 800a1ee:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a1f0:	4b27      	ldr	r3, [pc, #156]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a1f2:	68db      	ldr	r3, [r3, #12]
 800a1f4:	091b      	lsrs	r3, r3, #4
 800a1f6:	2207      	movs	r2, #7
 800a1f8:	4013      	ands	r3, r2
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2b03      	cmp	r3, #3
 800a202:	d10d      	bne.n	800a220 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a204:	68b9      	ldr	r1, [r7, #8]
 800a206:	4824      	ldr	r0, [pc, #144]	@ (800a298 <HAL_RCC_GetSysClockFreq+0x100>)
 800a208:	f7f5 ff98 	bl	800013c <__udivsi3>
 800a20c:	0003      	movs	r3, r0
 800a20e:	0019      	movs	r1, r3
 800a210:	4b1f      	ldr	r3, [pc, #124]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	0a1b      	lsrs	r3, r3, #8
 800a216:	227f      	movs	r2, #127	@ 0x7f
 800a218:	4013      	ands	r3, r2
 800a21a:	434b      	muls	r3, r1
 800a21c:	617b      	str	r3, [r7, #20]
        break;
 800a21e:	e00d      	b.n	800a23c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a220:	68b9      	ldr	r1, [r7, #8]
 800a222:	481c      	ldr	r0, [pc, #112]	@ (800a294 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a224:	f7f5 ff8a 	bl	800013c <__udivsi3>
 800a228:	0003      	movs	r3, r0
 800a22a:	0019      	movs	r1, r3
 800a22c:	4b18      	ldr	r3, [pc, #96]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a22e:	68db      	ldr	r3, [r3, #12]
 800a230:	0a1b      	lsrs	r3, r3, #8
 800a232:	227f      	movs	r2, #127	@ 0x7f
 800a234:	4013      	ands	r3, r2
 800a236:	434b      	muls	r3, r1
 800a238:	617b      	str	r3, [r7, #20]
        break;
 800a23a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a23c:	4b14      	ldr	r3, [pc, #80]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	0f5b      	lsrs	r3, r3, #29
 800a242:	2207      	movs	r2, #7
 800a244:	4013      	ands	r3, r2
 800a246:	3301      	adds	r3, #1
 800a248:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a24a:	6879      	ldr	r1, [r7, #4]
 800a24c:	6978      	ldr	r0, [r7, #20]
 800a24e:	f7f5 ff75 	bl	800013c <__udivsi3>
 800a252:	0003      	movs	r3, r0
 800a254:	613b      	str	r3, [r7, #16]
 800a256:	e015      	b.n	800a284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a258:	4b0d      	ldr	r3, [pc, #52]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	2238      	movs	r2, #56	@ 0x38
 800a25e:	4013      	ands	r3, r2
 800a260:	2b20      	cmp	r3, #32
 800a262:	d103      	bne.n	800a26c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a264:	2380      	movs	r3, #128	@ 0x80
 800a266:	021b      	lsls	r3, r3, #8
 800a268:	613b      	str	r3, [r7, #16]
 800a26a:	e00b      	b.n	800a284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a26c:	4b08      	ldr	r3, [pc, #32]	@ (800a290 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	2238      	movs	r2, #56	@ 0x38
 800a272:	4013      	ands	r3, r2
 800a274:	2b18      	cmp	r3, #24
 800a276:	d103      	bne.n	800a280 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a278:	23fa      	movs	r3, #250	@ 0xfa
 800a27a:	01db      	lsls	r3, r3, #7
 800a27c:	613b      	str	r3, [r7, #16]
 800a27e:	e001      	b.n	800a284 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a280:	2300      	movs	r3, #0
 800a282:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a284:	693b      	ldr	r3, [r7, #16]
}
 800a286:	0018      	movs	r0, r3
 800a288:	46bd      	mov	sp, r7
 800a28a:	b006      	add	sp, #24
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	46c0      	nop			@ (mov r8, r8)
 800a290:	40021000 	.word	0x40021000
 800a294:	00f42400 	.word	0x00f42400
 800a298:	007a1200 	.word	0x007a1200

0800a29c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a2a0:	4b02      	ldr	r3, [pc, #8]	@ (800a2ac <HAL_RCC_GetHCLKFreq+0x10>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
}
 800a2a4:	0018      	movs	r0, r3
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	46c0      	nop			@ (mov r8, r8)
 800a2ac:	20000198 	.word	0x20000198

0800a2b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a2b0:	b5b0      	push	{r4, r5, r7, lr}
 800a2b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a2b4:	f7ff fff2 	bl	800a29c <HAL_RCC_GetHCLKFreq>
 800a2b8:	0004      	movs	r4, r0
 800a2ba:	f7ff faf9 	bl	80098b0 <LL_RCC_GetAPB1Prescaler>
 800a2be:	0003      	movs	r3, r0
 800a2c0:	0b1a      	lsrs	r2, r3, #12
 800a2c2:	4b05      	ldr	r3, [pc, #20]	@ (800a2d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a2c4:	0092      	lsls	r2, r2, #2
 800a2c6:	58d3      	ldr	r3, [r2, r3]
 800a2c8:	221f      	movs	r2, #31
 800a2ca:	4013      	ands	r3, r2
 800a2cc:	40dc      	lsrs	r4, r3
 800a2ce:	0023      	movs	r3, r4
}
 800a2d0:	0018      	movs	r0, r3
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2d6:	46c0      	nop			@ (mov r8, r8)
 800a2d8:	080106fc 	.word	0x080106fc

0800a2dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a2e4:	2313      	movs	r3, #19
 800a2e6:	18fb      	adds	r3, r7, r3
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a2ec:	2312      	movs	r3, #18
 800a2ee:	18fb      	adds	r3, r7, r3
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	2380      	movs	r3, #128	@ 0x80
 800a2fa:	029b      	lsls	r3, r3, #10
 800a2fc:	4013      	ands	r3, r2
 800a2fe:	d100      	bne.n	800a302 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a300:	e0ad      	b.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a302:	2011      	movs	r0, #17
 800a304:	183b      	adds	r3, r7, r0
 800a306:	2200      	movs	r2, #0
 800a308:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a30a:	4b47      	ldr	r3, [pc, #284]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a30c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a30e:	2380      	movs	r3, #128	@ 0x80
 800a310:	055b      	lsls	r3, r3, #21
 800a312:	4013      	ands	r3, r2
 800a314:	d110      	bne.n	800a338 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a316:	4b44      	ldr	r3, [pc, #272]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a318:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a31a:	4b43      	ldr	r3, [pc, #268]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a31c:	2180      	movs	r1, #128	@ 0x80
 800a31e:	0549      	lsls	r1, r1, #21
 800a320:	430a      	orrs	r2, r1
 800a322:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a324:	4b40      	ldr	r3, [pc, #256]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a326:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a328:	2380      	movs	r3, #128	@ 0x80
 800a32a:	055b      	lsls	r3, r3, #21
 800a32c:	4013      	ands	r3, r2
 800a32e:	60bb      	str	r3, [r7, #8]
 800a330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a332:	183b      	adds	r3, r7, r0
 800a334:	2201      	movs	r2, #1
 800a336:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a338:	4b3c      	ldr	r3, [pc, #240]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a33a:	681a      	ldr	r2, [r3, #0]
 800a33c:	4b3b      	ldr	r3, [pc, #236]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a33e:	2180      	movs	r1, #128	@ 0x80
 800a340:	0049      	lsls	r1, r1, #1
 800a342:	430a      	orrs	r2, r1
 800a344:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a346:	f7fc faa1 	bl	800688c <HAL_GetTick>
 800a34a:	0003      	movs	r3, r0
 800a34c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a34e:	e00b      	b.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a350:	f7fc fa9c 	bl	800688c <HAL_GetTick>
 800a354:	0002      	movs	r2, r0
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d904      	bls.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a35e:	2313      	movs	r3, #19
 800a360:	18fb      	adds	r3, r7, r3
 800a362:	2203      	movs	r2, #3
 800a364:	701a      	strb	r2, [r3, #0]
        break;
 800a366:	e005      	b.n	800a374 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a368:	4b30      	ldr	r3, [pc, #192]	@ (800a42c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a36a:	681a      	ldr	r2, [r3, #0]
 800a36c:	2380      	movs	r3, #128	@ 0x80
 800a36e:	005b      	lsls	r3, r3, #1
 800a370:	4013      	ands	r3, r2
 800a372:	d0ed      	beq.n	800a350 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a374:	2313      	movs	r3, #19
 800a376:	18fb      	adds	r3, r7, r3
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d15e      	bne.n	800a43c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a37e:	4b2a      	ldr	r3, [pc, #168]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a380:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a382:	23c0      	movs	r3, #192	@ 0xc0
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	4013      	ands	r3, r2
 800a388:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d019      	beq.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a394:	697a      	ldr	r2, [r7, #20]
 800a396:	429a      	cmp	r2, r3
 800a398:	d014      	beq.n	800a3c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a39a:	4b23      	ldr	r3, [pc, #140]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a39c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a39e:	4a24      	ldr	r2, [pc, #144]	@ (800a430 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a3a4:	4b20      	ldr	r3, [pc, #128]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3a8:	4b1f      	ldr	r3, [pc, #124]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3aa:	2180      	movs	r1, #128	@ 0x80
 800a3ac:	0249      	lsls	r1, r1, #9
 800a3ae:	430a      	orrs	r2, r1
 800a3b0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a3b2:	4b1d      	ldr	r3, [pc, #116]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3b6:	4b1c      	ldr	r3, [pc, #112]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3b8:	491e      	ldr	r1, [pc, #120]	@ (800a434 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800a3ba:	400a      	ands	r2, r1
 800a3bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a3be:	4b1a      	ldr	r3, [pc, #104]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3c0:	697a      	ldr	r2, [r7, #20]
 800a3c2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	2201      	movs	r2, #1
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	d016      	beq.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3cc:	f7fc fa5e 	bl	800688c <HAL_GetTick>
 800a3d0:	0003      	movs	r3, r0
 800a3d2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a3d4:	e00c      	b.n	800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a3d6:	f7fc fa59 	bl	800688c <HAL_GetTick>
 800a3da:	0002      	movs	r2, r0
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	1ad3      	subs	r3, r2, r3
 800a3e0:	4a15      	ldr	r2, [pc, #84]	@ (800a438 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d904      	bls.n	800a3f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a3e6:	2313      	movs	r3, #19
 800a3e8:	18fb      	adds	r3, r7, r3
 800a3ea:	2203      	movs	r2, #3
 800a3ec:	701a      	strb	r2, [r3, #0]
            break;
 800a3ee:	e004      	b.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a3f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a3f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3f4:	2202      	movs	r2, #2
 800a3f6:	4013      	ands	r3, r2
 800a3f8:	d0ed      	beq.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a3fa:	2313      	movs	r3, #19
 800a3fc:	18fb      	adds	r3, r7, r3
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d10a      	bne.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a404:	4b08      	ldr	r3, [pc, #32]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a408:	4a09      	ldr	r2, [pc, #36]	@ (800a430 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a40a:	4013      	ands	r3, r2
 800a40c:	0019      	movs	r1, r3
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a412:	4b05      	ldr	r3, [pc, #20]	@ (800a428 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a414:	430a      	orrs	r2, r1
 800a416:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a418:	e016      	b.n	800a448 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a41a:	2312      	movs	r3, #18
 800a41c:	18fb      	adds	r3, r7, r3
 800a41e:	2213      	movs	r2, #19
 800a420:	18ba      	adds	r2, r7, r2
 800a422:	7812      	ldrb	r2, [r2, #0]
 800a424:	701a      	strb	r2, [r3, #0]
 800a426:	e00f      	b.n	800a448 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a428:	40021000 	.word	0x40021000
 800a42c:	40007000 	.word	0x40007000
 800a430:	fffffcff 	.word	0xfffffcff
 800a434:	fffeffff 	.word	0xfffeffff
 800a438:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a43c:	2312      	movs	r3, #18
 800a43e:	18fb      	adds	r3, r7, r3
 800a440:	2213      	movs	r2, #19
 800a442:	18ba      	adds	r2, r7, r2
 800a444:	7812      	ldrb	r2, [r2, #0]
 800a446:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a448:	2311      	movs	r3, #17
 800a44a:	18fb      	adds	r3, r7, r3
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	2b01      	cmp	r3, #1
 800a450:	d105      	bne.n	800a45e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a452:	4bb6      	ldr	r3, [pc, #728]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a454:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a456:	4bb5      	ldr	r3, [pc, #724]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a458:	49b5      	ldr	r1, [pc, #724]	@ (800a730 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800a45a:	400a      	ands	r2, r1
 800a45c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2201      	movs	r2, #1
 800a464:	4013      	ands	r3, r2
 800a466:	d009      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a468:	4bb0      	ldr	r3, [pc, #704]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a46a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a46c:	2203      	movs	r2, #3
 800a46e:	4393      	bics	r3, r2
 800a470:	0019      	movs	r1, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	685a      	ldr	r2, [r3, #4]
 800a476:	4bad      	ldr	r3, [pc, #692]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a478:	430a      	orrs	r2, r1
 800a47a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2202      	movs	r2, #2
 800a482:	4013      	ands	r3, r2
 800a484:	d009      	beq.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a486:	4ba9      	ldr	r3, [pc, #676]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a48a:	220c      	movs	r2, #12
 800a48c:	4393      	bics	r3, r2
 800a48e:	0019      	movs	r1, r3
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	689a      	ldr	r2, [r3, #8]
 800a494:	4ba5      	ldr	r3, [pc, #660]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a496:	430a      	orrs	r2, r1
 800a498:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	2204      	movs	r2, #4
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	d009      	beq.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a4a4:	4ba1      	ldr	r3, [pc, #644]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4a8:	2230      	movs	r2, #48	@ 0x30
 800a4aa:	4393      	bics	r3, r2
 800a4ac:	0019      	movs	r1, r3
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	68da      	ldr	r2, [r3, #12]
 800a4b2:	4b9e      	ldr	r3, [pc, #632]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4b4:	430a      	orrs	r2, r1
 800a4b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	2210      	movs	r2, #16
 800a4be:	4013      	ands	r3, r2
 800a4c0:	d009      	beq.n	800a4d6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a4c2:	4b9a      	ldr	r3, [pc, #616]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4c6:	4a9b      	ldr	r2, [pc, #620]	@ (800a734 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	0019      	movs	r1, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691a      	ldr	r2, [r3, #16]
 800a4d0:	4b96      	ldr	r3, [pc, #600]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4d2:	430a      	orrs	r2, r1
 800a4d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681a      	ldr	r2, [r3, #0]
 800a4da:	2380      	movs	r3, #128	@ 0x80
 800a4dc:	015b      	lsls	r3, r3, #5
 800a4de:	4013      	ands	r3, r2
 800a4e0:	d009      	beq.n	800a4f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800a4e2:	4b92      	ldr	r3, [pc, #584]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4e6:	4a94      	ldr	r2, [pc, #592]	@ (800a738 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a4e8:	4013      	ands	r3, r2
 800a4ea:	0019      	movs	r1, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	695a      	ldr	r2, [r3, #20]
 800a4f0:	4b8e      	ldr	r3, [pc, #568]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4f2:	430a      	orrs	r2, r1
 800a4f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	2380      	movs	r3, #128	@ 0x80
 800a4fc:	009b      	lsls	r3, r3, #2
 800a4fe:	4013      	ands	r3, r2
 800a500:	d009      	beq.n	800a516 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a502:	4b8a      	ldr	r3, [pc, #552]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a506:	4a8d      	ldr	r2, [pc, #564]	@ (800a73c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800a508:	4013      	ands	r3, r2
 800a50a:	0019      	movs	r1, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a510:	4b86      	ldr	r3, [pc, #536]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a512:	430a      	orrs	r2, r1
 800a514:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	2380      	movs	r3, #128	@ 0x80
 800a51c:	00db      	lsls	r3, r3, #3
 800a51e:	4013      	ands	r3, r2
 800a520:	d009      	beq.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a522:	4b82      	ldr	r3, [pc, #520]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a526:	4a86      	ldr	r2, [pc, #536]	@ (800a740 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800a528:	4013      	ands	r3, r2
 800a52a:	0019      	movs	r1, r3
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a530:	4b7e      	ldr	r3, [pc, #504]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a532:	430a      	orrs	r2, r1
 800a534:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	2220      	movs	r2, #32
 800a53c:	4013      	ands	r3, r2
 800a53e:	d009      	beq.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a540:	4b7a      	ldr	r3, [pc, #488]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a542:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a544:	4a7f      	ldr	r2, [pc, #508]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a546:	4013      	ands	r3, r2
 800a548:	0019      	movs	r1, r3
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	699a      	ldr	r2, [r3, #24]
 800a54e:	4b77      	ldr	r3, [pc, #476]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a550:	430a      	orrs	r2, r1
 800a552:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	2240      	movs	r2, #64	@ 0x40
 800a55a:	4013      	ands	r3, r2
 800a55c:	d009      	beq.n	800a572 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a55e:	4b73      	ldr	r3, [pc, #460]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a562:	4a79      	ldr	r2, [pc, #484]	@ (800a748 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a564:	4013      	ands	r3, r2
 800a566:	0019      	movs	r1, r3
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	69da      	ldr	r2, [r3, #28]
 800a56c:	4b6f      	ldr	r3, [pc, #444]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a56e:	430a      	orrs	r2, r1
 800a570:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681a      	ldr	r2, [r3, #0]
 800a576:	2380      	movs	r3, #128	@ 0x80
 800a578:	01db      	lsls	r3, r3, #7
 800a57a:	4013      	ands	r3, r2
 800a57c:	d015      	beq.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a57e:	4b6b      	ldr	r3, [pc, #428]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	0899      	lsrs	r1, r3, #2
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a58a:	4b68      	ldr	r3, [pc, #416]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a58c:	430a      	orrs	r2, r1
 800a58e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a594:	2380      	movs	r3, #128	@ 0x80
 800a596:	05db      	lsls	r3, r3, #23
 800a598:	429a      	cmp	r2, r3
 800a59a:	d106      	bne.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a59c:	4b63      	ldr	r3, [pc, #396]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a59e:	68da      	ldr	r2, [r3, #12]
 800a5a0:	4b62      	ldr	r3, [pc, #392]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5a2:	2180      	movs	r1, #128	@ 0x80
 800a5a4:	0249      	lsls	r1, r1, #9
 800a5a6:	430a      	orrs	r2, r1
 800a5a8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	2380      	movs	r3, #128	@ 0x80
 800a5b0:	031b      	lsls	r3, r3, #12
 800a5b2:	4013      	ands	r3, r2
 800a5b4:	d009      	beq.n	800a5ca <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a5b6:	4b5d      	ldr	r3, [pc, #372]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ba:	2240      	movs	r2, #64	@ 0x40
 800a5bc:	4393      	bics	r3, r2
 800a5be:	0019      	movs	r1, r3
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a5c4:	4b59      	ldr	r3, [pc, #356]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5c6:	430a      	orrs	r2, r1
 800a5c8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	2380      	movs	r3, #128	@ 0x80
 800a5d0:	039b      	lsls	r3, r3, #14
 800a5d2:	4013      	ands	r3, r2
 800a5d4:	d016      	beq.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a5d6:	4b55      	ldr	r3, [pc, #340]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5da:	4a5c      	ldr	r2, [pc, #368]	@ (800a74c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a5dc:	4013      	ands	r3, r2
 800a5de:	0019      	movs	r1, r3
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5e4:	4b51      	ldr	r3, [pc, #324]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5e6:	430a      	orrs	r2, r1
 800a5e8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a5ee:	2380      	movs	r3, #128	@ 0x80
 800a5f0:	03db      	lsls	r3, r3, #15
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d106      	bne.n	800a604 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a5f6:	4b4d      	ldr	r3, [pc, #308]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5f8:	68da      	ldr	r2, [r3, #12]
 800a5fa:	4b4c      	ldr	r3, [pc, #304]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a5fc:	2180      	movs	r1, #128	@ 0x80
 800a5fe:	0449      	lsls	r1, r1, #17
 800a600:	430a      	orrs	r2, r1
 800a602:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681a      	ldr	r2, [r3, #0]
 800a608:	2380      	movs	r3, #128	@ 0x80
 800a60a:	03db      	lsls	r3, r3, #15
 800a60c:	4013      	ands	r3, r2
 800a60e:	d016      	beq.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800a610:	4b46      	ldr	r3, [pc, #280]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a614:	4a4e      	ldr	r2, [pc, #312]	@ (800a750 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a616:	4013      	ands	r3, r2
 800a618:	0019      	movs	r1, r3
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a61e:	4b43      	ldr	r3, [pc, #268]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a620:	430a      	orrs	r2, r1
 800a622:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a628:	2380      	movs	r3, #128	@ 0x80
 800a62a:	045b      	lsls	r3, r3, #17
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d106      	bne.n	800a63e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a630:	4b3e      	ldr	r3, [pc, #248]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a632:	68da      	ldr	r2, [r3, #12]
 800a634:	4b3d      	ldr	r3, [pc, #244]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a636:	2180      	movs	r1, #128	@ 0x80
 800a638:	0449      	lsls	r1, r1, #17
 800a63a:	430a      	orrs	r2, r1
 800a63c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	2380      	movs	r3, #128	@ 0x80
 800a644:	011b      	lsls	r3, r3, #4
 800a646:	4013      	ands	r3, r2
 800a648:	d014      	beq.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a64a:	4b38      	ldr	r3, [pc, #224]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a64c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a64e:	2203      	movs	r2, #3
 800a650:	4393      	bics	r3, r2
 800a652:	0019      	movs	r1, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6a1a      	ldr	r2, [r3, #32]
 800a658:	4b34      	ldr	r3, [pc, #208]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a65a:	430a      	orrs	r2, r1
 800a65c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6a1b      	ldr	r3, [r3, #32]
 800a662:	2b01      	cmp	r3, #1
 800a664:	d106      	bne.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a666:	4b31      	ldr	r3, [pc, #196]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a668:	68da      	ldr	r2, [r3, #12]
 800a66a:	4b30      	ldr	r3, [pc, #192]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a66c:	2180      	movs	r1, #128	@ 0x80
 800a66e:	0249      	lsls	r1, r1, #9
 800a670:	430a      	orrs	r2, r1
 800a672:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	2380      	movs	r3, #128	@ 0x80
 800a67a:	019b      	lsls	r3, r3, #6
 800a67c:	4013      	ands	r3, r2
 800a67e:	d014      	beq.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a680:	4b2a      	ldr	r3, [pc, #168]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a684:	220c      	movs	r2, #12
 800a686:	4393      	bics	r3, r2
 800a688:	0019      	movs	r1, r3
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a68e:	4b27      	ldr	r3, [pc, #156]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a690:	430a      	orrs	r2, r1
 800a692:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a698:	2b04      	cmp	r3, #4
 800a69a:	d106      	bne.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a69c:	4b23      	ldr	r3, [pc, #140]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a69e:	68da      	ldr	r2, [r3, #12]
 800a6a0:	4b22      	ldr	r3, [pc, #136]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6a2:	2180      	movs	r1, #128	@ 0x80
 800a6a4:	0249      	lsls	r1, r1, #9
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	2380      	movs	r3, #128	@ 0x80
 800a6b0:	045b      	lsls	r3, r3, #17
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	d016      	beq.n	800a6e4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a6b6:	4b1d      	ldr	r3, [pc, #116]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6ba:	4a22      	ldr	r2, [pc, #136]	@ (800a744 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a6bc:	4013      	ands	r3, r2
 800a6be:	0019      	movs	r1, r3
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6c4:	4b19      	ldr	r3, [pc, #100]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6c6:	430a      	orrs	r2, r1
 800a6c8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a6ce:	2380      	movs	r3, #128	@ 0x80
 800a6d0:	019b      	lsls	r3, r3, #6
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d106      	bne.n	800a6e4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a6d6:	4b15      	ldr	r3, [pc, #84]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6d8:	68da      	ldr	r2, [r3, #12]
 800a6da:	4b14      	ldr	r3, [pc, #80]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6dc:	2180      	movs	r1, #128	@ 0x80
 800a6de:	0449      	lsls	r1, r1, #17
 800a6e0:	430a      	orrs	r2, r1
 800a6e2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681a      	ldr	r2, [r3, #0]
 800a6e8:	2380      	movs	r3, #128	@ 0x80
 800a6ea:	049b      	lsls	r3, r3, #18
 800a6ec:	4013      	ands	r3, r2
 800a6ee:	d016      	beq.n	800a71e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a6f0:	4b0e      	ldr	r3, [pc, #56]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6f4:	4a10      	ldr	r2, [pc, #64]	@ (800a738 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	0019      	movs	r1, r3
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a6fe:	4b0b      	ldr	r3, [pc, #44]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a700:	430a      	orrs	r2, r1
 800a702:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a708:	2380      	movs	r3, #128	@ 0x80
 800a70a:	005b      	lsls	r3, r3, #1
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d106      	bne.n	800a71e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a710:	4b06      	ldr	r3, [pc, #24]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a712:	68da      	ldr	r2, [r3, #12]
 800a714:	4b05      	ldr	r3, [pc, #20]	@ (800a72c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a716:	2180      	movs	r1, #128	@ 0x80
 800a718:	0449      	lsls	r1, r1, #17
 800a71a:	430a      	orrs	r2, r1
 800a71c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a71e:	2312      	movs	r3, #18
 800a720:	18fb      	adds	r3, r7, r3
 800a722:	781b      	ldrb	r3, [r3, #0]
}
 800a724:	0018      	movs	r0, r3
 800a726:	46bd      	mov	sp, r7
 800a728:	b006      	add	sp, #24
 800a72a:	bd80      	pop	{r7, pc}
 800a72c:	40021000 	.word	0x40021000
 800a730:	efffffff 	.word	0xefffffff
 800a734:	fffff3ff 	.word	0xfffff3ff
 800a738:	fffffcff 	.word	0xfffffcff
 800a73c:	fff3ffff 	.word	0xfff3ffff
 800a740:	ffcfffff 	.word	0xffcfffff
 800a744:	ffffcfff 	.word	0xffffcfff
 800a748:	ffff3fff 	.word	0xffff3fff
 800a74c:	ffbfffff 	.word	0xffbfffff
 800a750:	feffffff 	.word	0xfeffffff

0800a754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d108      	bne.n	800a776 <HAL_TIM_PWM_Start+0x22>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	223e      	movs	r2, #62	@ 0x3e
 800a768:	5c9b      	ldrb	r3, [r3, r2]
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	3b01      	subs	r3, #1
 800a76e:	1e5a      	subs	r2, r3, #1
 800a770:	4193      	sbcs	r3, r2
 800a772:	b2db      	uxtb	r3, r3
 800a774:	e037      	b.n	800a7e6 <HAL_TIM_PWM_Start+0x92>
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	2b04      	cmp	r3, #4
 800a77a:	d108      	bne.n	800a78e <HAL_TIM_PWM_Start+0x3a>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	223f      	movs	r2, #63	@ 0x3f
 800a780:	5c9b      	ldrb	r3, [r3, r2]
 800a782:	b2db      	uxtb	r3, r3
 800a784:	3b01      	subs	r3, #1
 800a786:	1e5a      	subs	r2, r3, #1
 800a788:	4193      	sbcs	r3, r2
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	e02b      	b.n	800a7e6 <HAL_TIM_PWM_Start+0x92>
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	2b08      	cmp	r3, #8
 800a792:	d108      	bne.n	800a7a6 <HAL_TIM_PWM_Start+0x52>
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2240      	movs	r2, #64	@ 0x40
 800a798:	5c9b      	ldrb	r3, [r3, r2]
 800a79a:	b2db      	uxtb	r3, r3
 800a79c:	3b01      	subs	r3, #1
 800a79e:	1e5a      	subs	r2, r3, #1
 800a7a0:	4193      	sbcs	r3, r2
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	e01f      	b.n	800a7e6 <HAL_TIM_PWM_Start+0x92>
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	2b0c      	cmp	r3, #12
 800a7aa:	d108      	bne.n	800a7be <HAL_TIM_PWM_Start+0x6a>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2241      	movs	r2, #65	@ 0x41
 800a7b0:	5c9b      	ldrb	r3, [r3, r2]
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	3b01      	subs	r3, #1
 800a7b6:	1e5a      	subs	r2, r3, #1
 800a7b8:	4193      	sbcs	r3, r2
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	e013      	b.n	800a7e6 <HAL_TIM_PWM_Start+0x92>
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	2b10      	cmp	r3, #16
 800a7c2:	d108      	bne.n	800a7d6 <HAL_TIM_PWM_Start+0x82>
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2242      	movs	r2, #66	@ 0x42
 800a7c8:	5c9b      	ldrb	r3, [r3, r2]
 800a7ca:	b2db      	uxtb	r3, r3
 800a7cc:	3b01      	subs	r3, #1
 800a7ce:	1e5a      	subs	r2, r3, #1
 800a7d0:	4193      	sbcs	r3, r2
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	e007      	b.n	800a7e6 <HAL_TIM_PWM_Start+0x92>
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	2243      	movs	r2, #67	@ 0x43
 800a7da:	5c9b      	ldrb	r3, [r3, r2]
 800a7dc:	b2db      	uxtb	r3, r3
 800a7de:	3b01      	subs	r3, #1
 800a7e0:	1e5a      	subs	r2, r3, #1
 800a7e2:	4193      	sbcs	r3, r2
 800a7e4:	b2db      	uxtb	r3, r3
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d001      	beq.n	800a7ee <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e090      	b.n	800a910 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d104      	bne.n	800a7fe <HAL_TIM_PWM_Start+0xaa>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	223e      	movs	r2, #62	@ 0x3e
 800a7f8:	2102      	movs	r1, #2
 800a7fa:	5499      	strb	r1, [r3, r2]
 800a7fc:	e023      	b.n	800a846 <HAL_TIM_PWM_Start+0xf2>
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	2b04      	cmp	r3, #4
 800a802:	d104      	bne.n	800a80e <HAL_TIM_PWM_Start+0xba>
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	223f      	movs	r2, #63	@ 0x3f
 800a808:	2102      	movs	r1, #2
 800a80a:	5499      	strb	r1, [r3, r2]
 800a80c:	e01b      	b.n	800a846 <HAL_TIM_PWM_Start+0xf2>
 800a80e:	683b      	ldr	r3, [r7, #0]
 800a810:	2b08      	cmp	r3, #8
 800a812:	d104      	bne.n	800a81e <HAL_TIM_PWM_Start+0xca>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2240      	movs	r2, #64	@ 0x40
 800a818:	2102      	movs	r1, #2
 800a81a:	5499      	strb	r1, [r3, r2]
 800a81c:	e013      	b.n	800a846 <HAL_TIM_PWM_Start+0xf2>
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	2b0c      	cmp	r3, #12
 800a822:	d104      	bne.n	800a82e <HAL_TIM_PWM_Start+0xda>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2241      	movs	r2, #65	@ 0x41
 800a828:	2102      	movs	r1, #2
 800a82a:	5499      	strb	r1, [r3, r2]
 800a82c:	e00b      	b.n	800a846 <HAL_TIM_PWM_Start+0xf2>
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	2b10      	cmp	r3, #16
 800a832:	d104      	bne.n	800a83e <HAL_TIM_PWM_Start+0xea>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2242      	movs	r2, #66	@ 0x42
 800a838:	2102      	movs	r1, #2
 800a83a:	5499      	strb	r1, [r3, r2]
 800a83c:	e003      	b.n	800a846 <HAL_TIM_PWM_Start+0xf2>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2243      	movs	r2, #67	@ 0x43
 800a842:	2102      	movs	r1, #2
 800a844:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	6839      	ldr	r1, [r7, #0]
 800a84c:	2201      	movs	r2, #1
 800a84e:	0018      	movs	r0, r3
 800a850:	f000 f9a0 	bl	800ab94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a2f      	ldr	r2, [pc, #188]	@ (800a918 <HAL_TIM_PWM_Start+0x1c4>)
 800a85a:	4293      	cmp	r3, r2
 800a85c:	d00e      	beq.n	800a87c <HAL_TIM_PWM_Start+0x128>
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	4a2e      	ldr	r2, [pc, #184]	@ (800a91c <HAL_TIM_PWM_Start+0x1c8>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d009      	beq.n	800a87c <HAL_TIM_PWM_Start+0x128>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	4a2c      	ldr	r2, [pc, #176]	@ (800a920 <HAL_TIM_PWM_Start+0x1cc>)
 800a86e:	4293      	cmp	r3, r2
 800a870:	d004      	beq.n	800a87c <HAL_TIM_PWM_Start+0x128>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	4a2b      	ldr	r2, [pc, #172]	@ (800a924 <HAL_TIM_PWM_Start+0x1d0>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d101      	bne.n	800a880 <HAL_TIM_PWM_Start+0x12c>
 800a87c:	2301      	movs	r3, #1
 800a87e:	e000      	b.n	800a882 <HAL_TIM_PWM_Start+0x12e>
 800a880:	2300      	movs	r3, #0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d008      	beq.n	800a898 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2180      	movs	r1, #128	@ 0x80
 800a892:	0209      	lsls	r1, r1, #8
 800a894:	430a      	orrs	r2, r1
 800a896:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	4a1e      	ldr	r2, [pc, #120]	@ (800a918 <HAL_TIM_PWM_Start+0x1c4>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d014      	beq.n	800a8cc <HAL_TIM_PWM_Start+0x178>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681a      	ldr	r2, [r3, #0]
 800a8a6:	2380      	movs	r3, #128	@ 0x80
 800a8a8:	05db      	lsls	r3, r3, #23
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d00e      	beq.n	800a8cc <HAL_TIM_PWM_Start+0x178>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4a1d      	ldr	r2, [pc, #116]	@ (800a928 <HAL_TIM_PWM_Start+0x1d4>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d009      	beq.n	800a8cc <HAL_TIM_PWM_Start+0x178>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4a1b      	ldr	r2, [pc, #108]	@ (800a92c <HAL_TIM_PWM_Start+0x1d8>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d004      	beq.n	800a8cc <HAL_TIM_PWM_Start+0x178>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a15      	ldr	r2, [pc, #84]	@ (800a91c <HAL_TIM_PWM_Start+0x1c8>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d116      	bne.n	800a8fa <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	4a17      	ldr	r2, [pc, #92]	@ (800a930 <HAL_TIM_PWM_Start+0x1dc>)
 800a8d4:	4013      	ands	r3, r2
 800a8d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2b06      	cmp	r3, #6
 800a8dc:	d016      	beq.n	800a90c <HAL_TIM_PWM_Start+0x1b8>
 800a8de:	68fa      	ldr	r2, [r7, #12]
 800a8e0:	2380      	movs	r3, #128	@ 0x80
 800a8e2:	025b      	lsls	r3, r3, #9
 800a8e4:	429a      	cmp	r2, r3
 800a8e6:	d011      	beq.n	800a90c <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	681a      	ldr	r2, [r3, #0]
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2101      	movs	r1, #1
 800a8f4:	430a      	orrs	r2, r1
 800a8f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8f8:	e008      	b.n	800a90c <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	681a      	ldr	r2, [r3, #0]
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	2101      	movs	r1, #1
 800a906:	430a      	orrs	r2, r1
 800a908:	601a      	str	r2, [r3, #0]
 800a90a:	e000      	b.n	800a90e <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a90c:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	0018      	movs	r0, r3
 800a912:	46bd      	mov	sp, r7
 800a914:	b004      	add	sp, #16
 800a916:	bd80      	pop	{r7, pc}
 800a918:	40012c00 	.word	0x40012c00
 800a91c:	40014000 	.word	0x40014000
 800a920:	40014400 	.word	0x40014400
 800a924:	40014800 	.word	0x40014800
 800a928:	40000400 	.word	0x40000400
 800a92c:	40000800 	.word	0x40000800
 800a930:	00010007 	.word	0x00010007

0800a934 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b084      	sub	sp, #16
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	68db      	ldr	r3, [r3, #12]
 800a942:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	691b      	ldr	r3, [r3, #16]
 800a94a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	2202      	movs	r2, #2
 800a950:	4013      	ands	r3, r2
 800a952:	d021      	beq.n	800a998 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	2202      	movs	r2, #2
 800a958:	4013      	ands	r3, r2
 800a95a:	d01d      	beq.n	800a998 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2203      	movs	r2, #3
 800a962:	4252      	negs	r2, r2
 800a964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2201      	movs	r2, #1
 800a96a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	699b      	ldr	r3, [r3, #24]
 800a972:	2203      	movs	r2, #3
 800a974:	4013      	ands	r3, r2
 800a976:	d004      	beq.n	800a982 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	0018      	movs	r0, r3
 800a97c:	f000 f8f2 	bl	800ab64 <HAL_TIM_IC_CaptureCallback>
 800a980:	e007      	b.n	800a992 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	0018      	movs	r0, r3
 800a986:	f000 f8e5 	bl	800ab54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	0018      	movs	r0, r3
 800a98e:	f000 f8f1 	bl	800ab74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2200      	movs	r2, #0
 800a996:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	2204      	movs	r2, #4
 800a99c:	4013      	ands	r3, r2
 800a99e:	d022      	beq.n	800a9e6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	2204      	movs	r2, #4
 800a9a4:	4013      	ands	r3, r2
 800a9a6:	d01e      	beq.n	800a9e6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2205      	movs	r2, #5
 800a9ae:	4252      	negs	r2, r2
 800a9b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2202      	movs	r2, #2
 800a9b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	699a      	ldr	r2, [r3, #24]
 800a9be:	23c0      	movs	r3, #192	@ 0xc0
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	4013      	ands	r3, r2
 800a9c4:	d004      	beq.n	800a9d0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	0018      	movs	r0, r3
 800a9ca:	f000 f8cb 	bl	800ab64 <HAL_TIM_IC_CaptureCallback>
 800a9ce:	e007      	b.n	800a9e0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	0018      	movs	r0, r3
 800a9d4:	f000 f8be 	bl	800ab54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	0018      	movs	r0, r3
 800a9dc:	f000 f8ca 	bl	800ab74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	2208      	movs	r2, #8
 800a9ea:	4013      	ands	r3, r2
 800a9ec:	d021      	beq.n	800aa32 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	2208      	movs	r2, #8
 800a9f2:	4013      	ands	r3, r2
 800a9f4:	d01d      	beq.n	800aa32 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	2209      	movs	r2, #9
 800a9fc:	4252      	negs	r2, r2
 800a9fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	2204      	movs	r2, #4
 800aa04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	69db      	ldr	r3, [r3, #28]
 800aa0c:	2203      	movs	r2, #3
 800aa0e:	4013      	ands	r3, r2
 800aa10:	d004      	beq.n	800aa1c <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	0018      	movs	r0, r3
 800aa16:	f000 f8a5 	bl	800ab64 <HAL_TIM_IC_CaptureCallback>
 800aa1a:	e007      	b.n	800aa2c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	0018      	movs	r0, r3
 800aa20:	f000 f898 	bl	800ab54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	0018      	movs	r0, r3
 800aa28:	f000 f8a4 	bl	800ab74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	2210      	movs	r2, #16
 800aa36:	4013      	ands	r3, r2
 800aa38:	d022      	beq.n	800aa80 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2210      	movs	r2, #16
 800aa3e:	4013      	ands	r3, r2
 800aa40:	d01e      	beq.n	800aa80 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	2211      	movs	r2, #17
 800aa48:	4252      	negs	r2, r2
 800aa4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2208      	movs	r2, #8
 800aa50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	69da      	ldr	r2, [r3, #28]
 800aa58:	23c0      	movs	r3, #192	@ 0xc0
 800aa5a:	009b      	lsls	r3, r3, #2
 800aa5c:	4013      	ands	r3, r2
 800aa5e:	d004      	beq.n	800aa6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	0018      	movs	r0, r3
 800aa64:	f000 f87e 	bl	800ab64 <HAL_TIM_IC_CaptureCallback>
 800aa68:	e007      	b.n	800aa7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	0018      	movs	r0, r3
 800aa6e:	f000 f871 	bl	800ab54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	0018      	movs	r0, r3
 800aa76:	f000 f87d 	bl	800ab74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	2201      	movs	r2, #1
 800aa84:	4013      	ands	r3, r2
 800aa86:	d00c      	beq.n	800aaa2 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	2201      	movs	r2, #1
 800aa8c:	4013      	ands	r3, r2
 800aa8e:	d008      	beq.n	800aaa2 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2202      	movs	r2, #2
 800aa96:	4252      	negs	r2, r2
 800aa98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	0018      	movs	r0, r3
 800aa9e:	f000 f851 	bl	800ab44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	2280      	movs	r2, #128	@ 0x80
 800aaa6:	4013      	ands	r3, r2
 800aaa8:	d104      	bne.n	800aab4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	2380      	movs	r3, #128	@ 0x80
 800aaae:	019b      	lsls	r3, r3, #6
 800aab0:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800aab2:	d00b      	beq.n	800aacc <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	2280      	movs	r2, #128	@ 0x80
 800aab8:	4013      	ands	r3, r2
 800aaba:	d007      	beq.n	800aacc <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a1e      	ldr	r2, [pc, #120]	@ (800ab3c <HAL_TIM_IRQHandler+0x208>)
 800aac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	0018      	movs	r0, r3
 800aac8:	f000 f88f 	bl	800abea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800aacc:	68ba      	ldr	r2, [r7, #8]
 800aace:	2380      	movs	r3, #128	@ 0x80
 800aad0:	005b      	lsls	r3, r3, #1
 800aad2:	4013      	ands	r3, r2
 800aad4:	d00b      	beq.n	800aaee <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	2280      	movs	r2, #128	@ 0x80
 800aada:	4013      	ands	r3, r2
 800aadc:	d007      	beq.n	800aaee <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a17      	ldr	r2, [pc, #92]	@ (800ab40 <HAL_TIM_IRQHandler+0x20c>)
 800aae4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	0018      	movs	r0, r3
 800aaea:	f000 f886 	bl	800abfa <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	2240      	movs	r2, #64	@ 0x40
 800aaf2:	4013      	ands	r3, r2
 800aaf4:	d00c      	beq.n	800ab10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	2240      	movs	r2, #64	@ 0x40
 800aafa:	4013      	ands	r3, r2
 800aafc:	d008      	beq.n	800ab10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	2241      	movs	r2, #65	@ 0x41
 800ab04:	4252      	negs	r2, r2
 800ab06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	0018      	movs	r0, r3
 800ab0c:	f000 f83a 	bl	800ab84 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	2220      	movs	r2, #32
 800ab14:	4013      	ands	r3, r2
 800ab16:	d00c      	beq.n	800ab32 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2220      	movs	r2, #32
 800ab1c:	4013      	ands	r3, r2
 800ab1e:	d008      	beq.n	800ab32 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2221      	movs	r2, #33	@ 0x21
 800ab26:	4252      	negs	r2, r2
 800ab28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	0018      	movs	r0, r3
 800ab2e:	f000 f854 	bl	800abda <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab32:	46c0      	nop			@ (mov r8, r8)
 800ab34:	46bd      	mov	sp, r7
 800ab36:	b004      	add	sp, #16
 800ab38:	bd80      	pop	{r7, pc}
 800ab3a:	46c0      	nop			@ (mov r8, r8)
 800ab3c:	ffffdf7f 	.word	0xffffdf7f
 800ab40:	fffffeff 	.word	0xfffffeff

0800ab44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ab4c:	46c0      	nop			@ (mov r8, r8)
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	b002      	add	sp, #8
 800ab52:	bd80      	pop	{r7, pc}

0800ab54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab5c:	46c0      	nop			@ (mov r8, r8)
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	b002      	add	sp, #8
 800ab62:	bd80      	pop	{r7, pc}

0800ab64 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b082      	sub	sp, #8
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab6c:	46c0      	nop			@ (mov r8, r8)
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	b002      	add	sp, #8
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b082      	sub	sp, #8
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab7c:	46c0      	nop			@ (mov r8, r8)
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	b002      	add	sp, #8
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab8c:	46c0      	nop			@ (mov r8, r8)
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	b002      	add	sp, #8
 800ab92:	bd80      	pop	{r7, pc}

0800ab94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b086      	sub	sp, #24
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	60f8      	str	r0, [r7, #12]
 800ab9c:	60b9      	str	r1, [r7, #8]
 800ab9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	221f      	movs	r2, #31
 800aba4:	4013      	ands	r3, r2
 800aba6:	2201      	movs	r2, #1
 800aba8:	409a      	lsls	r2, r3
 800abaa:	0013      	movs	r3, r2
 800abac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6a1b      	ldr	r3, [r3, #32]
 800abb2:	697a      	ldr	r2, [r7, #20]
 800abb4:	43d2      	mvns	r2, r2
 800abb6:	401a      	ands	r2, r3
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	6a1a      	ldr	r2, [r3, #32]
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	211f      	movs	r1, #31
 800abc4:	400b      	ands	r3, r1
 800abc6:	6879      	ldr	r1, [r7, #4]
 800abc8:	4099      	lsls	r1, r3
 800abca:	000b      	movs	r3, r1
 800abcc:	431a      	orrs	r2, r3
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	621a      	str	r2, [r3, #32]
}
 800abd2:	46c0      	nop			@ (mov r8, r8)
 800abd4:	46bd      	mov	sp, r7
 800abd6:	b006      	add	sp, #24
 800abd8:	bd80      	pop	{r7, pc}

0800abda <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800abda:	b580      	push	{r7, lr}
 800abdc:	b082      	sub	sp, #8
 800abde:	af00      	add	r7, sp, #0
 800abe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800abe2:	46c0      	nop			@ (mov r8, r8)
 800abe4:	46bd      	mov	sp, r7
 800abe6:	b002      	add	sp, #8
 800abe8:	bd80      	pop	{r7, pc}

0800abea <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abea:	b580      	push	{r7, lr}
 800abec:	b082      	sub	sp, #8
 800abee:	af00      	add	r7, sp, #0
 800abf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abf2:	46c0      	nop			@ (mov r8, r8)
 800abf4:	46bd      	mov	sp, r7
 800abf6:	b002      	add	sp, #8
 800abf8:	bd80      	pop	{r7, pc}

0800abfa <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b082      	sub	sp, #8
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ac02:	46c0      	nop			@ (mov r8, r8)
 800ac04:	46bd      	mov	sp, r7
 800ac06:	b002      	add	sp, #8
 800ac08:	bd80      	pop	{r7, pc}
	...

0800ac0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b082      	sub	sp, #8
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d101      	bne.n	800ac1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	e046      	b.n	800acac <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2288      	movs	r2, #136	@ 0x88
 800ac22:	589b      	ldr	r3, [r3, r2]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d107      	bne.n	800ac38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2284      	movs	r2, #132	@ 0x84
 800ac2c:	2100      	movs	r1, #0
 800ac2e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	0018      	movs	r0, r3
 800ac34:	f7fb fa4a 	bl	80060cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2288      	movs	r2, #136	@ 0x88
 800ac3c:	2124      	movs	r1, #36	@ 0x24
 800ac3e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	2101      	movs	r1, #1
 800ac4c:	438a      	bics	r2, r1
 800ac4e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d003      	beq.n	800ac60 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	0018      	movs	r0, r3
 800ac5c:	f000 ffbe 	bl	800bbdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	0018      	movs	r0, r3
 800ac64:	f000 fc64 	bl	800b530 <UART_SetConfig>
 800ac68:	0003      	movs	r3, r0
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d101      	bne.n	800ac72 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800ac6e:	2301      	movs	r3, #1
 800ac70:	e01c      	b.n	800acac <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	685a      	ldr	r2, [r3, #4]
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	490d      	ldr	r1, [pc, #52]	@ (800acb4 <HAL_UART_Init+0xa8>)
 800ac7e:	400a      	ands	r2, r1
 800ac80:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	689a      	ldr	r2, [r3, #8]
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	212a      	movs	r1, #42	@ 0x2a
 800ac8e:	438a      	bics	r2, r1
 800ac90:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2101      	movs	r1, #1
 800ac9e:	430a      	orrs	r2, r1
 800aca0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	0018      	movs	r0, r3
 800aca6:	f001 f84d 	bl	800bd44 <UART_CheckIdleState>
 800acaa:	0003      	movs	r3, r0
}
 800acac:	0018      	movs	r0, r3
 800acae:	46bd      	mov	sp, r7
 800acb0:	b002      	add	sp, #8
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	ffffb7ff 	.word	0xffffb7ff

0800acb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b08a      	sub	sp, #40	@ 0x28
 800acbc:	af02      	add	r7, sp, #8
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	603b      	str	r3, [r7, #0]
 800acc4:	1dbb      	adds	r3, r7, #6
 800acc6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2288      	movs	r2, #136	@ 0x88
 800accc:	589b      	ldr	r3, [r3, r2]
 800acce:	2b20      	cmp	r3, #32
 800acd0:	d000      	beq.n	800acd4 <HAL_UART_Transmit+0x1c>
 800acd2:	e090      	b.n	800adf6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <HAL_UART_Transmit+0x2a>
 800acda:	1dbb      	adds	r3, r7, #6
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d101      	bne.n	800ace6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800ace2:	2301      	movs	r3, #1
 800ace4:	e088      	b.n	800adf8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	689a      	ldr	r2, [r3, #8]
 800acea:	2380      	movs	r3, #128	@ 0x80
 800acec:	015b      	lsls	r3, r3, #5
 800acee:	429a      	cmp	r2, r3
 800acf0:	d109      	bne.n	800ad06 <HAL_UART_Transmit+0x4e>
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	691b      	ldr	r3, [r3, #16]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d105      	bne.n	800ad06 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	2201      	movs	r2, #1
 800acfe:	4013      	ands	r3, r2
 800ad00:	d001      	beq.n	800ad06 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800ad02:	2301      	movs	r3, #1
 800ad04:	e078      	b.n	800adf8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2290      	movs	r2, #144	@ 0x90
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2288      	movs	r2, #136	@ 0x88
 800ad12:	2121      	movs	r1, #33	@ 0x21
 800ad14:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ad16:	f7fb fdb9 	bl	800688c <HAL_GetTick>
 800ad1a:	0003      	movs	r3, r0
 800ad1c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	1dba      	adds	r2, r7, #6
 800ad22:	2154      	movs	r1, #84	@ 0x54
 800ad24:	8812      	ldrh	r2, [r2, #0]
 800ad26:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	1dba      	adds	r2, r7, #6
 800ad2c:	2156      	movs	r1, #86	@ 0x56
 800ad2e:	8812      	ldrh	r2, [r2, #0]
 800ad30:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	689a      	ldr	r2, [r3, #8]
 800ad36:	2380      	movs	r3, #128	@ 0x80
 800ad38:	015b      	lsls	r3, r3, #5
 800ad3a:	429a      	cmp	r2, r3
 800ad3c:	d108      	bne.n	800ad50 <HAL_UART_Transmit+0x98>
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	691b      	ldr	r3, [r3, #16]
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d104      	bne.n	800ad50 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800ad46:	2300      	movs	r3, #0
 800ad48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	61bb      	str	r3, [r7, #24]
 800ad4e:	e003      	b.n	800ad58 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800ad50:	68bb      	ldr	r3, [r7, #8]
 800ad52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ad54:	2300      	movs	r3, #0
 800ad56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ad58:	e030      	b.n	800adbc <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad5a:	697a      	ldr	r2, [r7, #20]
 800ad5c:	68f8      	ldr	r0, [r7, #12]
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	0013      	movs	r3, r2
 800ad64:	2200      	movs	r2, #0
 800ad66:	2180      	movs	r1, #128	@ 0x80
 800ad68:	f001 f896 	bl	800be98 <UART_WaitOnFlagUntilTimeout>
 800ad6c:	1e03      	subs	r3, r0, #0
 800ad6e:	d005      	beq.n	800ad7c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	2288      	movs	r2, #136	@ 0x88
 800ad74:	2120      	movs	r1, #32
 800ad76:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ad78:	2303      	movs	r3, #3
 800ad7a:	e03d      	b.n	800adf8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800ad7c:	69fb      	ldr	r3, [r7, #28]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d10b      	bne.n	800ad9a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	881b      	ldrh	r3, [r3, #0]
 800ad86:	001a      	movs	r2, r3
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	05d2      	lsls	r2, r2, #23
 800ad8e:	0dd2      	lsrs	r2, r2, #23
 800ad90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800ad92:	69bb      	ldr	r3, [r7, #24]
 800ad94:	3302      	adds	r3, #2
 800ad96:	61bb      	str	r3, [r7, #24]
 800ad98:	e007      	b.n	800adaa <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ad9a:	69fb      	ldr	r3, [r7, #28]
 800ad9c:	781a      	ldrb	r2, [r3, #0]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	3301      	adds	r3, #1
 800ada8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	2256      	movs	r2, #86	@ 0x56
 800adae:	5a9b      	ldrh	r3, [r3, r2]
 800adb0:	b29b      	uxth	r3, r3
 800adb2:	3b01      	subs	r3, #1
 800adb4:	b299      	uxth	r1, r3
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2256      	movs	r2, #86	@ 0x56
 800adba:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2256      	movs	r2, #86	@ 0x56
 800adc0:	5a9b      	ldrh	r3, [r3, r2]
 800adc2:	b29b      	uxth	r3, r3
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d1c8      	bne.n	800ad5a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800adc8:	697a      	ldr	r2, [r7, #20]
 800adca:	68f8      	ldr	r0, [r7, #12]
 800adcc:	683b      	ldr	r3, [r7, #0]
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	0013      	movs	r3, r2
 800add2:	2200      	movs	r2, #0
 800add4:	2140      	movs	r1, #64	@ 0x40
 800add6:	f001 f85f 	bl	800be98 <UART_WaitOnFlagUntilTimeout>
 800adda:	1e03      	subs	r3, r0, #0
 800addc:	d005      	beq.n	800adea <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2288      	movs	r2, #136	@ 0x88
 800ade2:	2120      	movs	r1, #32
 800ade4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800ade6:	2303      	movs	r3, #3
 800ade8:	e006      	b.n	800adf8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2288      	movs	r2, #136	@ 0x88
 800adee:	2120      	movs	r1, #32
 800adf0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800adf2:	2300      	movs	r3, #0
 800adf4:	e000      	b.n	800adf8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800adf6:	2302      	movs	r3, #2
  }
}
 800adf8:	0018      	movs	r0, r3
 800adfa:	46bd      	mov	sp, r7
 800adfc:	b008      	add	sp, #32
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b088      	sub	sp, #32
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	1dbb      	adds	r3, r7, #6
 800ae0c:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	228c      	movs	r2, #140	@ 0x8c
 800ae12:	589b      	ldr	r3, [r3, r2]
 800ae14:	2b20      	cmp	r3, #32
 800ae16:	d14f      	bne.n	800aeb8 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d003      	beq.n	800ae26 <HAL_UART_Receive_IT+0x26>
 800ae1e:	1dbb      	adds	r3, r7, #6
 800ae20:	881b      	ldrh	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d101      	bne.n	800ae2a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ae26:	2301      	movs	r3, #1
 800ae28:	e047      	b.n	800aeba <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	689a      	ldr	r2, [r3, #8]
 800ae2e:	2380      	movs	r3, #128	@ 0x80
 800ae30:	015b      	lsls	r3, r3, #5
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d109      	bne.n	800ae4a <HAL_UART_Receive_IT+0x4a>
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	691b      	ldr	r3, [r3, #16]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d105      	bne.n	800ae4a <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800ae3e:	68bb      	ldr	r3, [r7, #8]
 800ae40:	2201      	movs	r2, #1
 800ae42:	4013      	ands	r3, r2
 800ae44:	d001      	beq.n	800ae4a <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	e037      	b.n	800aeba <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a1b      	ldr	r2, [pc, #108]	@ (800aec4 <HAL_UART_Receive_IT+0xc4>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d025      	beq.n	800aea6 <HAL_UART_Receive_IT+0xa6>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4a1a      	ldr	r2, [pc, #104]	@ (800aec8 <HAL_UART_Receive_IT+0xc8>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d020      	beq.n	800aea6 <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	685a      	ldr	r2, [r3, #4]
 800ae6a:	2380      	movs	r3, #128	@ 0x80
 800ae6c:	041b      	lsls	r3, r3, #16
 800ae6e:	4013      	ands	r3, r2
 800ae70:	d019      	beq.n	800aea6 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ae72:	f3ef 8310 	mrs	r3, PRIMASK
 800ae76:	613b      	str	r3, [r7, #16]
  return(result);
 800ae78:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae7a:	61fb      	str	r3, [r7, #28]
 800ae7c:	2301      	movs	r3, #1
 800ae7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae80:	697b      	ldr	r3, [r7, #20]
 800ae82:	f383 8810 	msr	PRIMASK, r3
}
 800ae86:	46c0      	nop			@ (mov r8, r8)
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	2180      	movs	r1, #128	@ 0x80
 800ae94:	04c9      	lsls	r1, r1, #19
 800ae96:	430a      	orrs	r2, r1
 800ae98:	601a      	str	r2, [r3, #0]
 800ae9a:	69fb      	ldr	r3, [r7, #28]
 800ae9c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ae9e:	69bb      	ldr	r3, [r7, #24]
 800aea0:	f383 8810 	msr	PRIMASK, r3
}
 800aea4:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800aea6:	1dbb      	adds	r3, r7, #6
 800aea8:	881a      	ldrh	r2, [r3, #0]
 800aeaa:	68b9      	ldr	r1, [r7, #8]
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	0018      	movs	r0, r3
 800aeb0:	f001 f862 	bl	800bf78 <UART_Start_Receive_IT>
 800aeb4:	0003      	movs	r3, r0
 800aeb6:	e000      	b.n	800aeba <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 800aeb8:	2302      	movs	r3, #2
  }
}
 800aeba:	0018      	movs	r0, r3
 800aebc:	46bd      	mov	sp, r7
 800aebe:	b008      	add	sp, #32
 800aec0:	bd80      	pop	{r7, pc}
 800aec2:	46c0      	nop			@ (mov r8, r8)
 800aec4:	40008000 	.word	0x40008000
 800aec8:	40008400 	.word	0x40008400

0800aecc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aecc:	b5b0      	push	{r4, r5, r7, lr}
 800aece:	b0aa      	sub	sp, #168	@ 0xa8
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	69db      	ldr	r3, [r3, #28]
 800aeda:	22a4      	movs	r2, #164	@ 0xa4
 800aedc:	18b9      	adds	r1, r7, r2
 800aede:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	20a0      	movs	r0, #160	@ 0xa0
 800aee8:	1839      	adds	r1, r7, r0
 800aeea:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	249c      	movs	r4, #156	@ 0x9c
 800aef4:	1939      	adds	r1, r7, r4
 800aef6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800aef8:	0011      	movs	r1, r2
 800aefa:	18bb      	adds	r3, r7, r2
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4aa2      	ldr	r2, [pc, #648]	@ (800b188 <HAL_UART_IRQHandler+0x2bc>)
 800af00:	4013      	ands	r3, r2
 800af02:	2298      	movs	r2, #152	@ 0x98
 800af04:	18bd      	adds	r5, r7, r2
 800af06:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800af08:	18bb      	adds	r3, r7, r2
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d11a      	bne.n	800af46 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800af10:	187b      	adds	r3, r7, r1
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	2220      	movs	r2, #32
 800af16:	4013      	ands	r3, r2
 800af18:	d015      	beq.n	800af46 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800af1a:	183b      	adds	r3, r7, r0
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	2220      	movs	r2, #32
 800af20:	4013      	ands	r3, r2
 800af22:	d105      	bne.n	800af30 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800af24:	193b      	adds	r3, r7, r4
 800af26:	681a      	ldr	r2, [r3, #0]
 800af28:	2380      	movs	r3, #128	@ 0x80
 800af2a:	055b      	lsls	r3, r3, #21
 800af2c:	4013      	ands	r3, r2
 800af2e:	d00a      	beq.n	800af46 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af34:	2b00      	cmp	r3, #0
 800af36:	d100      	bne.n	800af3a <HAL_UART_IRQHandler+0x6e>
 800af38:	e2dc      	b.n	800b4f4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800af3e:	687a      	ldr	r2, [r7, #4]
 800af40:	0010      	movs	r0, r2
 800af42:	4798      	blx	r3
      }
      return;
 800af44:	e2d6      	b.n	800b4f4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800af46:	2398      	movs	r3, #152	@ 0x98
 800af48:	18fb      	adds	r3, r7, r3
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d100      	bne.n	800af52 <HAL_UART_IRQHandler+0x86>
 800af50:	e122      	b.n	800b198 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800af52:	239c      	movs	r3, #156	@ 0x9c
 800af54:	18fb      	adds	r3, r7, r3
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a8c      	ldr	r2, [pc, #560]	@ (800b18c <HAL_UART_IRQHandler+0x2c0>)
 800af5a:	4013      	ands	r3, r2
 800af5c:	d106      	bne.n	800af6c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800af5e:	23a0      	movs	r3, #160	@ 0xa0
 800af60:	18fb      	adds	r3, r7, r3
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4a8a      	ldr	r2, [pc, #552]	@ (800b190 <HAL_UART_IRQHandler+0x2c4>)
 800af66:	4013      	ands	r3, r2
 800af68:	d100      	bne.n	800af6c <HAL_UART_IRQHandler+0xa0>
 800af6a:	e115      	b.n	800b198 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800af6c:	23a4      	movs	r3, #164	@ 0xa4
 800af6e:	18fb      	adds	r3, r7, r3
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	2201      	movs	r2, #1
 800af74:	4013      	ands	r3, r2
 800af76:	d012      	beq.n	800af9e <HAL_UART_IRQHandler+0xd2>
 800af78:	23a0      	movs	r3, #160	@ 0xa0
 800af7a:	18fb      	adds	r3, r7, r3
 800af7c:	681a      	ldr	r2, [r3, #0]
 800af7e:	2380      	movs	r3, #128	@ 0x80
 800af80:	005b      	lsls	r3, r3, #1
 800af82:	4013      	ands	r3, r2
 800af84:	d00b      	beq.n	800af9e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2201      	movs	r2, #1
 800af8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	2290      	movs	r2, #144	@ 0x90
 800af92:	589b      	ldr	r3, [r3, r2]
 800af94:	2201      	movs	r2, #1
 800af96:	431a      	orrs	r2, r3
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2190      	movs	r1, #144	@ 0x90
 800af9c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800af9e:	23a4      	movs	r3, #164	@ 0xa4
 800afa0:	18fb      	adds	r3, r7, r3
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2202      	movs	r2, #2
 800afa6:	4013      	ands	r3, r2
 800afa8:	d011      	beq.n	800afce <HAL_UART_IRQHandler+0x102>
 800afaa:	239c      	movs	r3, #156	@ 0x9c
 800afac:	18fb      	adds	r3, r7, r3
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	2201      	movs	r2, #1
 800afb2:	4013      	ands	r3, r2
 800afb4:	d00b      	beq.n	800afce <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2202      	movs	r2, #2
 800afbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2290      	movs	r2, #144	@ 0x90
 800afc2:	589b      	ldr	r3, [r3, r2]
 800afc4:	2204      	movs	r2, #4
 800afc6:	431a      	orrs	r2, r3
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2190      	movs	r1, #144	@ 0x90
 800afcc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afce:	23a4      	movs	r3, #164	@ 0xa4
 800afd0:	18fb      	adds	r3, r7, r3
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	2204      	movs	r2, #4
 800afd6:	4013      	ands	r3, r2
 800afd8:	d011      	beq.n	800affe <HAL_UART_IRQHandler+0x132>
 800afda:	239c      	movs	r3, #156	@ 0x9c
 800afdc:	18fb      	adds	r3, r7, r3
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2201      	movs	r2, #1
 800afe2:	4013      	ands	r3, r2
 800afe4:	d00b      	beq.n	800affe <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2204      	movs	r2, #4
 800afec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	2290      	movs	r2, #144	@ 0x90
 800aff2:	589b      	ldr	r3, [r3, r2]
 800aff4:	2202      	movs	r2, #2
 800aff6:	431a      	orrs	r2, r3
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2190      	movs	r1, #144	@ 0x90
 800affc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800affe:	23a4      	movs	r3, #164	@ 0xa4
 800b000:	18fb      	adds	r3, r7, r3
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2208      	movs	r2, #8
 800b006:	4013      	ands	r3, r2
 800b008:	d017      	beq.n	800b03a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b00a:	23a0      	movs	r3, #160	@ 0xa0
 800b00c:	18fb      	adds	r3, r7, r3
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2220      	movs	r2, #32
 800b012:	4013      	ands	r3, r2
 800b014:	d105      	bne.n	800b022 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b016:	239c      	movs	r3, #156	@ 0x9c
 800b018:	18fb      	adds	r3, r7, r3
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a5b      	ldr	r2, [pc, #364]	@ (800b18c <HAL_UART_IRQHandler+0x2c0>)
 800b01e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b020:	d00b      	beq.n	800b03a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	2208      	movs	r2, #8
 800b028:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	2290      	movs	r2, #144	@ 0x90
 800b02e:	589b      	ldr	r3, [r3, r2]
 800b030:	2208      	movs	r2, #8
 800b032:	431a      	orrs	r2, r3
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2190      	movs	r1, #144	@ 0x90
 800b038:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b03a:	23a4      	movs	r3, #164	@ 0xa4
 800b03c:	18fb      	adds	r3, r7, r3
 800b03e:	681a      	ldr	r2, [r3, #0]
 800b040:	2380      	movs	r3, #128	@ 0x80
 800b042:	011b      	lsls	r3, r3, #4
 800b044:	4013      	ands	r3, r2
 800b046:	d013      	beq.n	800b070 <HAL_UART_IRQHandler+0x1a4>
 800b048:	23a0      	movs	r3, #160	@ 0xa0
 800b04a:	18fb      	adds	r3, r7, r3
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	2380      	movs	r3, #128	@ 0x80
 800b050:	04db      	lsls	r3, r3, #19
 800b052:	4013      	ands	r3, r2
 800b054:	d00c      	beq.n	800b070 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2280      	movs	r2, #128	@ 0x80
 800b05c:	0112      	lsls	r2, r2, #4
 800b05e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2290      	movs	r2, #144	@ 0x90
 800b064:	589b      	ldr	r3, [r3, r2]
 800b066:	2220      	movs	r2, #32
 800b068:	431a      	orrs	r2, r3
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2190      	movs	r1, #144	@ 0x90
 800b06e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2290      	movs	r2, #144	@ 0x90
 800b074:	589b      	ldr	r3, [r3, r2]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d100      	bne.n	800b07c <HAL_UART_IRQHandler+0x1b0>
 800b07a:	e23d      	b.n	800b4f8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b07c:	23a4      	movs	r3, #164	@ 0xa4
 800b07e:	18fb      	adds	r3, r7, r3
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	2220      	movs	r2, #32
 800b084:	4013      	ands	r3, r2
 800b086:	d015      	beq.n	800b0b4 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b088:	23a0      	movs	r3, #160	@ 0xa0
 800b08a:	18fb      	adds	r3, r7, r3
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	2220      	movs	r2, #32
 800b090:	4013      	ands	r3, r2
 800b092:	d106      	bne.n	800b0a2 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b094:	239c      	movs	r3, #156	@ 0x9c
 800b096:	18fb      	adds	r3, r7, r3
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	2380      	movs	r3, #128	@ 0x80
 800b09c:	055b      	lsls	r3, r3, #21
 800b09e:	4013      	ands	r3, r2
 800b0a0:	d008      	beq.n	800b0b4 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d004      	beq.n	800b0b4 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b0ae:	687a      	ldr	r2, [r7, #4]
 800b0b0:	0010      	movs	r0, r2
 800b0b2:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2290      	movs	r2, #144	@ 0x90
 800b0b8:	589b      	ldr	r3, [r3, r2]
 800b0ba:	2194      	movs	r1, #148	@ 0x94
 800b0bc:	187a      	adds	r2, r7, r1
 800b0be:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	689b      	ldr	r3, [r3, #8]
 800b0c6:	2240      	movs	r2, #64	@ 0x40
 800b0c8:	4013      	ands	r3, r2
 800b0ca:	2b40      	cmp	r3, #64	@ 0x40
 800b0cc:	d004      	beq.n	800b0d8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b0ce:	187b      	adds	r3, r7, r1
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	2228      	movs	r2, #40	@ 0x28
 800b0d4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b0d6:	d04c      	beq.n	800b172 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	0018      	movs	r0, r3
 800b0dc:	f001 f870 	bl	800c1c0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	689b      	ldr	r3, [r3, #8]
 800b0e6:	2240      	movs	r2, #64	@ 0x40
 800b0e8:	4013      	ands	r3, r2
 800b0ea:	2b40      	cmp	r3, #64	@ 0x40
 800b0ec:	d13c      	bne.n	800b168 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b0ee:	f3ef 8310 	mrs	r3, PRIMASK
 800b0f2:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800b0f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f6:	2090      	movs	r0, #144	@ 0x90
 800b0f8:	183a      	adds	r2, r7, r0
 800b0fa:	6013      	str	r3, [r2, #0]
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b100:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b102:	f383 8810 	msr	PRIMASK, r3
}
 800b106:	46c0      	nop			@ (mov r8, r8)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	689a      	ldr	r2, [r3, #8]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2140      	movs	r1, #64	@ 0x40
 800b114:	438a      	bics	r2, r1
 800b116:	609a      	str	r2, [r3, #8]
 800b118:	183b      	adds	r3, r7, r0
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b11e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b120:	f383 8810 	msr	PRIMASK, r3
}
 800b124:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2280      	movs	r2, #128	@ 0x80
 800b12a:	589b      	ldr	r3, [r3, r2]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d016      	beq.n	800b15e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	2280      	movs	r2, #128	@ 0x80
 800b134:	589b      	ldr	r3, [r3, r2]
 800b136:	4a17      	ldr	r2, [pc, #92]	@ (800b194 <HAL_UART_IRQHandler+0x2c8>)
 800b138:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2280      	movs	r2, #128	@ 0x80
 800b13e:	589b      	ldr	r3, [r3, r2]
 800b140:	0018      	movs	r0, r3
 800b142:	f7fc fa81 	bl	8007648 <HAL_DMA_Abort_IT>
 800b146:	1e03      	subs	r3, r0, #0
 800b148:	d01c      	beq.n	800b184 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2280      	movs	r2, #128	@ 0x80
 800b14e:	589b      	ldr	r3, [r3, r2]
 800b150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	2180      	movs	r1, #128	@ 0x80
 800b156:	5852      	ldr	r2, [r2, r1]
 800b158:	0010      	movs	r0, r2
 800b15a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b15c:	e012      	b.n	800b184 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	0018      	movs	r0, r3
 800b162:	f7f8 fc9b 	bl	8003a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b166:	e00d      	b.n	800b184 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	0018      	movs	r0, r3
 800b16c:	f7f8 fc96 	bl	8003a9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b170:	e008      	b.n	800b184 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	0018      	movs	r0, r3
 800b176:	f7f8 fc91 	bl	8003a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2290      	movs	r2, #144	@ 0x90
 800b17e:	2100      	movs	r1, #0
 800b180:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800b182:	e1b9      	b.n	800b4f8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b184:	46c0      	nop			@ (mov r8, r8)
    return;
 800b186:	e1b7      	b.n	800b4f8 <HAL_UART_IRQHandler+0x62c>
 800b188:	0000080f 	.word	0x0000080f
 800b18c:	10000001 	.word	0x10000001
 800b190:	04000120 	.word	0x04000120
 800b194:	0800c28d 	.word	0x0800c28d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d000      	beq.n	800b1a2 <HAL_UART_IRQHandler+0x2d6>
 800b1a0:	e13e      	b.n	800b420 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b1a2:	23a4      	movs	r3, #164	@ 0xa4
 800b1a4:	18fb      	adds	r3, r7, r3
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	2210      	movs	r2, #16
 800b1aa:	4013      	ands	r3, r2
 800b1ac:	d100      	bne.n	800b1b0 <HAL_UART_IRQHandler+0x2e4>
 800b1ae:	e137      	b.n	800b420 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b1b0:	23a0      	movs	r3, #160	@ 0xa0
 800b1b2:	18fb      	adds	r3, r7, r3
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2210      	movs	r2, #16
 800b1b8:	4013      	ands	r3, r2
 800b1ba:	d100      	bne.n	800b1be <HAL_UART_IRQHandler+0x2f2>
 800b1bc:	e130      	b.n	800b420 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	2210      	movs	r2, #16
 800b1c4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	2240      	movs	r2, #64	@ 0x40
 800b1ce:	4013      	ands	r3, r2
 800b1d0:	2b40      	cmp	r3, #64	@ 0x40
 800b1d2:	d000      	beq.n	800b1d6 <HAL_UART_IRQHandler+0x30a>
 800b1d4:	e0a4      	b.n	800b320 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2280      	movs	r2, #128	@ 0x80
 800b1da:	589b      	ldr	r3, [r3, r2]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	685a      	ldr	r2, [r3, #4]
 800b1e0:	217e      	movs	r1, #126	@ 0x7e
 800b1e2:	187b      	adds	r3, r7, r1
 800b1e4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800b1e6:	187b      	adds	r3, r7, r1
 800b1e8:	881b      	ldrh	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d100      	bne.n	800b1f0 <HAL_UART_IRQHandler+0x324>
 800b1ee:	e185      	b.n	800b4fc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	225c      	movs	r2, #92	@ 0x5c
 800b1f4:	5a9b      	ldrh	r3, [r3, r2]
 800b1f6:	187a      	adds	r2, r7, r1
 800b1f8:	8812      	ldrh	r2, [r2, #0]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d300      	bcc.n	800b200 <HAL_UART_IRQHandler+0x334>
 800b1fe:	e17d      	b.n	800b4fc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	187a      	adds	r2, r7, r1
 800b204:	215e      	movs	r1, #94	@ 0x5e
 800b206:	8812      	ldrh	r2, [r2, #0]
 800b208:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	2280      	movs	r2, #128	@ 0x80
 800b20e:	589b      	ldr	r3, [r3, r2]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	2220      	movs	r2, #32
 800b216:	4013      	ands	r3, r2
 800b218:	d170      	bne.n	800b2fc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b21a:	f3ef 8310 	mrs	r3, PRIMASK
 800b21e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800b220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b222:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b224:	2301      	movs	r3, #1
 800b226:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b22a:	f383 8810 	msr	PRIMASK, r3
}
 800b22e:	46c0      	nop			@ (mov r8, r8)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	49b4      	ldr	r1, [pc, #720]	@ (800b50c <HAL_UART_IRQHandler+0x640>)
 800b23c:	400a      	ands	r2, r1
 800b23e:	601a      	str	r2, [r3, #0]
 800b240:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b242:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b246:	f383 8810 	msr	PRIMASK, r3
}
 800b24a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b24c:	f3ef 8310 	mrs	r3, PRIMASK
 800b250:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800b252:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b254:	677b      	str	r3, [r7, #116]	@ 0x74
 800b256:	2301      	movs	r3, #1
 800b258:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b25a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b25c:	f383 8810 	msr	PRIMASK, r3
}
 800b260:	46c0      	nop			@ (mov r8, r8)
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	689a      	ldr	r2, [r3, #8]
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2101      	movs	r1, #1
 800b26e:	438a      	bics	r2, r1
 800b270:	609a      	str	r2, [r3, #8]
 800b272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b274:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b276:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b278:	f383 8810 	msr	PRIMASK, r3
}
 800b27c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b27e:	f3ef 8310 	mrs	r3, PRIMASK
 800b282:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800b284:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b286:	673b      	str	r3, [r7, #112]	@ 0x70
 800b288:	2301      	movs	r3, #1
 800b28a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b28c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b28e:	f383 8810 	msr	PRIMASK, r3
}
 800b292:	46c0      	nop			@ (mov r8, r8)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	689a      	ldr	r2, [r3, #8]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	2140      	movs	r1, #64	@ 0x40
 800b2a0:	438a      	bics	r2, r1
 800b2a2:	609a      	str	r2, [r3, #8]
 800b2a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2a6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b2aa:	f383 8810 	msr	PRIMASK, r3
}
 800b2ae:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	228c      	movs	r2, #140	@ 0x8c
 800b2b4:	2120      	movs	r1, #32
 800b2b6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b2be:	f3ef 8310 	mrs	r3, PRIMASK
 800b2c2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 800b2c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b2ce:	f383 8810 	msr	PRIMASK, r3
}
 800b2d2:	46c0      	nop			@ (mov r8, r8)
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	681a      	ldr	r2, [r3, #0]
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	2110      	movs	r1, #16
 800b2e0:	438a      	bics	r2, r1
 800b2e2:	601a      	str	r2, [r3, #0]
 800b2e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b2e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b2e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b2ea:	f383 8810 	msr	PRIMASK, r3
}
 800b2ee:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2280      	movs	r2, #128	@ 0x80
 800b2f4:	589b      	ldr	r3, [r3, r2]
 800b2f6:	0018      	movs	r0, r3
 800b2f8:	f7fc f946 	bl	8007588 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	2202      	movs	r2, #2
 800b300:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	225c      	movs	r2, #92	@ 0x5c
 800b306:	5a9a      	ldrh	r2, [r3, r2]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	215e      	movs	r1, #94	@ 0x5e
 800b30c:	5a5b      	ldrh	r3, [r3, r1]
 800b30e:	b29b      	uxth	r3, r3
 800b310:	1ad3      	subs	r3, r2, r3
 800b312:	b29a      	uxth	r2, r3
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	0011      	movs	r1, r2
 800b318:	0018      	movs	r0, r3
 800b31a:	f000 f8fd 	bl	800b518 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b31e:	e0ed      	b.n	800b4fc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	225c      	movs	r2, #92	@ 0x5c
 800b324:	5a99      	ldrh	r1, [r3, r2]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	225e      	movs	r2, #94	@ 0x5e
 800b32a:	5a9b      	ldrh	r3, [r3, r2]
 800b32c:	b29a      	uxth	r2, r3
 800b32e:	208e      	movs	r0, #142	@ 0x8e
 800b330:	183b      	adds	r3, r7, r0
 800b332:	1a8a      	subs	r2, r1, r2
 800b334:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	225e      	movs	r2, #94	@ 0x5e
 800b33a:	5a9b      	ldrh	r3, [r3, r2]
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d100      	bne.n	800b344 <HAL_UART_IRQHandler+0x478>
 800b342:	e0dd      	b.n	800b500 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 800b344:	183b      	adds	r3, r7, r0
 800b346:	881b      	ldrh	r3, [r3, #0]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d100      	bne.n	800b34e <HAL_UART_IRQHandler+0x482>
 800b34c:	e0d8      	b.n	800b500 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b34e:	f3ef 8310 	mrs	r3, PRIMASK
 800b352:	60fb      	str	r3, [r7, #12]
  return(result);
 800b354:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b356:	2488      	movs	r4, #136	@ 0x88
 800b358:	193a      	adds	r2, r7, r4
 800b35a:	6013      	str	r3, [r2, #0]
 800b35c:	2301      	movs	r3, #1
 800b35e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	f383 8810 	msr	PRIMASK, r3
}
 800b366:	46c0      	nop			@ (mov r8, r8)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	4967      	ldr	r1, [pc, #412]	@ (800b510 <HAL_UART_IRQHandler+0x644>)
 800b374:	400a      	ands	r2, r1
 800b376:	601a      	str	r2, [r3, #0]
 800b378:	193b      	adds	r3, r7, r4
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	f383 8810 	msr	PRIMASK, r3
}
 800b384:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b386:	f3ef 8310 	mrs	r3, PRIMASK
 800b38a:	61bb      	str	r3, [r7, #24]
  return(result);
 800b38c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b38e:	2484      	movs	r4, #132	@ 0x84
 800b390:	193a      	adds	r2, r7, r4
 800b392:	6013      	str	r3, [r2, #0]
 800b394:	2301      	movs	r3, #1
 800b396:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b398:	69fb      	ldr	r3, [r7, #28]
 800b39a:	f383 8810 	msr	PRIMASK, r3
}
 800b39e:	46c0      	nop			@ (mov r8, r8)
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	689a      	ldr	r2, [r3, #8]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	495a      	ldr	r1, [pc, #360]	@ (800b514 <HAL_UART_IRQHandler+0x648>)
 800b3ac:	400a      	ands	r2, r1
 800b3ae:	609a      	str	r2, [r3, #8]
 800b3b0:	193b      	adds	r3, r7, r4
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3b6:	6a3b      	ldr	r3, [r7, #32]
 800b3b8:	f383 8810 	msr	PRIMASK, r3
}
 800b3bc:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	228c      	movs	r2, #140	@ 0x8c
 800b3c2:	2120      	movs	r1, #32
 800b3c4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b3d2:	f3ef 8310 	mrs	r3, PRIMASK
 800b3d6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800b3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3da:	2480      	movs	r4, #128	@ 0x80
 800b3dc:	193a      	adds	r2, r7, r4
 800b3de:	6013      	str	r3, [r2, #0]
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b3e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e6:	f383 8810 	msr	PRIMASK, r3
}
 800b3ea:	46c0      	nop			@ (mov r8, r8)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	681a      	ldr	r2, [r3, #0]
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2110      	movs	r1, #16
 800b3f8:	438a      	bics	r2, r1
 800b3fa:	601a      	str	r2, [r3, #0]
 800b3fc:	193b      	adds	r3, r7, r4
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b404:	f383 8810 	msr	PRIMASK, r3
}
 800b408:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	2202      	movs	r2, #2
 800b40e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b410:	183b      	adds	r3, r7, r0
 800b412:	881a      	ldrh	r2, [r3, #0]
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	0011      	movs	r1, r2
 800b418:	0018      	movs	r0, r3
 800b41a:	f000 f87d 	bl	800b518 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b41e:	e06f      	b.n	800b500 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b420:	23a4      	movs	r3, #164	@ 0xa4
 800b422:	18fb      	adds	r3, r7, r3
 800b424:	681a      	ldr	r2, [r3, #0]
 800b426:	2380      	movs	r3, #128	@ 0x80
 800b428:	035b      	lsls	r3, r3, #13
 800b42a:	4013      	ands	r3, r2
 800b42c:	d010      	beq.n	800b450 <HAL_UART_IRQHandler+0x584>
 800b42e:	239c      	movs	r3, #156	@ 0x9c
 800b430:	18fb      	adds	r3, r7, r3
 800b432:	681a      	ldr	r2, [r3, #0]
 800b434:	2380      	movs	r3, #128	@ 0x80
 800b436:	03db      	lsls	r3, r3, #15
 800b438:	4013      	ands	r3, r2
 800b43a:	d009      	beq.n	800b450 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	2280      	movs	r2, #128	@ 0x80
 800b442:	0352      	lsls	r2, r2, #13
 800b444:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	0018      	movs	r0, r3
 800b44a:	f001 fc8f 	bl	800cd6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b44e:	e05a      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b450:	23a4      	movs	r3, #164	@ 0xa4
 800b452:	18fb      	adds	r3, r7, r3
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	2280      	movs	r2, #128	@ 0x80
 800b458:	4013      	ands	r3, r2
 800b45a:	d016      	beq.n	800b48a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b45c:	23a0      	movs	r3, #160	@ 0xa0
 800b45e:	18fb      	adds	r3, r7, r3
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	2280      	movs	r2, #128	@ 0x80
 800b464:	4013      	ands	r3, r2
 800b466:	d106      	bne.n	800b476 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b468:	239c      	movs	r3, #156	@ 0x9c
 800b46a:	18fb      	adds	r3, r7, r3
 800b46c:	681a      	ldr	r2, [r3, #0]
 800b46e:	2380      	movs	r3, #128	@ 0x80
 800b470:	041b      	lsls	r3, r3, #16
 800b472:	4013      	ands	r3, r2
 800b474:	d009      	beq.n	800b48a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d042      	beq.n	800b504 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	0010      	movs	r0, r2
 800b486:	4798      	blx	r3
    }
    return;
 800b488:	e03c      	b.n	800b504 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b48a:	23a4      	movs	r3, #164	@ 0xa4
 800b48c:	18fb      	adds	r3, r7, r3
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2240      	movs	r2, #64	@ 0x40
 800b492:	4013      	ands	r3, r2
 800b494:	d00a      	beq.n	800b4ac <HAL_UART_IRQHandler+0x5e0>
 800b496:	23a0      	movs	r3, #160	@ 0xa0
 800b498:	18fb      	adds	r3, r7, r3
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2240      	movs	r2, #64	@ 0x40
 800b49e:	4013      	ands	r3, r2
 800b4a0:	d004      	beq.n	800b4ac <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	0018      	movs	r0, r3
 800b4a6:	f000 ff08 	bl	800c2ba <UART_EndTransmit_IT>
    return;
 800b4aa:	e02c      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b4ac:	23a4      	movs	r3, #164	@ 0xa4
 800b4ae:	18fb      	adds	r3, r7, r3
 800b4b0:	681a      	ldr	r2, [r3, #0]
 800b4b2:	2380      	movs	r3, #128	@ 0x80
 800b4b4:	041b      	lsls	r3, r3, #16
 800b4b6:	4013      	ands	r3, r2
 800b4b8:	d00b      	beq.n	800b4d2 <HAL_UART_IRQHandler+0x606>
 800b4ba:	23a0      	movs	r3, #160	@ 0xa0
 800b4bc:	18fb      	adds	r3, r7, r3
 800b4be:	681a      	ldr	r2, [r3, #0]
 800b4c0:	2380      	movs	r3, #128	@ 0x80
 800b4c2:	05db      	lsls	r3, r3, #23
 800b4c4:	4013      	ands	r3, r2
 800b4c6:	d004      	beq.n	800b4d2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	0018      	movs	r0, r3
 800b4cc:	f001 fc5e 	bl	800cd8c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b4d0:	e019      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b4d2:	23a4      	movs	r3, #164	@ 0xa4
 800b4d4:	18fb      	adds	r3, r7, r3
 800b4d6:	681a      	ldr	r2, [r3, #0]
 800b4d8:	2380      	movs	r3, #128	@ 0x80
 800b4da:	045b      	lsls	r3, r3, #17
 800b4dc:	4013      	ands	r3, r2
 800b4de:	d012      	beq.n	800b506 <HAL_UART_IRQHandler+0x63a>
 800b4e0:	23a0      	movs	r3, #160	@ 0xa0
 800b4e2:	18fb      	adds	r3, r7, r3
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	da0d      	bge.n	800b506 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	0018      	movs	r0, r3
 800b4ee:	f001 fc45 	bl	800cd7c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b4f2:	e008      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
      return;
 800b4f4:	46c0      	nop			@ (mov r8, r8)
 800b4f6:	e006      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
    return;
 800b4f8:	46c0      	nop			@ (mov r8, r8)
 800b4fa:	e004      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
      return;
 800b4fc:	46c0      	nop			@ (mov r8, r8)
 800b4fe:	e002      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
      return;
 800b500:	46c0      	nop			@ (mov r8, r8)
 800b502:	e000      	b.n	800b506 <HAL_UART_IRQHandler+0x63a>
    return;
 800b504:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b506:	46bd      	mov	sp, r7
 800b508:	b02a      	add	sp, #168	@ 0xa8
 800b50a:	bdb0      	pop	{r4, r5, r7, pc}
 800b50c:	fffffeff 	.word	0xfffffeff
 800b510:	fffffedf 	.word	0xfffffedf
 800b514:	effffffe 	.word	0xeffffffe

0800b518 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	000a      	movs	r2, r1
 800b522:	1cbb      	adds	r3, r7, #2
 800b524:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b526:	46c0      	nop			@ (mov r8, r8)
 800b528:	46bd      	mov	sp, r7
 800b52a:	b002      	add	sp, #8
 800b52c:	bd80      	pop	{r7, pc}
	...

0800b530 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b530:	b5b0      	push	{r4, r5, r7, lr}
 800b532:	b090      	sub	sp, #64	@ 0x40
 800b534:	af00      	add	r7, sp, #0
 800b536:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b538:	231a      	movs	r3, #26
 800b53a:	2220      	movs	r2, #32
 800b53c:	189b      	adds	r3, r3, r2
 800b53e:	19db      	adds	r3, r3, r7
 800b540:	2200      	movs	r2, #0
 800b542:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b546:	689a      	ldr	r2, [r3, #8]
 800b548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b54a:	691b      	ldr	r3, [r3, #16]
 800b54c:	431a      	orrs	r2, r3
 800b54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b550:	695b      	ldr	r3, [r3, #20]
 800b552:	431a      	orrs	r2, r3
 800b554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b556:	69db      	ldr	r3, [r3, #28]
 800b558:	4313      	orrs	r3, r2
 800b55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4ac1      	ldr	r2, [pc, #772]	@ (800b868 <UART_SetConfig+0x338>)
 800b564:	4013      	ands	r3, r2
 800b566:	0019      	movs	r1, r3
 800b568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b56a:	681a      	ldr	r2, [r3, #0]
 800b56c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b56e:	430b      	orrs	r3, r1
 800b570:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	4abc      	ldr	r2, [pc, #752]	@ (800b86c <UART_SetConfig+0x33c>)
 800b57a:	4013      	ands	r3, r2
 800b57c:	0018      	movs	r0, r3
 800b57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b580:	68d9      	ldr	r1, [r3, #12]
 800b582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	0003      	movs	r3, r0
 800b588:	430b      	orrs	r3, r1
 800b58a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b58e:	699b      	ldr	r3, [r3, #24]
 800b590:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4ab6      	ldr	r2, [pc, #728]	@ (800b870 <UART_SetConfig+0x340>)
 800b598:	4293      	cmp	r3, r2
 800b59a:	d009      	beq.n	800b5b0 <UART_SetConfig+0x80>
 800b59c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4ab4      	ldr	r2, [pc, #720]	@ (800b874 <UART_SetConfig+0x344>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d004      	beq.n	800b5b0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5a8:	6a1b      	ldr	r3, [r3, #32]
 800b5aa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b5ac:	4313      	orrs	r3, r2
 800b5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	689b      	ldr	r3, [r3, #8]
 800b5b6:	4ab0      	ldr	r2, [pc, #704]	@ (800b878 <UART_SetConfig+0x348>)
 800b5b8:	4013      	ands	r3, r2
 800b5ba:	0019      	movs	r1, r3
 800b5bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5c2:	430b      	orrs	r3, r1
 800b5c4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b5c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5cc:	220f      	movs	r2, #15
 800b5ce:	4393      	bics	r3, r2
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d8:	681a      	ldr	r2, [r3, #0]
 800b5da:	0003      	movs	r3, r0
 800b5dc:	430b      	orrs	r3, r1
 800b5de:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	4aa5      	ldr	r2, [pc, #660]	@ (800b87c <UART_SetConfig+0x34c>)
 800b5e6:	4293      	cmp	r3, r2
 800b5e8:	d131      	bne.n	800b64e <UART_SetConfig+0x11e>
 800b5ea:	4ba5      	ldr	r3, [pc, #660]	@ (800b880 <UART_SetConfig+0x350>)
 800b5ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ee:	2203      	movs	r2, #3
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	2b03      	cmp	r3, #3
 800b5f4:	d01d      	beq.n	800b632 <UART_SetConfig+0x102>
 800b5f6:	d823      	bhi.n	800b640 <UART_SetConfig+0x110>
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	d00c      	beq.n	800b616 <UART_SetConfig+0xe6>
 800b5fc:	d820      	bhi.n	800b640 <UART_SetConfig+0x110>
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d002      	beq.n	800b608 <UART_SetConfig+0xd8>
 800b602:	2b01      	cmp	r3, #1
 800b604:	d00e      	beq.n	800b624 <UART_SetConfig+0xf4>
 800b606:	e01b      	b.n	800b640 <UART_SetConfig+0x110>
 800b608:	231b      	movs	r3, #27
 800b60a:	2220      	movs	r2, #32
 800b60c:	189b      	adds	r3, r3, r2
 800b60e:	19db      	adds	r3, r3, r7
 800b610:	2200      	movs	r2, #0
 800b612:	701a      	strb	r2, [r3, #0]
 800b614:	e154      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b616:	231b      	movs	r3, #27
 800b618:	2220      	movs	r2, #32
 800b61a:	189b      	adds	r3, r3, r2
 800b61c:	19db      	adds	r3, r3, r7
 800b61e:	2202      	movs	r2, #2
 800b620:	701a      	strb	r2, [r3, #0]
 800b622:	e14d      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b624:	231b      	movs	r3, #27
 800b626:	2220      	movs	r2, #32
 800b628:	189b      	adds	r3, r3, r2
 800b62a:	19db      	adds	r3, r3, r7
 800b62c:	2204      	movs	r2, #4
 800b62e:	701a      	strb	r2, [r3, #0]
 800b630:	e146      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b632:	231b      	movs	r3, #27
 800b634:	2220      	movs	r2, #32
 800b636:	189b      	adds	r3, r3, r2
 800b638:	19db      	adds	r3, r3, r7
 800b63a:	2208      	movs	r2, #8
 800b63c:	701a      	strb	r2, [r3, #0]
 800b63e:	e13f      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b640:	231b      	movs	r3, #27
 800b642:	2220      	movs	r2, #32
 800b644:	189b      	adds	r3, r3, r2
 800b646:	19db      	adds	r3, r3, r7
 800b648:	2210      	movs	r2, #16
 800b64a:	701a      	strb	r2, [r3, #0]
 800b64c:	e138      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b64e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	4a8c      	ldr	r2, [pc, #560]	@ (800b884 <UART_SetConfig+0x354>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d131      	bne.n	800b6bc <UART_SetConfig+0x18c>
 800b658:	4b89      	ldr	r3, [pc, #548]	@ (800b880 <UART_SetConfig+0x350>)
 800b65a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b65c:	220c      	movs	r2, #12
 800b65e:	4013      	ands	r3, r2
 800b660:	2b0c      	cmp	r3, #12
 800b662:	d01d      	beq.n	800b6a0 <UART_SetConfig+0x170>
 800b664:	d823      	bhi.n	800b6ae <UART_SetConfig+0x17e>
 800b666:	2b08      	cmp	r3, #8
 800b668:	d00c      	beq.n	800b684 <UART_SetConfig+0x154>
 800b66a:	d820      	bhi.n	800b6ae <UART_SetConfig+0x17e>
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d002      	beq.n	800b676 <UART_SetConfig+0x146>
 800b670:	2b04      	cmp	r3, #4
 800b672:	d00e      	beq.n	800b692 <UART_SetConfig+0x162>
 800b674:	e01b      	b.n	800b6ae <UART_SetConfig+0x17e>
 800b676:	231b      	movs	r3, #27
 800b678:	2220      	movs	r2, #32
 800b67a:	189b      	adds	r3, r3, r2
 800b67c:	19db      	adds	r3, r3, r7
 800b67e:	2200      	movs	r2, #0
 800b680:	701a      	strb	r2, [r3, #0]
 800b682:	e11d      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b684:	231b      	movs	r3, #27
 800b686:	2220      	movs	r2, #32
 800b688:	189b      	adds	r3, r3, r2
 800b68a:	19db      	adds	r3, r3, r7
 800b68c:	2202      	movs	r2, #2
 800b68e:	701a      	strb	r2, [r3, #0]
 800b690:	e116      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b692:	231b      	movs	r3, #27
 800b694:	2220      	movs	r2, #32
 800b696:	189b      	adds	r3, r3, r2
 800b698:	19db      	adds	r3, r3, r7
 800b69a:	2204      	movs	r2, #4
 800b69c:	701a      	strb	r2, [r3, #0]
 800b69e:	e10f      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b6a0:	231b      	movs	r3, #27
 800b6a2:	2220      	movs	r2, #32
 800b6a4:	189b      	adds	r3, r3, r2
 800b6a6:	19db      	adds	r3, r3, r7
 800b6a8:	2208      	movs	r2, #8
 800b6aa:	701a      	strb	r2, [r3, #0]
 800b6ac:	e108      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b6ae:	231b      	movs	r3, #27
 800b6b0:	2220      	movs	r2, #32
 800b6b2:	189b      	adds	r3, r3, r2
 800b6b4:	19db      	adds	r3, r3, r7
 800b6b6:	2210      	movs	r2, #16
 800b6b8:	701a      	strb	r2, [r3, #0]
 800b6ba:	e101      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a71      	ldr	r2, [pc, #452]	@ (800b888 <UART_SetConfig+0x358>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d131      	bne.n	800b72a <UART_SetConfig+0x1fa>
 800b6c6:	4b6e      	ldr	r3, [pc, #440]	@ (800b880 <UART_SetConfig+0x350>)
 800b6c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6ca:	2230      	movs	r2, #48	@ 0x30
 800b6cc:	4013      	ands	r3, r2
 800b6ce:	2b30      	cmp	r3, #48	@ 0x30
 800b6d0:	d01d      	beq.n	800b70e <UART_SetConfig+0x1de>
 800b6d2:	d823      	bhi.n	800b71c <UART_SetConfig+0x1ec>
 800b6d4:	2b20      	cmp	r3, #32
 800b6d6:	d00c      	beq.n	800b6f2 <UART_SetConfig+0x1c2>
 800b6d8:	d820      	bhi.n	800b71c <UART_SetConfig+0x1ec>
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d002      	beq.n	800b6e4 <UART_SetConfig+0x1b4>
 800b6de:	2b10      	cmp	r3, #16
 800b6e0:	d00e      	beq.n	800b700 <UART_SetConfig+0x1d0>
 800b6e2:	e01b      	b.n	800b71c <UART_SetConfig+0x1ec>
 800b6e4:	231b      	movs	r3, #27
 800b6e6:	2220      	movs	r2, #32
 800b6e8:	189b      	adds	r3, r3, r2
 800b6ea:	19db      	adds	r3, r3, r7
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	701a      	strb	r2, [r3, #0]
 800b6f0:	e0e6      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b6f2:	231b      	movs	r3, #27
 800b6f4:	2220      	movs	r2, #32
 800b6f6:	189b      	adds	r3, r3, r2
 800b6f8:	19db      	adds	r3, r3, r7
 800b6fa:	2202      	movs	r2, #2
 800b6fc:	701a      	strb	r2, [r3, #0]
 800b6fe:	e0df      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b700:	231b      	movs	r3, #27
 800b702:	2220      	movs	r2, #32
 800b704:	189b      	adds	r3, r3, r2
 800b706:	19db      	adds	r3, r3, r7
 800b708:	2204      	movs	r2, #4
 800b70a:	701a      	strb	r2, [r3, #0]
 800b70c:	e0d8      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b70e:	231b      	movs	r3, #27
 800b710:	2220      	movs	r2, #32
 800b712:	189b      	adds	r3, r3, r2
 800b714:	19db      	adds	r3, r3, r7
 800b716:	2208      	movs	r2, #8
 800b718:	701a      	strb	r2, [r3, #0]
 800b71a:	e0d1      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b71c:	231b      	movs	r3, #27
 800b71e:	2220      	movs	r2, #32
 800b720:	189b      	adds	r3, r3, r2
 800b722:	19db      	adds	r3, r3, r7
 800b724:	2210      	movs	r2, #16
 800b726:	701a      	strb	r2, [r3, #0]
 800b728:	e0ca      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a57      	ldr	r2, [pc, #348]	@ (800b88c <UART_SetConfig+0x35c>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d106      	bne.n	800b742 <UART_SetConfig+0x212>
 800b734:	231b      	movs	r3, #27
 800b736:	2220      	movs	r2, #32
 800b738:	189b      	adds	r3, r3, r2
 800b73a:	19db      	adds	r3, r3, r7
 800b73c:	2200      	movs	r2, #0
 800b73e:	701a      	strb	r2, [r3, #0]
 800b740:	e0be      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	4a52      	ldr	r2, [pc, #328]	@ (800b890 <UART_SetConfig+0x360>)
 800b748:	4293      	cmp	r3, r2
 800b74a:	d106      	bne.n	800b75a <UART_SetConfig+0x22a>
 800b74c:	231b      	movs	r3, #27
 800b74e:	2220      	movs	r2, #32
 800b750:	189b      	adds	r3, r3, r2
 800b752:	19db      	adds	r3, r3, r7
 800b754:	2200      	movs	r2, #0
 800b756:	701a      	strb	r2, [r3, #0]
 800b758:	e0b2      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	4a4d      	ldr	r2, [pc, #308]	@ (800b894 <UART_SetConfig+0x364>)
 800b760:	4293      	cmp	r3, r2
 800b762:	d106      	bne.n	800b772 <UART_SetConfig+0x242>
 800b764:	231b      	movs	r3, #27
 800b766:	2220      	movs	r2, #32
 800b768:	189b      	adds	r3, r3, r2
 800b76a:	19db      	adds	r3, r3, r7
 800b76c:	2200      	movs	r2, #0
 800b76e:	701a      	strb	r2, [r3, #0]
 800b770:	e0a6      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	4a3e      	ldr	r2, [pc, #248]	@ (800b870 <UART_SetConfig+0x340>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d13e      	bne.n	800b7fa <UART_SetConfig+0x2ca>
 800b77c:	4b40      	ldr	r3, [pc, #256]	@ (800b880 <UART_SetConfig+0x350>)
 800b77e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b780:	23c0      	movs	r3, #192	@ 0xc0
 800b782:	011b      	lsls	r3, r3, #4
 800b784:	4013      	ands	r3, r2
 800b786:	22c0      	movs	r2, #192	@ 0xc0
 800b788:	0112      	lsls	r2, r2, #4
 800b78a:	4293      	cmp	r3, r2
 800b78c:	d027      	beq.n	800b7de <UART_SetConfig+0x2ae>
 800b78e:	22c0      	movs	r2, #192	@ 0xc0
 800b790:	0112      	lsls	r2, r2, #4
 800b792:	4293      	cmp	r3, r2
 800b794:	d82a      	bhi.n	800b7ec <UART_SetConfig+0x2bc>
 800b796:	2280      	movs	r2, #128	@ 0x80
 800b798:	0112      	lsls	r2, r2, #4
 800b79a:	4293      	cmp	r3, r2
 800b79c:	d011      	beq.n	800b7c2 <UART_SetConfig+0x292>
 800b79e:	2280      	movs	r2, #128	@ 0x80
 800b7a0:	0112      	lsls	r2, r2, #4
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d822      	bhi.n	800b7ec <UART_SetConfig+0x2bc>
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d004      	beq.n	800b7b4 <UART_SetConfig+0x284>
 800b7aa:	2280      	movs	r2, #128	@ 0x80
 800b7ac:	00d2      	lsls	r2, r2, #3
 800b7ae:	4293      	cmp	r3, r2
 800b7b0:	d00e      	beq.n	800b7d0 <UART_SetConfig+0x2a0>
 800b7b2:	e01b      	b.n	800b7ec <UART_SetConfig+0x2bc>
 800b7b4:	231b      	movs	r3, #27
 800b7b6:	2220      	movs	r2, #32
 800b7b8:	189b      	adds	r3, r3, r2
 800b7ba:	19db      	adds	r3, r3, r7
 800b7bc:	2200      	movs	r2, #0
 800b7be:	701a      	strb	r2, [r3, #0]
 800b7c0:	e07e      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b7c2:	231b      	movs	r3, #27
 800b7c4:	2220      	movs	r2, #32
 800b7c6:	189b      	adds	r3, r3, r2
 800b7c8:	19db      	adds	r3, r3, r7
 800b7ca:	2202      	movs	r2, #2
 800b7cc:	701a      	strb	r2, [r3, #0]
 800b7ce:	e077      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b7d0:	231b      	movs	r3, #27
 800b7d2:	2220      	movs	r2, #32
 800b7d4:	189b      	adds	r3, r3, r2
 800b7d6:	19db      	adds	r3, r3, r7
 800b7d8:	2204      	movs	r2, #4
 800b7da:	701a      	strb	r2, [r3, #0]
 800b7dc:	e070      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b7de:	231b      	movs	r3, #27
 800b7e0:	2220      	movs	r2, #32
 800b7e2:	189b      	adds	r3, r3, r2
 800b7e4:	19db      	adds	r3, r3, r7
 800b7e6:	2208      	movs	r2, #8
 800b7e8:	701a      	strb	r2, [r3, #0]
 800b7ea:	e069      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b7ec:	231b      	movs	r3, #27
 800b7ee:	2220      	movs	r2, #32
 800b7f0:	189b      	adds	r3, r3, r2
 800b7f2:	19db      	adds	r3, r3, r7
 800b7f4:	2210      	movs	r2, #16
 800b7f6:	701a      	strb	r2, [r3, #0]
 800b7f8:	e062      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4a1d      	ldr	r2, [pc, #116]	@ (800b874 <UART_SetConfig+0x344>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d157      	bne.n	800b8b4 <UART_SetConfig+0x384>
 800b804:	4b1e      	ldr	r3, [pc, #120]	@ (800b880 <UART_SetConfig+0x350>)
 800b806:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b808:	23c0      	movs	r3, #192	@ 0xc0
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	4013      	ands	r3, r2
 800b80e:	22c0      	movs	r2, #192	@ 0xc0
 800b810:	0092      	lsls	r2, r2, #2
 800b812:	4293      	cmp	r3, r2
 800b814:	d040      	beq.n	800b898 <UART_SetConfig+0x368>
 800b816:	22c0      	movs	r2, #192	@ 0xc0
 800b818:	0092      	lsls	r2, r2, #2
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d843      	bhi.n	800b8a6 <UART_SetConfig+0x376>
 800b81e:	2280      	movs	r2, #128	@ 0x80
 800b820:	0092      	lsls	r2, r2, #2
 800b822:	4293      	cmp	r3, r2
 800b824:	d011      	beq.n	800b84a <UART_SetConfig+0x31a>
 800b826:	2280      	movs	r2, #128	@ 0x80
 800b828:	0092      	lsls	r2, r2, #2
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d83b      	bhi.n	800b8a6 <UART_SetConfig+0x376>
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d004      	beq.n	800b83c <UART_SetConfig+0x30c>
 800b832:	2280      	movs	r2, #128	@ 0x80
 800b834:	0052      	lsls	r2, r2, #1
 800b836:	4293      	cmp	r3, r2
 800b838:	d00e      	beq.n	800b858 <UART_SetConfig+0x328>
 800b83a:	e034      	b.n	800b8a6 <UART_SetConfig+0x376>
 800b83c:	231b      	movs	r3, #27
 800b83e:	2220      	movs	r2, #32
 800b840:	189b      	adds	r3, r3, r2
 800b842:	19db      	adds	r3, r3, r7
 800b844:	2200      	movs	r2, #0
 800b846:	701a      	strb	r2, [r3, #0]
 800b848:	e03a      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b84a:	231b      	movs	r3, #27
 800b84c:	2220      	movs	r2, #32
 800b84e:	189b      	adds	r3, r3, r2
 800b850:	19db      	adds	r3, r3, r7
 800b852:	2202      	movs	r2, #2
 800b854:	701a      	strb	r2, [r3, #0]
 800b856:	e033      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b858:	231b      	movs	r3, #27
 800b85a:	2220      	movs	r2, #32
 800b85c:	189b      	adds	r3, r3, r2
 800b85e:	19db      	adds	r3, r3, r7
 800b860:	2204      	movs	r2, #4
 800b862:	701a      	strb	r2, [r3, #0]
 800b864:	e02c      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b866:	46c0      	nop			@ (mov r8, r8)
 800b868:	cfff69f3 	.word	0xcfff69f3
 800b86c:	ffffcfff 	.word	0xffffcfff
 800b870:	40008000 	.word	0x40008000
 800b874:	40008400 	.word	0x40008400
 800b878:	11fff4ff 	.word	0x11fff4ff
 800b87c:	40013800 	.word	0x40013800
 800b880:	40021000 	.word	0x40021000
 800b884:	40004400 	.word	0x40004400
 800b888:	40004800 	.word	0x40004800
 800b88c:	40004c00 	.word	0x40004c00
 800b890:	40005000 	.word	0x40005000
 800b894:	40013c00 	.word	0x40013c00
 800b898:	231b      	movs	r3, #27
 800b89a:	2220      	movs	r2, #32
 800b89c:	189b      	adds	r3, r3, r2
 800b89e:	19db      	adds	r3, r3, r7
 800b8a0:	2208      	movs	r2, #8
 800b8a2:	701a      	strb	r2, [r3, #0]
 800b8a4:	e00c      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b8a6:	231b      	movs	r3, #27
 800b8a8:	2220      	movs	r2, #32
 800b8aa:	189b      	adds	r3, r3, r2
 800b8ac:	19db      	adds	r3, r3, r7
 800b8ae:	2210      	movs	r2, #16
 800b8b0:	701a      	strb	r2, [r3, #0]
 800b8b2:	e005      	b.n	800b8c0 <UART_SetConfig+0x390>
 800b8b4:	231b      	movs	r3, #27
 800b8b6:	2220      	movs	r2, #32
 800b8b8:	189b      	adds	r3, r3, r2
 800b8ba:	19db      	adds	r3, r3, r7
 800b8bc:	2210      	movs	r2, #16
 800b8be:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4ac1      	ldr	r2, [pc, #772]	@ (800bbcc <UART_SetConfig+0x69c>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d005      	beq.n	800b8d6 <UART_SetConfig+0x3a6>
 800b8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4ac0      	ldr	r2, [pc, #768]	@ (800bbd0 <UART_SetConfig+0x6a0>)
 800b8d0:	4293      	cmp	r3, r2
 800b8d2:	d000      	beq.n	800b8d6 <UART_SetConfig+0x3a6>
 800b8d4:	e093      	b.n	800b9fe <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b8d6:	231b      	movs	r3, #27
 800b8d8:	2220      	movs	r2, #32
 800b8da:	189b      	adds	r3, r3, r2
 800b8dc:	19db      	adds	r3, r3, r7
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	2b08      	cmp	r3, #8
 800b8e2:	d015      	beq.n	800b910 <UART_SetConfig+0x3e0>
 800b8e4:	dc18      	bgt.n	800b918 <UART_SetConfig+0x3e8>
 800b8e6:	2b04      	cmp	r3, #4
 800b8e8:	d00d      	beq.n	800b906 <UART_SetConfig+0x3d6>
 800b8ea:	dc15      	bgt.n	800b918 <UART_SetConfig+0x3e8>
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d002      	beq.n	800b8f6 <UART_SetConfig+0x3c6>
 800b8f0:	2b02      	cmp	r3, #2
 800b8f2:	d005      	beq.n	800b900 <UART_SetConfig+0x3d0>
 800b8f4:	e010      	b.n	800b918 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8f6:	f7fe fcdb 	bl	800a2b0 <HAL_RCC_GetPCLK1Freq>
 800b8fa:	0003      	movs	r3, r0
 800b8fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b8fe:	e014      	b.n	800b92a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b900:	4bb4      	ldr	r3, [pc, #720]	@ (800bbd4 <UART_SetConfig+0x6a4>)
 800b902:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b904:	e011      	b.n	800b92a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b906:	f7fe fc47 	bl	800a198 <HAL_RCC_GetSysClockFreq>
 800b90a:	0003      	movs	r3, r0
 800b90c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b90e:	e00c      	b.n	800b92a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b910:	2380      	movs	r3, #128	@ 0x80
 800b912:	021b      	lsls	r3, r3, #8
 800b914:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b916:	e008      	b.n	800b92a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800b918:	2300      	movs	r3, #0
 800b91a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800b91c:	231a      	movs	r3, #26
 800b91e:	2220      	movs	r2, #32
 800b920:	189b      	adds	r3, r3, r2
 800b922:	19db      	adds	r3, r3, r7
 800b924:	2201      	movs	r2, #1
 800b926:	701a      	strb	r2, [r3, #0]
        break;
 800b928:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d100      	bne.n	800b932 <UART_SetConfig+0x402>
 800b930:	e135      	b.n	800bb9e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b934:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b936:	4ba8      	ldr	r3, [pc, #672]	@ (800bbd8 <UART_SetConfig+0x6a8>)
 800b938:	0052      	lsls	r2, r2, #1
 800b93a:	5ad3      	ldrh	r3, [r2, r3]
 800b93c:	0019      	movs	r1, r3
 800b93e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b940:	f7f4 fbfc 	bl	800013c <__udivsi3>
 800b944:	0003      	movs	r3, r0
 800b946:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b94a:	685a      	ldr	r2, [r3, #4]
 800b94c:	0013      	movs	r3, r2
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	189b      	adds	r3, r3, r2
 800b952:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b954:	429a      	cmp	r2, r3
 800b956:	d305      	bcc.n	800b964 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b95a:	685b      	ldr	r3, [r3, #4]
 800b95c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b95e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b960:	429a      	cmp	r2, r3
 800b962:	d906      	bls.n	800b972 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800b964:	231a      	movs	r3, #26
 800b966:	2220      	movs	r2, #32
 800b968:	189b      	adds	r3, r3, r2
 800b96a:	19db      	adds	r3, r3, r7
 800b96c:	2201      	movs	r2, #1
 800b96e:	701a      	strb	r2, [r3, #0]
 800b970:	e044      	b.n	800b9fc <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b974:	61bb      	str	r3, [r7, #24]
 800b976:	2300      	movs	r3, #0
 800b978:	61fb      	str	r3, [r7, #28]
 800b97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b97c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b97e:	4b96      	ldr	r3, [pc, #600]	@ (800bbd8 <UART_SetConfig+0x6a8>)
 800b980:	0052      	lsls	r2, r2, #1
 800b982:	5ad3      	ldrh	r3, [r2, r3]
 800b984:	613b      	str	r3, [r7, #16]
 800b986:	2300      	movs	r3, #0
 800b988:	617b      	str	r3, [r7, #20]
 800b98a:	693a      	ldr	r2, [r7, #16]
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	69b8      	ldr	r0, [r7, #24]
 800b990:	69f9      	ldr	r1, [r7, #28]
 800b992:	f7f4 fd87 	bl	80004a4 <__aeabi_uldivmod>
 800b996:	0002      	movs	r2, r0
 800b998:	000b      	movs	r3, r1
 800b99a:	0e11      	lsrs	r1, r2, #24
 800b99c:	021d      	lsls	r5, r3, #8
 800b99e:	430d      	orrs	r5, r1
 800b9a0:	0214      	lsls	r4, r2, #8
 800b9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	085b      	lsrs	r3, r3, #1
 800b9a8:	60bb      	str	r3, [r7, #8]
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	60fb      	str	r3, [r7, #12]
 800b9ae:	68b8      	ldr	r0, [r7, #8]
 800b9b0:	68f9      	ldr	r1, [r7, #12]
 800b9b2:	1900      	adds	r0, r0, r4
 800b9b4:	4169      	adcs	r1, r5
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	603b      	str	r3, [r7, #0]
 800b9bc:	2300      	movs	r3, #0
 800b9be:	607b      	str	r3, [r7, #4]
 800b9c0:	683a      	ldr	r2, [r7, #0]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f7f4 fd6e 	bl	80004a4 <__aeabi_uldivmod>
 800b9c8:	0002      	movs	r2, r0
 800b9ca:	000b      	movs	r3, r1
 800b9cc:	0013      	movs	r3, r2
 800b9ce:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b9d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9d2:	23c0      	movs	r3, #192	@ 0xc0
 800b9d4:	009b      	lsls	r3, r3, #2
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d309      	bcc.n	800b9ee <UART_SetConfig+0x4be>
 800b9da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9dc:	2380      	movs	r3, #128	@ 0x80
 800b9de:	035b      	lsls	r3, r3, #13
 800b9e0:	429a      	cmp	r2, r3
 800b9e2:	d204      	bcs.n	800b9ee <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800b9e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9ea:	60da      	str	r2, [r3, #12]
 800b9ec:	e006      	b.n	800b9fc <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800b9ee:	231a      	movs	r3, #26
 800b9f0:	2220      	movs	r2, #32
 800b9f2:	189b      	adds	r3, r3, r2
 800b9f4:	19db      	adds	r3, r3, r7
 800b9f6:	2201      	movs	r2, #1
 800b9f8:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800b9fa:	e0d0      	b.n	800bb9e <UART_SetConfig+0x66e>
 800b9fc:	e0cf      	b.n	800bb9e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba00:	69da      	ldr	r2, [r3, #28]
 800ba02:	2380      	movs	r3, #128	@ 0x80
 800ba04:	021b      	lsls	r3, r3, #8
 800ba06:	429a      	cmp	r2, r3
 800ba08:	d000      	beq.n	800ba0c <UART_SetConfig+0x4dc>
 800ba0a:	e070      	b.n	800baee <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800ba0c:	231b      	movs	r3, #27
 800ba0e:	2220      	movs	r2, #32
 800ba10:	189b      	adds	r3, r3, r2
 800ba12:	19db      	adds	r3, r3, r7
 800ba14:	781b      	ldrb	r3, [r3, #0]
 800ba16:	2b08      	cmp	r3, #8
 800ba18:	d015      	beq.n	800ba46 <UART_SetConfig+0x516>
 800ba1a:	dc18      	bgt.n	800ba4e <UART_SetConfig+0x51e>
 800ba1c:	2b04      	cmp	r3, #4
 800ba1e:	d00d      	beq.n	800ba3c <UART_SetConfig+0x50c>
 800ba20:	dc15      	bgt.n	800ba4e <UART_SetConfig+0x51e>
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d002      	beq.n	800ba2c <UART_SetConfig+0x4fc>
 800ba26:	2b02      	cmp	r3, #2
 800ba28:	d005      	beq.n	800ba36 <UART_SetConfig+0x506>
 800ba2a:	e010      	b.n	800ba4e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba2c:	f7fe fc40 	bl	800a2b0 <HAL_RCC_GetPCLK1Freq>
 800ba30:	0003      	movs	r3, r0
 800ba32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba34:	e014      	b.n	800ba60 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba36:	4b67      	ldr	r3, [pc, #412]	@ (800bbd4 <UART_SetConfig+0x6a4>)
 800ba38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba3a:	e011      	b.n	800ba60 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba3c:	f7fe fbac 	bl	800a198 <HAL_RCC_GetSysClockFreq>
 800ba40:	0003      	movs	r3, r0
 800ba42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba44:	e00c      	b.n	800ba60 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba46:	2380      	movs	r3, #128	@ 0x80
 800ba48:	021b      	lsls	r3, r3, #8
 800ba4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba4c:	e008      	b.n	800ba60 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800ba52:	231a      	movs	r3, #26
 800ba54:	2220      	movs	r2, #32
 800ba56:	189b      	adds	r3, r3, r2
 800ba58:	19db      	adds	r3, r3, r7
 800ba5a:	2201      	movs	r2, #1
 800ba5c:	701a      	strb	r2, [r3, #0]
        break;
 800ba5e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ba60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d100      	bne.n	800ba68 <UART_SetConfig+0x538>
 800ba66:	e09a      	b.n	800bb9e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba6c:	4b5a      	ldr	r3, [pc, #360]	@ (800bbd8 <UART_SetConfig+0x6a8>)
 800ba6e:	0052      	lsls	r2, r2, #1
 800ba70:	5ad3      	ldrh	r3, [r2, r3]
 800ba72:	0019      	movs	r1, r3
 800ba74:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ba76:	f7f4 fb61 	bl	800013c <__udivsi3>
 800ba7a:	0003      	movs	r3, r0
 800ba7c:	005a      	lsls	r2, r3, #1
 800ba7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	085b      	lsrs	r3, r3, #1
 800ba84:	18d2      	adds	r2, r2, r3
 800ba86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	0019      	movs	r1, r3
 800ba8c:	0010      	movs	r0, r2
 800ba8e:	f7f4 fb55 	bl	800013c <__udivsi3>
 800ba92:	0003      	movs	r3, r0
 800ba94:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ba96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba98:	2b0f      	cmp	r3, #15
 800ba9a:	d921      	bls.n	800bae0 <UART_SetConfig+0x5b0>
 800ba9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba9e:	2380      	movs	r3, #128	@ 0x80
 800baa0:	025b      	lsls	r3, r3, #9
 800baa2:	429a      	cmp	r2, r3
 800baa4:	d21c      	bcs.n	800bae0 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800baa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa8:	b29a      	uxth	r2, r3
 800baaa:	200e      	movs	r0, #14
 800baac:	2420      	movs	r4, #32
 800baae:	1903      	adds	r3, r0, r4
 800bab0:	19db      	adds	r3, r3, r7
 800bab2:	210f      	movs	r1, #15
 800bab4:	438a      	bics	r2, r1
 800bab6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baba:	085b      	lsrs	r3, r3, #1
 800babc:	b29b      	uxth	r3, r3
 800babe:	2207      	movs	r2, #7
 800bac0:	4013      	ands	r3, r2
 800bac2:	b299      	uxth	r1, r3
 800bac4:	1903      	adds	r3, r0, r4
 800bac6:	19db      	adds	r3, r3, r7
 800bac8:	1902      	adds	r2, r0, r4
 800baca:	19d2      	adds	r2, r2, r7
 800bacc:	8812      	ldrh	r2, [r2, #0]
 800bace:	430a      	orrs	r2, r1
 800bad0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800bad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	1902      	adds	r2, r0, r4
 800bad8:	19d2      	adds	r2, r2, r7
 800bada:	8812      	ldrh	r2, [r2, #0]
 800badc:	60da      	str	r2, [r3, #12]
 800bade:	e05e      	b.n	800bb9e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800bae0:	231a      	movs	r3, #26
 800bae2:	2220      	movs	r2, #32
 800bae4:	189b      	adds	r3, r3, r2
 800bae6:	19db      	adds	r3, r3, r7
 800bae8:	2201      	movs	r2, #1
 800baea:	701a      	strb	r2, [r3, #0]
 800baec:	e057      	b.n	800bb9e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800baee:	231b      	movs	r3, #27
 800baf0:	2220      	movs	r2, #32
 800baf2:	189b      	adds	r3, r3, r2
 800baf4:	19db      	adds	r3, r3, r7
 800baf6:	781b      	ldrb	r3, [r3, #0]
 800baf8:	2b08      	cmp	r3, #8
 800bafa:	d015      	beq.n	800bb28 <UART_SetConfig+0x5f8>
 800bafc:	dc18      	bgt.n	800bb30 <UART_SetConfig+0x600>
 800bafe:	2b04      	cmp	r3, #4
 800bb00:	d00d      	beq.n	800bb1e <UART_SetConfig+0x5ee>
 800bb02:	dc15      	bgt.n	800bb30 <UART_SetConfig+0x600>
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d002      	beq.n	800bb0e <UART_SetConfig+0x5de>
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d005      	beq.n	800bb18 <UART_SetConfig+0x5e8>
 800bb0c:	e010      	b.n	800bb30 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb0e:	f7fe fbcf 	bl	800a2b0 <HAL_RCC_GetPCLK1Freq>
 800bb12:	0003      	movs	r3, r0
 800bb14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb16:	e014      	b.n	800bb42 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bb18:	4b2e      	ldr	r3, [pc, #184]	@ (800bbd4 <UART_SetConfig+0x6a4>)
 800bb1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb1c:	e011      	b.n	800bb42 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bb1e:	f7fe fb3b 	bl	800a198 <HAL_RCC_GetSysClockFreq>
 800bb22:	0003      	movs	r3, r0
 800bb24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb26:	e00c      	b.n	800bb42 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bb28:	2380      	movs	r3, #128	@ 0x80
 800bb2a:	021b      	lsls	r3, r3, #8
 800bb2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb2e:	e008      	b.n	800bb42 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800bb30:	2300      	movs	r3, #0
 800bb32:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800bb34:	231a      	movs	r3, #26
 800bb36:	2220      	movs	r2, #32
 800bb38:	189b      	adds	r3, r3, r2
 800bb3a:	19db      	adds	r3, r3, r7
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	701a      	strb	r2, [r3, #0]
        break;
 800bb40:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800bb42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d02a      	beq.n	800bb9e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb4c:	4b22      	ldr	r3, [pc, #136]	@ (800bbd8 <UART_SetConfig+0x6a8>)
 800bb4e:	0052      	lsls	r2, r2, #1
 800bb50:	5ad3      	ldrh	r3, [r2, r3]
 800bb52:	0019      	movs	r1, r3
 800bb54:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bb56:	f7f4 faf1 	bl	800013c <__udivsi3>
 800bb5a:	0003      	movs	r3, r0
 800bb5c:	001a      	movs	r2, r3
 800bb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	085b      	lsrs	r3, r3, #1
 800bb64:	18d2      	adds	r2, r2, r3
 800bb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb68:	685b      	ldr	r3, [r3, #4]
 800bb6a:	0019      	movs	r1, r3
 800bb6c:	0010      	movs	r0, r2
 800bb6e:	f7f4 fae5 	bl	800013c <__udivsi3>
 800bb72:	0003      	movs	r3, r0
 800bb74:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bb76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb78:	2b0f      	cmp	r3, #15
 800bb7a:	d90a      	bls.n	800bb92 <UART_SetConfig+0x662>
 800bb7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb7e:	2380      	movs	r3, #128	@ 0x80
 800bb80:	025b      	lsls	r3, r3, #9
 800bb82:	429a      	cmp	r2, r3
 800bb84:	d205      	bcs.n	800bb92 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bb86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb88:	b29a      	uxth	r2, r3
 800bb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	60da      	str	r2, [r3, #12]
 800bb90:	e005      	b.n	800bb9e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800bb92:	231a      	movs	r3, #26
 800bb94:	2220      	movs	r2, #32
 800bb96:	189b      	adds	r3, r3, r2
 800bb98:	19db      	adds	r3, r3, r7
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba0:	226a      	movs	r2, #106	@ 0x6a
 800bba2:	2101      	movs	r1, #1
 800bba4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	2268      	movs	r2, #104	@ 0x68
 800bbaa:	2101      	movs	r1, #1
 800bbac:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bbae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bbb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bbba:	231a      	movs	r3, #26
 800bbbc:	2220      	movs	r2, #32
 800bbbe:	189b      	adds	r3, r3, r2
 800bbc0:	19db      	adds	r3, r3, r7
 800bbc2:	781b      	ldrb	r3, [r3, #0]
}
 800bbc4:	0018      	movs	r0, r3
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	b010      	add	sp, #64	@ 0x40
 800bbca:	bdb0      	pop	{r4, r5, r7, pc}
 800bbcc:	40008000 	.word	0x40008000
 800bbd0:	40008400 	.word	0x40008400
 800bbd4:	00f42400 	.word	0x00f42400
 800bbd8:	0801072c 	.word	0x0801072c

0800bbdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbe8:	2208      	movs	r2, #8
 800bbea:	4013      	ands	r3, r2
 800bbec:	d00b      	beq.n	800bc06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	4a4a      	ldr	r2, [pc, #296]	@ (800bd20 <UART_AdvFeatureConfig+0x144>)
 800bbf6:	4013      	ands	r3, r2
 800bbf8:	0019      	movs	r1, r3
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	430a      	orrs	r2, r1
 800bc04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc0a:	2201      	movs	r2, #1
 800bc0c:	4013      	ands	r3, r2
 800bc0e:	d00b      	beq.n	800bc28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	685b      	ldr	r3, [r3, #4]
 800bc16:	4a43      	ldr	r2, [pc, #268]	@ (800bd24 <UART_AdvFeatureConfig+0x148>)
 800bc18:	4013      	ands	r3, r2
 800bc1a:	0019      	movs	r1, r3
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	430a      	orrs	r2, r1
 800bc26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc2c:	2202      	movs	r2, #2
 800bc2e:	4013      	ands	r3, r2
 800bc30:	d00b      	beq.n	800bc4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	685b      	ldr	r3, [r3, #4]
 800bc38:	4a3b      	ldr	r2, [pc, #236]	@ (800bd28 <UART_AdvFeatureConfig+0x14c>)
 800bc3a:	4013      	ands	r3, r2
 800bc3c:	0019      	movs	r1, r3
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	430a      	orrs	r2, r1
 800bc48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc4e:	2204      	movs	r2, #4
 800bc50:	4013      	ands	r3, r2
 800bc52:	d00b      	beq.n	800bc6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	4a34      	ldr	r2, [pc, #208]	@ (800bd2c <UART_AdvFeatureConfig+0x150>)
 800bc5c:	4013      	ands	r3, r2
 800bc5e:	0019      	movs	r1, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	430a      	orrs	r2, r1
 800bc6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc70:	2210      	movs	r2, #16
 800bc72:	4013      	ands	r3, r2
 800bc74:	d00b      	beq.n	800bc8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	689b      	ldr	r3, [r3, #8]
 800bc7c:	4a2c      	ldr	r2, [pc, #176]	@ (800bd30 <UART_AdvFeatureConfig+0x154>)
 800bc7e:	4013      	ands	r3, r2
 800bc80:	0019      	movs	r1, r3
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	430a      	orrs	r2, r1
 800bc8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc92:	2220      	movs	r2, #32
 800bc94:	4013      	ands	r3, r2
 800bc96:	d00b      	beq.n	800bcb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	4a25      	ldr	r2, [pc, #148]	@ (800bd34 <UART_AdvFeatureConfig+0x158>)
 800bca0:	4013      	ands	r3, r2
 800bca2:	0019      	movs	r1, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	430a      	orrs	r2, r1
 800bcae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcb4:	2240      	movs	r2, #64	@ 0x40
 800bcb6:	4013      	ands	r3, r2
 800bcb8:	d01d      	beq.n	800bcf6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	4a1d      	ldr	r2, [pc, #116]	@ (800bd38 <UART_AdvFeatureConfig+0x15c>)
 800bcc2:	4013      	ands	r3, r2
 800bcc4:	0019      	movs	r1, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	430a      	orrs	r2, r1
 800bcd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bcd6:	2380      	movs	r3, #128	@ 0x80
 800bcd8:	035b      	lsls	r3, r3, #13
 800bcda:	429a      	cmp	r2, r3
 800bcdc:	d10b      	bne.n	800bcf6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	4a15      	ldr	r2, [pc, #84]	@ (800bd3c <UART_AdvFeatureConfig+0x160>)
 800bce6:	4013      	ands	r3, r2
 800bce8:	0019      	movs	r1, r3
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	430a      	orrs	r2, r1
 800bcf4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcfa:	2280      	movs	r2, #128	@ 0x80
 800bcfc:	4013      	ands	r3, r2
 800bcfe:	d00b      	beq.n	800bd18 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	4a0e      	ldr	r2, [pc, #56]	@ (800bd40 <UART_AdvFeatureConfig+0x164>)
 800bd08:	4013      	ands	r3, r2
 800bd0a:	0019      	movs	r1, r3
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	430a      	orrs	r2, r1
 800bd16:	605a      	str	r2, [r3, #4]
  }
}
 800bd18:	46c0      	nop			@ (mov r8, r8)
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	b002      	add	sp, #8
 800bd1e:	bd80      	pop	{r7, pc}
 800bd20:	ffff7fff 	.word	0xffff7fff
 800bd24:	fffdffff 	.word	0xfffdffff
 800bd28:	fffeffff 	.word	0xfffeffff
 800bd2c:	fffbffff 	.word	0xfffbffff
 800bd30:	ffffefff 	.word	0xffffefff
 800bd34:	ffffdfff 	.word	0xffffdfff
 800bd38:	ffefffff 	.word	0xffefffff
 800bd3c:	ff9fffff 	.word	0xff9fffff
 800bd40:	fff7ffff 	.word	0xfff7ffff

0800bd44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b092      	sub	sp, #72	@ 0x48
 800bd48:	af02      	add	r7, sp, #8
 800bd4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2290      	movs	r2, #144	@ 0x90
 800bd50:	2100      	movs	r1, #0
 800bd52:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bd54:	f7fa fd9a 	bl	800688c <HAL_GetTick>
 800bd58:	0003      	movs	r3, r0
 800bd5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	2208      	movs	r2, #8
 800bd64:	4013      	ands	r3, r2
 800bd66:	2b08      	cmp	r3, #8
 800bd68:	d12d      	bne.n	800bdc6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd6c:	2280      	movs	r2, #128	@ 0x80
 800bd6e:	0391      	lsls	r1, r2, #14
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	4a47      	ldr	r2, [pc, #284]	@ (800be90 <UART_CheckIdleState+0x14c>)
 800bd74:	9200      	str	r2, [sp, #0]
 800bd76:	2200      	movs	r2, #0
 800bd78:	f000 f88e 	bl	800be98 <UART_WaitOnFlagUntilTimeout>
 800bd7c:	1e03      	subs	r3, r0, #0
 800bd7e:	d022      	beq.n	800bdc6 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd80:	f3ef 8310 	mrs	r3, PRIMASK
 800bd84:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800bd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bd88:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd90:	f383 8810 	msr	PRIMASK, r3
}
 800bd94:	46c0      	nop			@ (mov r8, r8)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2180      	movs	r1, #128	@ 0x80
 800bda2:	438a      	bics	r2, r1
 800bda4:	601a      	str	r2, [r3, #0]
 800bda6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bda8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdac:	f383 8810 	msr	PRIMASK, r3
}
 800bdb0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2288      	movs	r2, #136	@ 0x88
 800bdb6:	2120      	movs	r1, #32
 800bdb8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2284      	movs	r2, #132	@ 0x84
 800bdbe:	2100      	movs	r1, #0
 800bdc0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bdc2:	2303      	movs	r3, #3
 800bdc4:	e060      	b.n	800be88 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	2204      	movs	r2, #4
 800bdce:	4013      	ands	r3, r2
 800bdd0:	2b04      	cmp	r3, #4
 800bdd2:	d146      	bne.n	800be62 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bdd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bdd6:	2280      	movs	r2, #128	@ 0x80
 800bdd8:	03d1      	lsls	r1, r2, #15
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	4a2c      	ldr	r2, [pc, #176]	@ (800be90 <UART_CheckIdleState+0x14c>)
 800bdde:	9200      	str	r2, [sp, #0]
 800bde0:	2200      	movs	r2, #0
 800bde2:	f000 f859 	bl	800be98 <UART_WaitOnFlagUntilTimeout>
 800bde6:	1e03      	subs	r3, r0, #0
 800bde8:	d03b      	beq.n	800be62 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bdea:	f3ef 8310 	mrs	r3, PRIMASK
 800bdee:	60fb      	str	r3, [r7, #12]
  return(result);
 800bdf0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bdf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bdf8:	693b      	ldr	r3, [r7, #16]
 800bdfa:	f383 8810 	msr	PRIMASK, r3
}
 800bdfe:	46c0      	nop			@ (mov r8, r8)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4922      	ldr	r1, [pc, #136]	@ (800be94 <UART_CheckIdleState+0x150>)
 800be0c:	400a      	ands	r2, r1
 800be0e:	601a      	str	r2, [r3, #0]
 800be10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be12:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800be14:	697b      	ldr	r3, [r7, #20]
 800be16:	f383 8810 	msr	PRIMASK, r3
}
 800be1a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800be1c:	f3ef 8310 	mrs	r3, PRIMASK
 800be20:	61bb      	str	r3, [r7, #24]
  return(result);
 800be22:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be24:	633b      	str	r3, [r7, #48]	@ 0x30
 800be26:	2301      	movs	r3, #1
 800be28:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	f383 8810 	msr	PRIMASK, r3
}
 800be30:	46c0      	nop			@ (mov r8, r8)
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	689a      	ldr	r2, [r3, #8]
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	2101      	movs	r1, #1
 800be3e:	438a      	bics	r2, r1
 800be40:	609a      	str	r2, [r3, #8]
 800be42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be44:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800be46:	6a3b      	ldr	r3, [r7, #32]
 800be48:	f383 8810 	msr	PRIMASK, r3
}
 800be4c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	228c      	movs	r2, #140	@ 0x8c
 800be52:	2120      	movs	r1, #32
 800be54:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2284      	movs	r2, #132	@ 0x84
 800be5a:	2100      	movs	r1, #0
 800be5c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800be5e:	2303      	movs	r3, #3
 800be60:	e012      	b.n	800be88 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	2288      	movs	r2, #136	@ 0x88
 800be66:	2120      	movs	r1, #32
 800be68:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	228c      	movs	r2, #140	@ 0x8c
 800be6e:	2120      	movs	r1, #32
 800be70:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2200      	movs	r2, #0
 800be76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2200      	movs	r2, #0
 800be7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	2284      	movs	r2, #132	@ 0x84
 800be82:	2100      	movs	r1, #0
 800be84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800be86:	2300      	movs	r3, #0
}
 800be88:	0018      	movs	r0, r3
 800be8a:	46bd      	mov	sp, r7
 800be8c:	b010      	add	sp, #64	@ 0x40
 800be8e:	bd80      	pop	{r7, pc}
 800be90:	01ffffff 	.word	0x01ffffff
 800be94:	fffffedf 	.word	0xfffffedf

0800be98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b084      	sub	sp, #16
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	60f8      	str	r0, [r7, #12]
 800bea0:	60b9      	str	r1, [r7, #8]
 800bea2:	603b      	str	r3, [r7, #0]
 800bea4:	1dfb      	adds	r3, r7, #7
 800bea6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bea8:	e051      	b.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800beaa:	69bb      	ldr	r3, [r7, #24]
 800beac:	3301      	adds	r3, #1
 800beae:	d04e      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800beb0:	f7fa fcec 	bl	800688c <HAL_GetTick>
 800beb4:	0002      	movs	r2, r0
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	1ad3      	subs	r3, r2, r3
 800beba:	69ba      	ldr	r2, [r7, #24]
 800bebc:	429a      	cmp	r2, r3
 800bebe:	d302      	bcc.n	800bec6 <UART_WaitOnFlagUntilTimeout+0x2e>
 800bec0:	69bb      	ldr	r3, [r7, #24]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d101      	bne.n	800beca <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800bec6:	2303      	movs	r3, #3
 800bec8:	e051      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2204      	movs	r2, #4
 800bed2:	4013      	ands	r3, r2
 800bed4:	d03b      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	2b80      	cmp	r3, #128	@ 0x80
 800beda:	d038      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
 800bedc:	68bb      	ldr	r3, [r7, #8]
 800bede:	2b40      	cmp	r3, #64	@ 0x40
 800bee0:	d035      	beq.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	69db      	ldr	r3, [r3, #28]
 800bee8:	2208      	movs	r2, #8
 800beea:	4013      	ands	r3, r2
 800beec:	2b08      	cmp	r3, #8
 800beee:	d111      	bne.n	800bf14 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	2208      	movs	r2, #8
 800bef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	0018      	movs	r0, r3
 800befc:	f000 f960 	bl	800c1c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	2290      	movs	r2, #144	@ 0x90
 800bf04:	2108      	movs	r1, #8
 800bf06:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	2284      	movs	r2, #132	@ 0x84
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800bf10:	2301      	movs	r3, #1
 800bf12:	e02c      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	69da      	ldr	r2, [r3, #28]
 800bf1a:	2380      	movs	r3, #128	@ 0x80
 800bf1c:	011b      	lsls	r3, r3, #4
 800bf1e:	401a      	ands	r2, r3
 800bf20:	2380      	movs	r3, #128	@ 0x80
 800bf22:	011b      	lsls	r3, r3, #4
 800bf24:	429a      	cmp	r2, r3
 800bf26:	d112      	bne.n	800bf4e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	2280      	movs	r2, #128	@ 0x80
 800bf2e:	0112      	lsls	r2, r2, #4
 800bf30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	0018      	movs	r0, r3
 800bf36:	f000 f943 	bl	800c1c0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2290      	movs	r2, #144	@ 0x90
 800bf3e:	2120      	movs	r1, #32
 800bf40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2284      	movs	r2, #132	@ 0x84
 800bf46:	2100      	movs	r1, #0
 800bf48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800bf4a:	2303      	movs	r3, #3
 800bf4c:	e00f      	b.n	800bf6e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	69db      	ldr	r3, [r3, #28]
 800bf54:	68ba      	ldr	r2, [r7, #8]
 800bf56:	4013      	ands	r3, r2
 800bf58:	68ba      	ldr	r2, [r7, #8]
 800bf5a:	1ad3      	subs	r3, r2, r3
 800bf5c:	425a      	negs	r2, r3
 800bf5e:	4153      	adcs	r3, r2
 800bf60:	b2db      	uxtb	r3, r3
 800bf62:	001a      	movs	r2, r3
 800bf64:	1dfb      	adds	r3, r7, #7
 800bf66:	781b      	ldrb	r3, [r3, #0]
 800bf68:	429a      	cmp	r2, r3
 800bf6a:	d09e      	beq.n	800beaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bf6c:	2300      	movs	r3, #0
}
 800bf6e:	0018      	movs	r0, r3
 800bf70:	46bd      	mov	sp, r7
 800bf72:	b004      	add	sp, #16
 800bf74:	bd80      	pop	{r7, pc}
	...

0800bf78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b098      	sub	sp, #96	@ 0x60
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	60f8      	str	r0, [r7, #12]
 800bf80:	60b9      	str	r1, [r7, #8]
 800bf82:	1dbb      	adds	r3, r7, #6
 800bf84:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	68ba      	ldr	r2, [r7, #8]
 800bf8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	1dba      	adds	r2, r7, #6
 800bf90:	215c      	movs	r1, #92	@ 0x5c
 800bf92:	8812      	ldrh	r2, [r2, #0]
 800bf94:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	1dba      	adds	r2, r7, #6
 800bf9a:	215e      	movs	r1, #94	@ 0x5e
 800bf9c:	8812      	ldrh	r2, [r2, #0]
 800bf9e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	689a      	ldr	r2, [r3, #8]
 800bfaa:	2380      	movs	r3, #128	@ 0x80
 800bfac:	015b      	lsls	r3, r3, #5
 800bfae:	429a      	cmp	r2, r3
 800bfb0:	d10d      	bne.n	800bfce <UART_Start_Receive_IT+0x56>
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	691b      	ldr	r3, [r3, #16]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d104      	bne.n	800bfc4 <UART_Start_Receive_IT+0x4c>
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	2260      	movs	r2, #96	@ 0x60
 800bfbe:	497b      	ldr	r1, [pc, #492]	@ (800c1ac <UART_Start_Receive_IT+0x234>)
 800bfc0:	5299      	strh	r1, [r3, r2]
 800bfc2:	e02e      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2260      	movs	r2, #96	@ 0x60
 800bfc8:	21ff      	movs	r1, #255	@ 0xff
 800bfca:	5299      	strh	r1, [r3, r2]
 800bfcc:	e029      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d10d      	bne.n	800bff2 <UART_Start_Receive_IT+0x7a>
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	691b      	ldr	r3, [r3, #16]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d104      	bne.n	800bfe8 <UART_Start_Receive_IT+0x70>
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	2260      	movs	r2, #96	@ 0x60
 800bfe2:	21ff      	movs	r1, #255	@ 0xff
 800bfe4:	5299      	strh	r1, [r3, r2]
 800bfe6:	e01c      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2260      	movs	r2, #96	@ 0x60
 800bfec:	217f      	movs	r1, #127	@ 0x7f
 800bfee:	5299      	strh	r1, [r3, r2]
 800bff0:	e017      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	689a      	ldr	r2, [r3, #8]
 800bff6:	2380      	movs	r3, #128	@ 0x80
 800bff8:	055b      	lsls	r3, r3, #21
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d10d      	bne.n	800c01a <UART_Start_Receive_IT+0xa2>
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	691b      	ldr	r3, [r3, #16]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d104      	bne.n	800c010 <UART_Start_Receive_IT+0x98>
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	2260      	movs	r2, #96	@ 0x60
 800c00a:	217f      	movs	r1, #127	@ 0x7f
 800c00c:	5299      	strh	r1, [r3, r2]
 800c00e:	e008      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	2260      	movs	r2, #96	@ 0x60
 800c014:	213f      	movs	r1, #63	@ 0x3f
 800c016:	5299      	strh	r1, [r3, r2]
 800c018:	e003      	b.n	800c022 <UART_Start_Receive_IT+0xaa>
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	2260      	movs	r2, #96	@ 0x60
 800c01e:	2100      	movs	r1, #0
 800c020:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2290      	movs	r2, #144	@ 0x90
 800c026:	2100      	movs	r1, #0
 800c028:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	228c      	movs	r2, #140	@ 0x8c
 800c02e:	2122      	movs	r1, #34	@ 0x22
 800c030:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c032:	f3ef 8310 	mrs	r3, PRIMASK
 800c036:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 800c038:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c03a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c03c:	2301      	movs	r3, #1
 800c03e:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c042:	f383 8810 	msr	PRIMASK, r3
}
 800c046:	46c0      	nop			@ (mov r8, r8)
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	689a      	ldr	r2, [r3, #8]
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	2101      	movs	r1, #1
 800c054:	430a      	orrs	r2, r1
 800c056:	609a      	str	r2, [r3, #8]
 800c058:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c05a:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c05c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c05e:	f383 8810 	msr	PRIMASK, r3
}
 800c062:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800c068:	2380      	movs	r3, #128	@ 0x80
 800c06a:	059b      	lsls	r3, r3, #22
 800c06c:	429a      	cmp	r2, r3
 800c06e:	d150      	bne.n	800c112 <UART_Start_Receive_IT+0x19a>
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	2268      	movs	r2, #104	@ 0x68
 800c074:	5a9b      	ldrh	r3, [r3, r2]
 800c076:	1dba      	adds	r2, r7, #6
 800c078:	8812      	ldrh	r2, [r2, #0]
 800c07a:	429a      	cmp	r2, r3
 800c07c:	d349      	bcc.n	800c112 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	689a      	ldr	r2, [r3, #8]
 800c082:	2380      	movs	r3, #128	@ 0x80
 800c084:	015b      	lsls	r3, r3, #5
 800c086:	429a      	cmp	r2, r3
 800c088:	d107      	bne.n	800c09a <UART_Start_Receive_IT+0x122>
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	691b      	ldr	r3, [r3, #16]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d103      	bne.n	800c09a <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	4a46      	ldr	r2, [pc, #280]	@ (800c1b0 <UART_Start_Receive_IT+0x238>)
 800c096:	675a      	str	r2, [r3, #116]	@ 0x74
 800c098:	e002      	b.n	800c0a0 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	4a45      	ldr	r2, [pc, #276]	@ (800c1b4 <UART_Start_Receive_IT+0x23c>)
 800c09e:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	691b      	ldr	r3, [r3, #16]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d019      	beq.n	800c0dc <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c0a8:	f3ef 8310 	mrs	r3, PRIMASK
 800c0ac:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 800c0ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c0b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c0b2:	2301      	movs	r3, #1
 800c0b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b8:	f383 8810 	msr	PRIMASK, r3
}
 800c0bc:	46c0      	nop			@ (mov r8, r8)
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	2180      	movs	r1, #128	@ 0x80
 800c0ca:	0049      	lsls	r1, r1, #1
 800c0cc:	430a      	orrs	r2, r1
 800c0ce:	601a      	str	r2, [r3, #0]
 800c0d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0d6:	f383 8810 	msr	PRIMASK, r3
}
 800c0da:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c0dc:	f3ef 8310 	mrs	r3, PRIMASK
 800c0e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800c0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c0e4:	657b      	str	r3, [r7, #84]	@ 0x54
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0ec:	f383 8810 	msr	PRIMASK, r3
}
 800c0f0:	46c0      	nop			@ (mov r8, r8)
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	689a      	ldr	r2, [r3, #8]
 800c0f8:	68fb      	ldr	r3, [r7, #12]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	2180      	movs	r1, #128	@ 0x80
 800c0fe:	0549      	lsls	r1, r1, #21
 800c100:	430a      	orrs	r2, r1
 800c102:	609a      	str	r2, [r3, #8]
 800c104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c106:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c10a:	f383 8810 	msr	PRIMASK, r3
}
 800c10e:	46c0      	nop			@ (mov r8, r8)
 800c110:	e047      	b.n	800c1a2 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	689a      	ldr	r2, [r3, #8]
 800c116:	2380      	movs	r3, #128	@ 0x80
 800c118:	015b      	lsls	r3, r3, #5
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d107      	bne.n	800c12e <UART_Start_Receive_IT+0x1b6>
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	691b      	ldr	r3, [r3, #16]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d103      	bne.n	800c12e <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	4a23      	ldr	r2, [pc, #140]	@ (800c1b8 <UART_Start_Receive_IT+0x240>)
 800c12a:	675a      	str	r2, [r3, #116]	@ 0x74
 800c12c:	e002      	b.n	800c134 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	4a22      	ldr	r2, [pc, #136]	@ (800c1bc <UART_Start_Receive_IT+0x244>)
 800c132:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	691b      	ldr	r3, [r3, #16]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d019      	beq.n	800c170 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c13c:	f3ef 8310 	mrs	r3, PRIMASK
 800c140:	61fb      	str	r3, [r7, #28]
  return(result);
 800c142:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c146:	2301      	movs	r3, #1
 800c148:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c14a:	6a3b      	ldr	r3, [r7, #32]
 800c14c:	f383 8810 	msr	PRIMASK, r3
}
 800c150:	46c0      	nop			@ (mov r8, r8)
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	681a      	ldr	r2, [r3, #0]
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	2190      	movs	r1, #144	@ 0x90
 800c15e:	0049      	lsls	r1, r1, #1
 800c160:	430a      	orrs	r2, r1
 800c162:	601a      	str	r2, [r3, #0]
 800c164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c166:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16a:	f383 8810 	msr	PRIMASK, r3
}
 800c16e:	e018      	b.n	800c1a2 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c170:	f3ef 8310 	mrs	r3, PRIMASK
 800c174:	613b      	str	r3, [r7, #16]
  return(result);
 800c176:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c178:	653b      	str	r3, [r7, #80]	@ 0x50
 800c17a:	2301      	movs	r3, #1
 800c17c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c17e:	697b      	ldr	r3, [r7, #20]
 800c180:	f383 8810 	msr	PRIMASK, r3
}
 800c184:	46c0      	nop			@ (mov r8, r8)
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	681a      	ldr	r2, [r3, #0]
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	2120      	movs	r1, #32
 800c192:	430a      	orrs	r2, r1
 800c194:	601a      	str	r2, [r3, #0]
 800c196:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c198:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	f383 8810 	msr	PRIMASK, r3
}
 800c1a0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 800c1a2:	2300      	movs	r3, #0
}
 800c1a4:	0018      	movs	r0, r3
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	b018      	add	sp, #96	@ 0x60
 800c1aa:	bd80      	pop	{r7, pc}
 800c1ac:	000001ff 	.word	0x000001ff
 800c1b0:	0800ca09 	.word	0x0800ca09
 800c1b4:	0800c6bd 	.word	0x0800c6bd
 800c1b8:	0800c4e9 	.word	0x0800c4e9
 800c1bc:	0800c315 	.word	0x0800c315

0800c1c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b08e      	sub	sp, #56	@ 0x38
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1c8:	f3ef 8310 	mrs	r3, PRIMASK
 800c1cc:	617b      	str	r3, [r7, #20]
  return(result);
 800c1ce:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c1d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1d6:	69bb      	ldr	r3, [r7, #24]
 800c1d8:	f383 8810 	msr	PRIMASK, r3
}
 800c1dc:	46c0      	nop			@ (mov r8, r8)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	681a      	ldr	r2, [r3, #0]
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4926      	ldr	r1, [pc, #152]	@ (800c284 <UART_EndRxTransfer+0xc4>)
 800c1ea:	400a      	ands	r2, r1
 800c1ec:	601a      	str	r2, [r3, #0]
 800c1ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c1f2:	69fb      	ldr	r3, [r7, #28]
 800c1f4:	f383 8810 	msr	PRIMASK, r3
}
 800c1f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c1fa:	f3ef 8310 	mrs	r3, PRIMASK
 800c1fe:	623b      	str	r3, [r7, #32]
  return(result);
 800c200:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c202:	633b      	str	r3, [r7, #48]	@ 0x30
 800c204:	2301      	movs	r3, #1
 800c206:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c20a:	f383 8810 	msr	PRIMASK, r3
}
 800c20e:	46c0      	nop			@ (mov r8, r8)
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	689a      	ldr	r2, [r3, #8]
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	491b      	ldr	r1, [pc, #108]	@ (800c288 <UART_EndRxTransfer+0xc8>)
 800c21c:	400a      	ands	r2, r1
 800c21e:	609a      	str	r2, [r3, #8]
 800c220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c222:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c226:	f383 8810 	msr	PRIMASK, r3
}
 800c22a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c230:	2b01      	cmp	r3, #1
 800c232:	d118      	bne.n	800c266 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c234:	f3ef 8310 	mrs	r3, PRIMASK
 800c238:	60bb      	str	r3, [r7, #8]
  return(result);
 800c23a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c23c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c23e:	2301      	movs	r3, #1
 800c240:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	f383 8810 	msr	PRIMASK, r3
}
 800c248:	46c0      	nop			@ (mov r8, r8)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	2110      	movs	r1, #16
 800c256:	438a      	bics	r2, r1
 800c258:	601a      	str	r2, [r3, #0]
 800c25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	f383 8810 	msr	PRIMASK, r3
}
 800c264:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	228c      	movs	r2, #140	@ 0x8c
 800c26a:	2120      	movs	r1, #32
 800c26c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	2200      	movs	r2, #0
 800c272:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2200      	movs	r2, #0
 800c278:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c27a:	46c0      	nop			@ (mov r8, r8)
 800c27c:	46bd      	mov	sp, r7
 800c27e:	b00e      	add	sp, #56	@ 0x38
 800c280:	bd80      	pop	{r7, pc}
 800c282:	46c0      	nop			@ (mov r8, r8)
 800c284:	fffffedf 	.word	0xfffffedf
 800c288:	effffffe 	.word	0xeffffffe

0800c28c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b084      	sub	sp, #16
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c298:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	225e      	movs	r2, #94	@ 0x5e
 800c29e:	2100      	movs	r1, #0
 800c2a0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2256      	movs	r2, #86	@ 0x56
 800c2a6:	2100      	movs	r1, #0
 800c2a8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	0018      	movs	r0, r3
 800c2ae:	f7f7 fbf5 	bl	8003a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c2b2:	46c0      	nop			@ (mov r8, r8)
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	b004      	add	sp, #16
 800c2b8:	bd80      	pop	{r7, pc}

0800c2ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c2ba:	b580      	push	{r7, lr}
 800c2bc:	b086      	sub	sp, #24
 800c2be:	af00      	add	r7, sp, #0
 800c2c0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c2c2:	f3ef 8310 	mrs	r3, PRIMASK
 800c2c6:	60bb      	str	r3, [r7, #8]
  return(result);
 800c2c8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c2ca:	617b      	str	r3, [r7, #20]
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f383 8810 	msr	PRIMASK, r3
}
 800c2d6:	46c0      	nop			@ (mov r8, r8)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	681a      	ldr	r2, [r3, #0]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2140      	movs	r1, #64	@ 0x40
 800c2e4:	438a      	bics	r2, r1
 800c2e6:	601a      	str	r2, [r3, #0]
 800c2e8:	697b      	ldr	r3, [r7, #20]
 800c2ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	f383 8810 	msr	PRIMASK, r3
}
 800c2f2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2288      	movs	r2, #136	@ 0x88
 800c2f8:	2120      	movs	r1, #32
 800c2fa:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2200      	movs	r2, #0
 800c300:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	0018      	movs	r0, r3
 800c306:	f7f7 fbb5 	bl	8003a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c30a:	46c0      	nop			@ (mov r8, r8)
 800c30c:	46bd      	mov	sp, r7
 800c30e:	b006      	add	sp, #24
 800c310:	bd80      	pop	{r7, pc}
	...

0800c314 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b094      	sub	sp, #80	@ 0x50
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c31c:	204e      	movs	r0, #78	@ 0x4e
 800c31e:	183b      	adds	r3, r7, r0
 800c320:	687a      	ldr	r2, [r7, #4]
 800c322:	2160      	movs	r1, #96	@ 0x60
 800c324:	5a52      	ldrh	r2, [r2, r1]
 800c326:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	228c      	movs	r2, #140	@ 0x8c
 800c32c:	589b      	ldr	r3, [r3, r2]
 800c32e:	2b22      	cmp	r3, #34	@ 0x22
 800c330:	d000      	beq.n	800c334 <UART_RxISR_8BIT+0x20>
 800c332:	e0c4      	b.n	800c4be <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c33a:	214c      	movs	r1, #76	@ 0x4c
 800c33c:	187b      	adds	r3, r7, r1
 800c33e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c340:	187b      	adds	r3, r7, r1
 800c342:	881b      	ldrh	r3, [r3, #0]
 800c344:	b2da      	uxtb	r2, r3
 800c346:	183b      	adds	r3, r7, r0
 800c348:	881b      	ldrh	r3, [r3, #0]
 800c34a:	b2d9      	uxtb	r1, r3
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c350:	400a      	ands	r2, r1
 800c352:	b2d2      	uxtb	r2, r2
 800c354:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c35a:	1c5a      	adds	r2, r3, #1
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	225e      	movs	r2, #94	@ 0x5e
 800c364:	5a9b      	ldrh	r3, [r3, r2]
 800c366:	b29b      	uxth	r3, r3
 800c368:	3b01      	subs	r3, #1
 800c36a:	b299      	uxth	r1, r3
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	225e      	movs	r2, #94	@ 0x5e
 800c370:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	225e      	movs	r2, #94	@ 0x5e
 800c376:	5a9b      	ldrh	r3, [r3, r2]
 800c378:	b29b      	uxth	r3, r3
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d000      	beq.n	800c380 <UART_RxISR_8BIT+0x6c>
 800c37e:	e0a6      	b.n	800c4ce <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c380:	f3ef 8310 	mrs	r3, PRIMASK
 800c384:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800c386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c38a:	2301      	movs	r3, #1
 800c38c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c38e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c390:	f383 8810 	msr	PRIMASK, r3
}
 800c394:	46c0      	nop			@ (mov r8, r8)
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	681a      	ldr	r2, [r3, #0]
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	494d      	ldr	r1, [pc, #308]	@ (800c4d8 <UART_RxISR_8BIT+0x1c4>)
 800c3a2:	400a      	ands	r2, r1
 800c3a4:	601a      	str	r2, [r3, #0]
 800c3a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c3aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ac:	f383 8810 	msr	PRIMASK, r3
}
 800c3b0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c3b2:	f3ef 8310 	mrs	r3, PRIMASK
 800c3b6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800c3b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3bc:	2301      	movs	r3, #1
 800c3be:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c3c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3c2:	f383 8810 	msr	PRIMASK, r3
}
 800c3c6:	46c0      	nop			@ (mov r8, r8)
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	689a      	ldr	r2, [r3, #8]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	2101      	movs	r1, #1
 800c3d4:	438a      	bics	r2, r1
 800c3d6:	609a      	str	r2, [r3, #8]
 800c3d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3da:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c3dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c3de:	f383 8810 	msr	PRIMASK, r3
}
 800c3e2:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	228c      	movs	r2, #140	@ 0x8c
 800c3e8:	2120      	movs	r1, #32
 800c3ea:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	4a37      	ldr	r2, [pc, #220]	@ (800c4dc <UART_RxISR_8BIT+0x1c8>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d024      	beq.n	800c44c <UART_RxISR_8BIT+0x138>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a36      	ldr	r2, [pc, #216]	@ (800c4e0 <UART_RxISR_8BIT+0x1cc>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d01f      	beq.n	800c44c <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	685a      	ldr	r2, [r3, #4]
 800c412:	2380      	movs	r3, #128	@ 0x80
 800c414:	041b      	lsls	r3, r3, #16
 800c416:	4013      	ands	r3, r2
 800c418:	d018      	beq.n	800c44c <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c41a:	f3ef 8310 	mrs	r3, PRIMASK
 800c41e:	61bb      	str	r3, [r7, #24]
  return(result);
 800c420:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c422:	643b      	str	r3, [r7, #64]	@ 0x40
 800c424:	2301      	movs	r3, #1
 800c426:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c428:	69fb      	ldr	r3, [r7, #28]
 800c42a:	f383 8810 	msr	PRIMASK, r3
}
 800c42e:	46c0      	nop			@ (mov r8, r8)
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	681a      	ldr	r2, [r3, #0]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	492a      	ldr	r1, [pc, #168]	@ (800c4e4 <UART_RxISR_8BIT+0x1d0>)
 800c43c:	400a      	ands	r2, r1
 800c43e:	601a      	str	r2, [r3, #0]
 800c440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c442:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	f383 8810 	msr	PRIMASK, r3
}
 800c44a:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c450:	2b01      	cmp	r3, #1
 800c452:	d12f      	bne.n	800c4b4 <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	2200      	movs	r2, #0
 800c458:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c45a:	f3ef 8310 	mrs	r3, PRIMASK
 800c45e:	60fb      	str	r3, [r7, #12]
  return(result);
 800c460:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c462:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c464:	2301      	movs	r3, #1
 800c466:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c468:	693b      	ldr	r3, [r7, #16]
 800c46a:	f383 8810 	msr	PRIMASK, r3
}
 800c46e:	46c0      	nop			@ (mov r8, r8)
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	2110      	movs	r1, #16
 800c47c:	438a      	bics	r2, r1
 800c47e:	601a      	str	r2, [r3, #0]
 800c480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c482:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	f383 8810 	msr	PRIMASK, r3
}
 800c48a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	69db      	ldr	r3, [r3, #28]
 800c492:	2210      	movs	r2, #16
 800c494:	4013      	ands	r3, r2
 800c496:	2b10      	cmp	r3, #16
 800c498:	d103      	bne.n	800c4a2 <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2210      	movs	r2, #16
 800c4a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	225c      	movs	r2, #92	@ 0x5c
 800c4a6:	5a9a      	ldrh	r2, [r3, r2]
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	0011      	movs	r1, r2
 800c4ac:	0018      	movs	r0, r3
 800c4ae:	f7ff f833 	bl	800b518 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c4b2:	e00c      	b.n	800c4ce <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	0018      	movs	r0, r3
 800c4b8:	f7f7 fa9e 	bl	80039f8 <HAL_UART_RxCpltCallback>
}
 800c4bc:	e007      	b.n	800c4ce <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	699a      	ldr	r2, [r3, #24]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	2108      	movs	r1, #8
 800c4ca:	430a      	orrs	r2, r1
 800c4cc:	619a      	str	r2, [r3, #24]
}
 800c4ce:	46c0      	nop			@ (mov r8, r8)
 800c4d0:	46bd      	mov	sp, r7
 800c4d2:	b014      	add	sp, #80	@ 0x50
 800c4d4:	bd80      	pop	{r7, pc}
 800c4d6:	46c0      	nop			@ (mov r8, r8)
 800c4d8:	fffffedf 	.word	0xfffffedf
 800c4dc:	40008000 	.word	0x40008000
 800c4e0:	40008400 	.word	0x40008400
 800c4e4:	fbffffff 	.word	0xfbffffff

0800c4e8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b094      	sub	sp, #80	@ 0x50
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800c4f0:	204e      	movs	r0, #78	@ 0x4e
 800c4f2:	183b      	adds	r3, r7, r0
 800c4f4:	687a      	ldr	r2, [r7, #4]
 800c4f6:	2160      	movs	r1, #96	@ 0x60
 800c4f8:	5a52      	ldrh	r2, [r2, r1]
 800c4fa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	228c      	movs	r2, #140	@ 0x8c
 800c500:	589b      	ldr	r3, [r3, r2]
 800c502:	2b22      	cmp	r3, #34	@ 0x22
 800c504:	d000      	beq.n	800c508 <UART_RxISR_16BIT+0x20>
 800c506:	e0c4      	b.n	800c692 <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c50e:	214c      	movs	r1, #76	@ 0x4c
 800c510:	187b      	adds	r3, r7, r1
 800c512:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c518:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800c51a:	187b      	adds	r3, r7, r1
 800c51c:	183a      	adds	r2, r7, r0
 800c51e:	881b      	ldrh	r3, [r3, #0]
 800c520:	8812      	ldrh	r2, [r2, #0]
 800c522:	4013      	ands	r3, r2
 800c524:	b29a      	uxth	r2, r3
 800c526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c528:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c52e:	1c9a      	adds	r2, r3, #2
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	225e      	movs	r2, #94	@ 0x5e
 800c538:	5a9b      	ldrh	r3, [r3, r2]
 800c53a:	b29b      	uxth	r3, r3
 800c53c:	3b01      	subs	r3, #1
 800c53e:	b299      	uxth	r1, r3
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	225e      	movs	r2, #94	@ 0x5e
 800c544:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	225e      	movs	r2, #94	@ 0x5e
 800c54a:	5a9b      	ldrh	r3, [r3, r2]
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d000      	beq.n	800c554 <UART_RxISR_16BIT+0x6c>
 800c552:	e0a6      	b.n	800c6a2 <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c554:	f3ef 8310 	mrs	r3, PRIMASK
 800c558:	623b      	str	r3, [r7, #32]
  return(result);
 800c55a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c55c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c55e:	2301      	movs	r3, #1
 800c560:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c564:	f383 8810 	msr	PRIMASK, r3
}
 800c568:	46c0      	nop			@ (mov r8, r8)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	494d      	ldr	r1, [pc, #308]	@ (800c6ac <UART_RxISR_16BIT+0x1c4>)
 800c576:	400a      	ands	r2, r1
 800c578:	601a      	str	r2, [r3, #0]
 800c57a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c57c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c580:	f383 8810 	msr	PRIMASK, r3
}
 800c584:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c586:	f3ef 8310 	mrs	r3, PRIMASK
 800c58a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800c58c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c58e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c590:	2301      	movs	r3, #1
 800c592:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c596:	f383 8810 	msr	PRIMASK, r3
}
 800c59a:	46c0      	nop			@ (mov r8, r8)
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	689a      	ldr	r2, [r3, #8]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	2101      	movs	r1, #1
 800c5a8:	438a      	bics	r2, r1
 800c5aa:	609a      	str	r2, [r3, #8]
 800c5ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5ae:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b2:	f383 8810 	msr	PRIMASK, r3
}
 800c5b6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	228c      	movs	r2, #140	@ 0x8c
 800c5bc:	2120      	movs	r1, #32
 800c5be:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	2200      	movs	r2, #0
 800c5c4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	4a37      	ldr	r2, [pc, #220]	@ (800c6b0 <UART_RxISR_16BIT+0x1c8>)
 800c5d2:	4293      	cmp	r3, r2
 800c5d4:	d024      	beq.n	800c620 <UART_RxISR_16BIT+0x138>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	4a36      	ldr	r2, [pc, #216]	@ (800c6b4 <UART_RxISR_16BIT+0x1cc>)
 800c5dc:	4293      	cmp	r3, r2
 800c5de:	d01f      	beq.n	800c620 <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	685a      	ldr	r2, [r3, #4]
 800c5e6:	2380      	movs	r3, #128	@ 0x80
 800c5e8:	041b      	lsls	r3, r3, #16
 800c5ea:	4013      	ands	r3, r2
 800c5ec:	d018      	beq.n	800c620 <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c5ee:	f3ef 8310 	mrs	r3, PRIMASK
 800c5f2:	617b      	str	r3, [r7, #20]
  return(result);
 800c5f4:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c5f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c5fc:	69bb      	ldr	r3, [r7, #24]
 800c5fe:	f383 8810 	msr	PRIMASK, r3
}
 800c602:	46c0      	nop			@ (mov r8, r8)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	681a      	ldr	r2, [r3, #0]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	492a      	ldr	r1, [pc, #168]	@ (800c6b8 <UART_RxISR_16BIT+0x1d0>)
 800c610:	400a      	ands	r2, r1
 800c612:	601a      	str	r2, [r3, #0]
 800c614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c616:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	f383 8810 	msr	PRIMASK, r3
}
 800c61e:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c624:	2b01      	cmp	r3, #1
 800c626:	d12f      	bne.n	800c688 <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	2200      	movs	r2, #0
 800c62c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c62e:	f3ef 8310 	mrs	r3, PRIMASK
 800c632:	60bb      	str	r3, [r7, #8]
  return(result);
 800c634:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c636:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c638:	2301      	movs	r3, #1
 800c63a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	f383 8810 	msr	PRIMASK, r3
}
 800c642:	46c0      	nop			@ (mov r8, r8)
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	681a      	ldr	r2, [r3, #0]
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	2110      	movs	r1, #16
 800c650:	438a      	bics	r2, r1
 800c652:	601a      	str	r2, [r3, #0]
 800c654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c656:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c658:	693b      	ldr	r3, [r7, #16]
 800c65a:	f383 8810 	msr	PRIMASK, r3
}
 800c65e:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	69db      	ldr	r3, [r3, #28]
 800c666:	2210      	movs	r2, #16
 800c668:	4013      	ands	r3, r2
 800c66a:	2b10      	cmp	r3, #16
 800c66c:	d103      	bne.n	800c676 <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	2210      	movs	r2, #16
 800c674:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	225c      	movs	r2, #92	@ 0x5c
 800c67a:	5a9a      	ldrh	r2, [r3, r2]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	0011      	movs	r1, r2
 800c680:	0018      	movs	r0, r3
 800c682:	f7fe ff49 	bl	800b518 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c686:	e00c      	b.n	800c6a2 <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	0018      	movs	r0, r3
 800c68c:	f7f7 f9b4 	bl	80039f8 <HAL_UART_RxCpltCallback>
}
 800c690:	e007      	b.n	800c6a2 <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	699a      	ldr	r2, [r3, #24]
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	2108      	movs	r1, #8
 800c69e:	430a      	orrs	r2, r1
 800c6a0:	619a      	str	r2, [r3, #24]
}
 800c6a2:	46c0      	nop			@ (mov r8, r8)
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	b014      	add	sp, #80	@ 0x50
 800c6a8:	bd80      	pop	{r7, pc}
 800c6aa:	46c0      	nop			@ (mov r8, r8)
 800c6ac:	fffffedf 	.word	0xfffffedf
 800c6b0:	40008000 	.word	0x40008000
 800c6b4:	40008400 	.word	0x40008400
 800c6b8:	fbffffff 	.word	0xfbffffff

0800c6bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b0a0      	sub	sp, #128	@ 0x80
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800c6c4:	237a      	movs	r3, #122	@ 0x7a
 800c6c6:	18fb      	adds	r3, r7, r3
 800c6c8:	687a      	ldr	r2, [r7, #4]
 800c6ca:	2160      	movs	r1, #96	@ 0x60
 800c6cc:	5a52      	ldrh	r2, [r2, r1]
 800c6ce:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	69db      	ldr	r3, [r3, #28]
 800c6d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	689b      	ldr	r3, [r3, #8]
 800c6e6:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	228c      	movs	r2, #140	@ 0x8c
 800c6ec:	589b      	ldr	r3, [r3, r2]
 800c6ee:	2b22      	cmp	r3, #34	@ 0x22
 800c6f0:	d000      	beq.n	800c6f4 <UART_RxISR_8BIT_FIFOEN+0x38>
 800c6f2:	e16f      	b.n	800c9d4 <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c6f4:	236e      	movs	r3, #110	@ 0x6e
 800c6f6:	18fb      	adds	r3, r7, r3
 800c6f8:	687a      	ldr	r2, [r7, #4]
 800c6fa:	2168      	movs	r1, #104	@ 0x68
 800c6fc:	5a52      	ldrh	r2, [r2, r1]
 800c6fe:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c700:	e116      	b.n	800c930 <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c708:	216c      	movs	r1, #108	@ 0x6c
 800c70a:	187b      	adds	r3, r7, r1
 800c70c:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c70e:	187b      	adds	r3, r7, r1
 800c710:	881b      	ldrh	r3, [r3, #0]
 800c712:	b2da      	uxtb	r2, r3
 800c714:	237a      	movs	r3, #122	@ 0x7a
 800c716:	18fb      	adds	r3, r7, r3
 800c718:	881b      	ldrh	r3, [r3, #0]
 800c71a:	b2d9      	uxtb	r1, r3
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c720:	400a      	ands	r2, r1
 800c722:	b2d2      	uxtb	r2, r2
 800c724:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c72a:	1c5a      	adds	r2, r3, #1
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	225e      	movs	r2, #94	@ 0x5e
 800c734:	5a9b      	ldrh	r3, [r3, r2]
 800c736:	b29b      	uxth	r3, r3
 800c738:	3b01      	subs	r3, #1
 800c73a:	b299      	uxth	r1, r3
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	225e      	movs	r2, #94	@ 0x5e
 800c740:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	69db      	ldr	r3, [r3, #28]
 800c748:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c74a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c74c:	2207      	movs	r2, #7
 800c74e:	4013      	ands	r3, r2
 800c750:	d049      	beq.n	800c7e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c752:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c754:	2201      	movs	r2, #1
 800c756:	4013      	ands	r3, r2
 800c758:	d010      	beq.n	800c77c <UART_RxISR_8BIT_FIFOEN+0xc0>
 800c75a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c75c:	2380      	movs	r3, #128	@ 0x80
 800c75e:	005b      	lsls	r3, r3, #1
 800c760:	4013      	ands	r3, r2
 800c762:	d00b      	beq.n	800c77c <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2201      	movs	r2, #1
 800c76a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2290      	movs	r2, #144	@ 0x90
 800c770:	589b      	ldr	r3, [r3, r2]
 800c772:	2201      	movs	r2, #1
 800c774:	431a      	orrs	r2, r3
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2190      	movs	r1, #144	@ 0x90
 800c77a:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c77c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c77e:	2202      	movs	r2, #2
 800c780:	4013      	ands	r3, r2
 800c782:	d00f      	beq.n	800c7a4 <UART_RxISR_8BIT_FIFOEN+0xe8>
 800c784:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c786:	2201      	movs	r2, #1
 800c788:	4013      	ands	r3, r2
 800c78a:	d00b      	beq.n	800c7a4 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	2202      	movs	r2, #2
 800c792:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2290      	movs	r2, #144	@ 0x90
 800c798:	589b      	ldr	r3, [r3, r2]
 800c79a:	2204      	movs	r2, #4
 800c79c:	431a      	orrs	r2, r3
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2190      	movs	r1, #144	@ 0x90
 800c7a2:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c7a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c7a6:	2204      	movs	r2, #4
 800c7a8:	4013      	ands	r3, r2
 800c7aa:	d00f      	beq.n	800c7cc <UART_RxISR_8BIT_FIFOEN+0x110>
 800c7ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	4013      	ands	r3, r2
 800c7b2:	d00b      	beq.n	800c7cc <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2204      	movs	r2, #4
 800c7ba:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2290      	movs	r2, #144	@ 0x90
 800c7c0:	589b      	ldr	r3, [r3, r2]
 800c7c2:	2202      	movs	r2, #2
 800c7c4:	431a      	orrs	r2, r3
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	2190      	movs	r1, #144	@ 0x90
 800c7ca:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2290      	movs	r2, #144	@ 0x90
 800c7d0:	589b      	ldr	r3, [r3, r2]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d007      	beq.n	800c7e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	0018      	movs	r0, r3
 800c7da:	f7f7 f95f 	bl	8003a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	2290      	movs	r2, #144	@ 0x90
 800c7e2:	2100      	movs	r1, #0
 800c7e4:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	225e      	movs	r2, #94	@ 0x5e
 800c7ea:	5a9b      	ldrh	r3, [r3, r2]
 800c7ec:	b29b      	uxth	r3, r3
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d000      	beq.n	800c7f4 <UART_RxISR_8BIT_FIFOEN+0x138>
 800c7f2:	e09d      	b.n	800c930 <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c7f4:	f3ef 8310 	mrs	r3, PRIMASK
 800c7f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 800c7fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c7fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c7fe:	2301      	movs	r3, #1
 800c800:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c804:	f383 8810 	msr	PRIMASK, r3
}
 800c808:	46c0      	nop			@ (mov r8, r8)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	681a      	ldr	r2, [r3, #0]
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	4975      	ldr	r1, [pc, #468]	@ (800c9ec <UART_RxISR_8BIT_FIFOEN+0x330>)
 800c816:	400a      	ands	r2, r1
 800c818:	601a      	str	r2, [r3, #0]
 800c81a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c81c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c81e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c820:	f383 8810 	msr	PRIMASK, r3
}
 800c824:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c826:	f3ef 8310 	mrs	r3, PRIMASK
 800c82a:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 800c82c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c82e:	667b      	str	r3, [r7, #100]	@ 0x64
 800c830:	2301      	movs	r3, #1
 800c832:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c836:	f383 8810 	msr	PRIMASK, r3
}
 800c83a:	46c0      	nop			@ (mov r8, r8)
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	689a      	ldr	r2, [r3, #8]
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	496a      	ldr	r1, [pc, #424]	@ (800c9f0 <UART_RxISR_8BIT_FIFOEN+0x334>)
 800c848:	400a      	ands	r2, r1
 800c84a:	609a      	str	r2, [r3, #8]
 800c84c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c84e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c852:	f383 8810 	msr	PRIMASK, r3
}
 800c856:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	228c      	movs	r2, #140	@ 0x8c
 800c85c:	2120      	movs	r1, #32
 800c85e:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2200      	movs	r2, #0
 800c864:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2200      	movs	r2, #0
 800c86a:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	4a60      	ldr	r2, [pc, #384]	@ (800c9f4 <UART_RxISR_8BIT_FIFOEN+0x338>)
 800c872:	4293      	cmp	r3, r2
 800c874:	d024      	beq.n	800c8c0 <UART_RxISR_8BIT_FIFOEN+0x204>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a5f      	ldr	r2, [pc, #380]	@ (800c9f8 <UART_RxISR_8BIT_FIFOEN+0x33c>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d01f      	beq.n	800c8c0 <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	685a      	ldr	r2, [r3, #4]
 800c886:	2380      	movs	r3, #128	@ 0x80
 800c888:	041b      	lsls	r3, r3, #16
 800c88a:	4013      	ands	r3, r2
 800c88c:	d018      	beq.n	800c8c0 <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c88e:	f3ef 8310 	mrs	r3, PRIMASK
 800c892:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800c894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c896:	663b      	str	r3, [r7, #96]	@ 0x60
 800c898:	2301      	movs	r3, #1
 800c89a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c89c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c89e:	f383 8810 	msr	PRIMASK, r3
}
 800c8a2:	46c0      	nop			@ (mov r8, r8)
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	681a      	ldr	r2, [r3, #0]
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	4953      	ldr	r1, [pc, #332]	@ (800c9fc <UART_RxISR_8BIT_FIFOEN+0x340>)
 800c8b0:	400a      	ands	r2, r1
 800c8b2:	601a      	str	r2, [r3, #0]
 800c8b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c8b6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8ba:	f383 8810 	msr	PRIMASK, r3
}
 800c8be:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8c4:	2b01      	cmp	r3, #1
 800c8c6:	d12f      	bne.n	800c928 <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c8ce:	f3ef 8310 	mrs	r3, PRIMASK
 800c8d2:	623b      	str	r3, [r7, #32]
  return(result);
 800c8d4:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c8d8:	2301      	movs	r3, #1
 800c8da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8de:	f383 8810 	msr	PRIMASK, r3
}
 800c8e2:	46c0      	nop			@ (mov r8, r8)
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	681a      	ldr	r2, [r3, #0]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	2110      	movs	r1, #16
 800c8f0:	438a      	bics	r2, r1
 800c8f2:	601a      	str	r2, [r3, #0]
 800c8f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c8f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8fa:	f383 8810 	msr	PRIMASK, r3
}
 800c8fe:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	69db      	ldr	r3, [r3, #28]
 800c906:	2210      	movs	r2, #16
 800c908:	4013      	ands	r3, r2
 800c90a:	2b10      	cmp	r3, #16
 800c90c:	d103      	bne.n	800c916 <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	2210      	movs	r2, #16
 800c914:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	225c      	movs	r2, #92	@ 0x5c
 800c91a:	5a9a      	ldrh	r2, [r3, r2]
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	0011      	movs	r1, r2
 800c920:	0018      	movs	r0, r3
 800c922:	f7fe fdf9 	bl	800b518 <HAL_UARTEx_RxEventCallback>
 800c926:	e003      	b.n	800c930 <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	0018      	movs	r0, r3
 800c92c:	f7f7 f864 	bl	80039f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c930:	236e      	movs	r3, #110	@ 0x6e
 800c932:	18fb      	adds	r3, r7, r3
 800c934:	881b      	ldrh	r3, [r3, #0]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d004      	beq.n	800c944 <UART_RxISR_8BIT_FIFOEN+0x288>
 800c93a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c93c:	2220      	movs	r2, #32
 800c93e:	4013      	ands	r3, r2
 800c940:	d000      	beq.n	800c944 <UART_RxISR_8BIT_FIFOEN+0x288>
 800c942:	e6de      	b.n	800c702 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c944:	205a      	movs	r0, #90	@ 0x5a
 800c946:	183b      	adds	r3, r7, r0
 800c948:	687a      	ldr	r2, [r7, #4]
 800c94a:	215e      	movs	r1, #94	@ 0x5e
 800c94c:	5a52      	ldrh	r2, [r2, r1]
 800c94e:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c950:	0001      	movs	r1, r0
 800c952:	187b      	adds	r3, r7, r1
 800c954:	881b      	ldrh	r3, [r3, #0]
 800c956:	2b00      	cmp	r3, #0
 800c958:	d044      	beq.n	800c9e4 <UART_RxISR_8BIT_FIFOEN+0x328>
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2268      	movs	r2, #104	@ 0x68
 800c95e:	5a9b      	ldrh	r3, [r3, r2]
 800c960:	187a      	adds	r2, r7, r1
 800c962:	8812      	ldrh	r2, [r2, #0]
 800c964:	429a      	cmp	r2, r3
 800c966:	d23d      	bcs.n	800c9e4 <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c968:	f3ef 8310 	mrs	r3, PRIMASK
 800c96c:	60bb      	str	r3, [r7, #8]
  return(result);
 800c96e:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c970:	657b      	str	r3, [r7, #84]	@ 0x54
 800c972:	2301      	movs	r3, #1
 800c974:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	f383 8810 	msr	PRIMASK, r3
}
 800c97c:	46c0      	nop			@ (mov r8, r8)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	689a      	ldr	r2, [r3, #8]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	491d      	ldr	r1, [pc, #116]	@ (800ca00 <UART_RxISR_8BIT_FIFOEN+0x344>)
 800c98a:	400a      	ands	r2, r1
 800c98c:	609a      	str	r2, [r3, #8]
 800c98e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c990:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	f383 8810 	msr	PRIMASK, r3
}
 800c998:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	4a19      	ldr	r2, [pc, #100]	@ (800ca04 <UART_RxISR_8BIT_FIFOEN+0x348>)
 800c99e:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c9a0:	f3ef 8310 	mrs	r3, PRIMASK
 800c9a4:	617b      	str	r3, [r7, #20]
  return(result);
 800c9a6:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c9a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c9aa:	2301      	movs	r3, #1
 800c9ac:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	f383 8810 	msr	PRIMASK, r3
}
 800c9b4:	46c0      	nop			@ (mov r8, r8)
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	681a      	ldr	r2, [r3, #0]
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	2120      	movs	r1, #32
 800c9c2:	430a      	orrs	r2, r1
 800c9c4:	601a      	str	r2, [r3, #0]
 800c9c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9ca:	69fb      	ldr	r3, [r7, #28]
 800c9cc:	f383 8810 	msr	PRIMASK, r3
}
 800c9d0:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c9d2:	e007      	b.n	800c9e4 <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	699a      	ldr	r2, [r3, #24]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	2108      	movs	r1, #8
 800c9e0:	430a      	orrs	r2, r1
 800c9e2:	619a      	str	r2, [r3, #24]
}
 800c9e4:	46c0      	nop			@ (mov r8, r8)
 800c9e6:	46bd      	mov	sp, r7
 800c9e8:	b020      	add	sp, #128	@ 0x80
 800c9ea:	bd80      	pop	{r7, pc}
 800c9ec:	fffffeff 	.word	0xfffffeff
 800c9f0:	effffffe 	.word	0xeffffffe
 800c9f4:	40008000 	.word	0x40008000
 800c9f8:	40008400 	.word	0x40008400
 800c9fc:	fbffffff 	.word	0xfbffffff
 800ca00:	efffffff 	.word	0xefffffff
 800ca04:	0800c315 	.word	0x0800c315

0800ca08 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b0a2      	sub	sp, #136	@ 0x88
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ca10:	2382      	movs	r3, #130	@ 0x82
 800ca12:	18fb      	adds	r3, r7, r3
 800ca14:	687a      	ldr	r2, [r7, #4]
 800ca16:	2160      	movs	r1, #96	@ 0x60
 800ca18:	5a52      	ldrh	r2, [r2, r1]
 800ca1a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	69db      	ldr	r3, [r3, #28]
 800ca22:	2284      	movs	r2, #132	@ 0x84
 800ca24:	18ba      	adds	r2, r7, r2
 800ca26:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	689b      	ldr	r3, [r3, #8]
 800ca36:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	228c      	movs	r2, #140	@ 0x8c
 800ca3c:	589b      	ldr	r3, [r3, r2]
 800ca3e:	2b22      	cmp	r3, #34	@ 0x22
 800ca40:	d000      	beq.n	800ca44 <UART_RxISR_16BIT_FIFOEN+0x3c>
 800ca42:	e179      	b.n	800cd38 <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ca44:	2376      	movs	r3, #118	@ 0x76
 800ca46:	18fb      	adds	r3, r7, r3
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	2168      	movs	r1, #104	@ 0x68
 800ca4c:	5a52      	ldrh	r2, [r2, r1]
 800ca4e:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ca50:	e11e      	b.n	800cc90 <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ca58:	2174      	movs	r1, #116	@ 0x74
 800ca5a:	187b      	adds	r3, r7, r1
 800ca5c:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca62:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 800ca64:	187b      	adds	r3, r7, r1
 800ca66:	2282      	movs	r2, #130	@ 0x82
 800ca68:	18ba      	adds	r2, r7, r2
 800ca6a:	881b      	ldrh	r3, [r3, #0]
 800ca6c:	8812      	ldrh	r2, [r2, #0]
 800ca6e:	4013      	ands	r3, r2
 800ca70:	b29a      	uxth	r2, r3
 800ca72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ca74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca7a:	1c9a      	adds	r2, r3, #2
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	225e      	movs	r2, #94	@ 0x5e
 800ca84:	5a9b      	ldrh	r3, [r3, r2]
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	b299      	uxth	r1, r3
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	225e      	movs	r2, #94	@ 0x5e
 800ca90:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	69db      	ldr	r3, [r3, #28]
 800ca98:	2184      	movs	r1, #132	@ 0x84
 800ca9a:	187a      	adds	r2, r7, r1
 800ca9c:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ca9e:	187b      	adds	r3, r7, r1
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2207      	movs	r2, #7
 800caa4:	4013      	ands	r3, r2
 800caa6:	d04e      	beq.n	800cb46 <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800caa8:	187b      	adds	r3, r7, r1
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	2201      	movs	r2, #1
 800caae:	4013      	ands	r3, r2
 800cab0:	d010      	beq.n	800cad4 <UART_RxISR_16BIT_FIFOEN+0xcc>
 800cab2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cab4:	2380      	movs	r3, #128	@ 0x80
 800cab6:	005b      	lsls	r3, r3, #1
 800cab8:	4013      	ands	r3, r2
 800caba:	d00b      	beq.n	800cad4 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	2201      	movs	r2, #1
 800cac2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	2290      	movs	r2, #144	@ 0x90
 800cac8:	589b      	ldr	r3, [r3, r2]
 800caca:	2201      	movs	r2, #1
 800cacc:	431a      	orrs	r2, r3
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2190      	movs	r1, #144	@ 0x90
 800cad2:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cad4:	2384      	movs	r3, #132	@ 0x84
 800cad6:	18fb      	adds	r3, r7, r3
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	2202      	movs	r2, #2
 800cadc:	4013      	ands	r3, r2
 800cade:	d00f      	beq.n	800cb00 <UART_RxISR_16BIT_FIFOEN+0xf8>
 800cae0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cae2:	2201      	movs	r2, #1
 800cae4:	4013      	ands	r3, r2
 800cae6:	d00b      	beq.n	800cb00 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	2202      	movs	r2, #2
 800caee:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2290      	movs	r2, #144	@ 0x90
 800caf4:	589b      	ldr	r3, [r3, r2]
 800caf6:	2204      	movs	r2, #4
 800caf8:	431a      	orrs	r2, r3
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2190      	movs	r1, #144	@ 0x90
 800cafe:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cb00:	2384      	movs	r3, #132	@ 0x84
 800cb02:	18fb      	adds	r3, r7, r3
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	2204      	movs	r2, #4
 800cb08:	4013      	ands	r3, r2
 800cb0a:	d00f      	beq.n	800cb2c <UART_RxISR_16BIT_FIFOEN+0x124>
 800cb0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cb0e:	2201      	movs	r2, #1
 800cb10:	4013      	ands	r3, r2
 800cb12:	d00b      	beq.n	800cb2c <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	2204      	movs	r2, #4
 800cb1a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2290      	movs	r2, #144	@ 0x90
 800cb20:	589b      	ldr	r3, [r3, r2]
 800cb22:	2202      	movs	r2, #2
 800cb24:	431a      	orrs	r2, r3
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	2190      	movs	r1, #144	@ 0x90
 800cb2a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2290      	movs	r2, #144	@ 0x90
 800cb30:	589b      	ldr	r3, [r3, r2]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d007      	beq.n	800cb46 <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	0018      	movs	r0, r3
 800cb3a:	f7f6 ffaf 	bl	8003a9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2290      	movs	r2, #144	@ 0x90
 800cb42:	2100      	movs	r1, #0
 800cb44:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	225e      	movs	r2, #94	@ 0x5e
 800cb4a:	5a9b      	ldrh	r3, [r3, r2]
 800cb4c:	b29b      	uxth	r3, r3
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d000      	beq.n	800cb54 <UART_RxISR_16BIT_FIFOEN+0x14c>
 800cb52:	e09d      	b.n	800cc90 <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb54:	f3ef 8310 	mrs	r3, PRIMASK
 800cb58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800cb5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cb5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cb5e:	2301      	movs	r3, #1
 800cb60:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb64:	f383 8810 	msr	PRIMASK, r3
}
 800cb68:	46c0      	nop			@ (mov r8, r8)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	681a      	ldr	r2, [r3, #0]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	4976      	ldr	r1, [pc, #472]	@ (800cd50 <UART_RxISR_16BIT_FIFOEN+0x348>)
 800cb76:	400a      	ands	r2, r1
 800cb78:	601a      	str	r2, [r3, #0]
 800cb7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb7c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb80:	f383 8810 	msr	PRIMASK, r3
}
 800cb84:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb86:	f3ef 8310 	mrs	r3, PRIMASK
 800cb8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800cb8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb8e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb90:	2301      	movs	r3, #1
 800cb92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb96:	f383 8810 	msr	PRIMASK, r3
}
 800cb9a:	46c0      	nop			@ (mov r8, r8)
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	689a      	ldr	r2, [r3, #8]
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	496b      	ldr	r1, [pc, #428]	@ (800cd54 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 800cba8:	400a      	ands	r2, r1
 800cbaa:	609a      	str	r2, [r3, #8]
 800cbac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbae:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbb0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbb2:	f383 8810 	msr	PRIMASK, r3
}
 800cbb6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	228c      	movs	r2, #140	@ 0x8c
 800cbbc:	2120      	movs	r1, #32
 800cbbe:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	4a61      	ldr	r2, [pc, #388]	@ (800cd58 <UART_RxISR_16BIT_FIFOEN+0x350>)
 800cbd2:	4293      	cmp	r3, r2
 800cbd4:	d024      	beq.n	800cc20 <UART_RxISR_16BIT_FIFOEN+0x218>
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	4a60      	ldr	r2, [pc, #384]	@ (800cd5c <UART_RxISR_16BIT_FIFOEN+0x354>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d01f      	beq.n	800cc20 <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	685a      	ldr	r2, [r3, #4]
 800cbe6:	2380      	movs	r3, #128	@ 0x80
 800cbe8:	041b      	lsls	r3, r3, #16
 800cbea:	4013      	ands	r3, r2
 800cbec:	d018      	beq.n	800cc20 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbee:	f3ef 8310 	mrs	r3, PRIMASK
 800cbf2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800cbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cbf6:	667b      	str	r3, [r7, #100]	@ 0x64
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbfe:	f383 8810 	msr	PRIMASK, r3
}
 800cc02:	46c0      	nop			@ (mov r8, r8)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	681a      	ldr	r2, [r3, #0]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	4954      	ldr	r1, [pc, #336]	@ (800cd60 <UART_RxISR_16BIT_FIFOEN+0x358>)
 800cc10:	400a      	ands	r2, r1
 800cc12:	601a      	str	r2, [r3, #0]
 800cc14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc16:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc1a:	f383 8810 	msr	PRIMASK, r3
}
 800cc1e:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d12f      	bne.n	800cc88 <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc2e:	f3ef 8310 	mrs	r3, PRIMASK
 800cc32:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800cc34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cc36:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc38:	2301      	movs	r3, #1
 800cc3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc3e:	f383 8810 	msr	PRIMASK, r3
}
 800cc42:	46c0      	nop			@ (mov r8, r8)
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	681a      	ldr	r2, [r3, #0]
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	2110      	movs	r1, #16
 800cc50:	438a      	bics	r2, r1
 800cc52:	601a      	str	r2, [r3, #0]
 800cc54:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc5a:	f383 8810 	msr	PRIMASK, r3
}
 800cc5e:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	69db      	ldr	r3, [r3, #28]
 800cc66:	2210      	movs	r2, #16
 800cc68:	4013      	ands	r3, r2
 800cc6a:	2b10      	cmp	r3, #16
 800cc6c:	d103      	bne.n	800cc76 <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	2210      	movs	r2, #16
 800cc74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	225c      	movs	r2, #92	@ 0x5c
 800cc7a:	5a9a      	ldrh	r2, [r3, r2]
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	0011      	movs	r1, r2
 800cc80:	0018      	movs	r0, r3
 800cc82:	f7fe fc49 	bl	800b518 <HAL_UARTEx_RxEventCallback>
 800cc86:	e003      	b.n	800cc90 <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	0018      	movs	r0, r3
 800cc8c:	f7f6 feb4 	bl	80039f8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cc90:	2376      	movs	r3, #118	@ 0x76
 800cc92:	18fb      	adds	r3, r7, r3
 800cc94:	881b      	ldrh	r3, [r3, #0]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d006      	beq.n	800cca8 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 800cc9a:	2384      	movs	r3, #132	@ 0x84
 800cc9c:	18fb      	adds	r3, r7, r3
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	2220      	movs	r2, #32
 800cca2:	4013      	ands	r3, r2
 800cca4:	d000      	beq.n	800cca8 <UART_RxISR_16BIT_FIFOEN+0x2a0>
 800cca6:	e6d4      	b.n	800ca52 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800cca8:	205e      	movs	r0, #94	@ 0x5e
 800ccaa:	183b      	adds	r3, r7, r0
 800ccac:	687a      	ldr	r2, [r7, #4]
 800ccae:	215e      	movs	r1, #94	@ 0x5e
 800ccb0:	5a52      	ldrh	r2, [r2, r1]
 800ccb2:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ccb4:	0001      	movs	r1, r0
 800ccb6:	187b      	adds	r3, r7, r1
 800ccb8:	881b      	ldrh	r3, [r3, #0]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d044      	beq.n	800cd48 <UART_RxISR_16BIT_FIFOEN+0x340>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2268      	movs	r2, #104	@ 0x68
 800ccc2:	5a9b      	ldrh	r3, [r3, r2]
 800ccc4:	187a      	adds	r2, r7, r1
 800ccc6:	8812      	ldrh	r2, [r2, #0]
 800ccc8:	429a      	cmp	r2, r3
 800ccca:	d23d      	bcs.n	800cd48 <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cccc:	f3ef 8310 	mrs	r3, PRIMASK
 800ccd0:	60fb      	str	r3, [r7, #12]
  return(result);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ccd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ccd6:	2301      	movs	r3, #1
 800ccd8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccda:	693b      	ldr	r3, [r7, #16]
 800ccdc:	f383 8810 	msr	PRIMASK, r3
}
 800cce0:	46c0      	nop			@ (mov r8, r8)
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	689a      	ldr	r2, [r3, #8]
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	491d      	ldr	r1, [pc, #116]	@ (800cd64 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 800ccee:	400a      	ands	r2, r1
 800ccf0:	609a      	str	r2, [r3, #8]
 800ccf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ccf4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	f383 8810 	msr	PRIMASK, r3
}
 800ccfc:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	4a19      	ldr	r2, [pc, #100]	@ (800cd68 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800cd02:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cd04:	f3ef 8310 	mrs	r3, PRIMASK
 800cd08:	61bb      	str	r3, [r7, #24]
  return(result);
 800cd0a:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cd0c:	657b      	str	r3, [r7, #84]	@ 0x54
 800cd0e:	2301      	movs	r3, #1
 800cd10:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd12:	69fb      	ldr	r3, [r7, #28]
 800cd14:	f383 8810 	msr	PRIMASK, r3
}
 800cd18:	46c0      	nop			@ (mov r8, r8)
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	681a      	ldr	r2, [r3, #0]
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	2120      	movs	r1, #32
 800cd26:	430a      	orrs	r2, r1
 800cd28:	601a      	str	r2, [r3, #0]
 800cd2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cd2c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cd2e:	6a3b      	ldr	r3, [r7, #32]
 800cd30:	f383 8810 	msr	PRIMASK, r3
}
 800cd34:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cd36:	e007      	b.n	800cd48 <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	699a      	ldr	r2, [r3, #24]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	2108      	movs	r1, #8
 800cd44:	430a      	orrs	r2, r1
 800cd46:	619a      	str	r2, [r3, #24]
}
 800cd48:	46c0      	nop			@ (mov r8, r8)
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	b022      	add	sp, #136	@ 0x88
 800cd4e:	bd80      	pop	{r7, pc}
 800cd50:	fffffeff 	.word	0xfffffeff
 800cd54:	effffffe 	.word	0xeffffffe
 800cd58:	40008000 	.word	0x40008000
 800cd5c:	40008400 	.word	0x40008400
 800cd60:	fbffffff 	.word	0xfbffffff
 800cd64:	efffffff 	.word	0xefffffff
 800cd68:	0800c4e9 	.word	0x0800c4e9

0800cd6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b082      	sub	sp, #8
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800cd74:	46c0      	nop			@ (mov r8, r8)
 800cd76:	46bd      	mov	sp, r7
 800cd78:	b002      	add	sp, #8
 800cd7a:	bd80      	pop	{r7, pc}

0800cd7c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800cd84:	46c0      	nop			@ (mov r8, r8)
 800cd86:	46bd      	mov	sp, r7
 800cd88:	b002      	add	sp, #8
 800cd8a:	bd80      	pop	{r7, pc}

0800cd8c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800cd94:	46c0      	nop			@ (mov r8, r8)
 800cd96:	46bd      	mov	sp, r7
 800cd98:	b002      	add	sp, #8
 800cd9a:	bd80      	pop	{r7, pc}

0800cd9c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800cd9c:	b580      	push	{r7, lr}
 800cd9e:	b084      	sub	sp, #16
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2284      	movs	r2, #132	@ 0x84
 800cda8:	5c9b      	ldrb	r3, [r3, r2]
 800cdaa:	2b01      	cmp	r3, #1
 800cdac:	d101      	bne.n	800cdb2 <HAL_UARTEx_DisableFifoMode+0x16>
 800cdae:	2302      	movs	r3, #2
 800cdb0:	e027      	b.n	800ce02 <HAL_UARTEx_DisableFifoMode+0x66>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2284      	movs	r2, #132	@ 0x84
 800cdb6:	2101      	movs	r1, #1
 800cdb8:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2288      	movs	r2, #136	@ 0x88
 800cdbe:	2124      	movs	r1, #36	@ 0x24
 800cdc0:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	681a      	ldr	r2, [r3, #0]
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2101      	movs	r1, #1
 800cdd6:	438a      	bics	r2, r1
 800cdd8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	4a0b      	ldr	r2, [pc, #44]	@ (800ce0c <HAL_UARTEx_DisableFifoMode+0x70>)
 800cdde:	4013      	ands	r3, r2
 800cde0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	68fa      	ldr	r2, [r7, #12]
 800cdee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2288      	movs	r2, #136	@ 0x88
 800cdf4:	2120      	movs	r1, #32
 800cdf6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2284      	movs	r2, #132	@ 0x84
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ce00:	2300      	movs	r3, #0
}
 800ce02:	0018      	movs	r0, r3
 800ce04:	46bd      	mov	sp, r7
 800ce06:	b004      	add	sp, #16
 800ce08:	bd80      	pop	{r7, pc}
 800ce0a:	46c0      	nop			@ (mov r8, r8)
 800ce0c:	dfffffff 	.word	0xdfffffff

0800ce10 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b084      	sub	sp, #16
 800ce14:	af00      	add	r7, sp, #0
 800ce16:	6078      	str	r0, [r7, #4]
 800ce18:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	2284      	movs	r2, #132	@ 0x84
 800ce1e:	5c9b      	ldrb	r3, [r3, r2]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	d101      	bne.n	800ce28 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ce24:	2302      	movs	r3, #2
 800ce26:	e02e      	b.n	800ce86 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	2284      	movs	r2, #132	@ 0x84
 800ce2c:	2101      	movs	r1, #1
 800ce2e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2288      	movs	r2, #136	@ 0x88
 800ce34:	2124      	movs	r1, #36	@ 0x24
 800ce36:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	681a      	ldr	r2, [r3, #0]
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2101      	movs	r1, #1
 800ce4c:	438a      	bics	r2, r1
 800ce4e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	689b      	ldr	r3, [r3, #8]
 800ce56:	00db      	lsls	r3, r3, #3
 800ce58:	08d9      	lsrs	r1, r3, #3
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	683a      	ldr	r2, [r7, #0]
 800ce60:	430a      	orrs	r2, r1
 800ce62:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	0018      	movs	r0, r3
 800ce68:	f000 f854 	bl	800cf14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	68fa      	ldr	r2, [r7, #12]
 800ce72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2288      	movs	r2, #136	@ 0x88
 800ce78:	2120      	movs	r1, #32
 800ce7a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2284      	movs	r2, #132	@ 0x84
 800ce80:	2100      	movs	r1, #0
 800ce82:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	0018      	movs	r0, r3
 800ce88:	46bd      	mov	sp, r7
 800ce8a:	b004      	add	sp, #16
 800ce8c:	bd80      	pop	{r7, pc}
	...

0800ce90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	6078      	str	r0, [r7, #4]
 800ce98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2284      	movs	r2, #132	@ 0x84
 800ce9e:	5c9b      	ldrb	r3, [r3, r2]
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d101      	bne.n	800cea8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800cea4:	2302      	movs	r3, #2
 800cea6:	e02f      	b.n	800cf08 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	2284      	movs	r2, #132	@ 0x84
 800ceac:	2101      	movs	r1, #1
 800ceae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	2288      	movs	r2, #136	@ 0x88
 800ceb4:	2124      	movs	r1, #36	@ 0x24
 800ceb6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	681a      	ldr	r2, [r3, #0]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	2101      	movs	r1, #1
 800cecc:	438a      	bics	r2, r1
 800cece:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	689b      	ldr	r3, [r3, #8]
 800ced6:	4a0e      	ldr	r2, [pc, #56]	@ (800cf10 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800ced8:	4013      	ands	r3, r2
 800ceda:	0019      	movs	r1, r3
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	683a      	ldr	r2, [r7, #0]
 800cee2:	430a      	orrs	r2, r1
 800cee4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	0018      	movs	r0, r3
 800ceea:	f000 f813 	bl	800cf14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	68fa      	ldr	r2, [r7, #12]
 800cef4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	2288      	movs	r2, #136	@ 0x88
 800cefa:	2120      	movs	r1, #32
 800cefc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	2284      	movs	r2, #132	@ 0x84
 800cf02:	2100      	movs	r1, #0
 800cf04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800cf06:	2300      	movs	r3, #0
}
 800cf08:	0018      	movs	r0, r3
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	b004      	add	sp, #16
 800cf0e:	bd80      	pop	{r7, pc}
 800cf10:	f1ffffff 	.word	0xf1ffffff

0800cf14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800cf14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf16:	b085      	sub	sp, #20
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d108      	bne.n	800cf36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	226a      	movs	r2, #106	@ 0x6a
 800cf28:	2101      	movs	r1, #1
 800cf2a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2268      	movs	r2, #104	@ 0x68
 800cf30:	2101      	movs	r1, #1
 800cf32:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800cf34:	e043      	b.n	800cfbe <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800cf36:	260f      	movs	r6, #15
 800cf38:	19bb      	adds	r3, r7, r6
 800cf3a:	2208      	movs	r2, #8
 800cf3c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800cf3e:	200e      	movs	r0, #14
 800cf40:	183b      	adds	r3, r7, r0
 800cf42:	2208      	movs	r2, #8
 800cf44:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	681b      	ldr	r3, [r3, #0]
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	0e5b      	lsrs	r3, r3, #25
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	240d      	movs	r4, #13
 800cf52:	193b      	adds	r3, r7, r4
 800cf54:	2107      	movs	r1, #7
 800cf56:	400a      	ands	r2, r1
 800cf58:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	689b      	ldr	r3, [r3, #8]
 800cf60:	0f5b      	lsrs	r3, r3, #29
 800cf62:	b2da      	uxtb	r2, r3
 800cf64:	250c      	movs	r5, #12
 800cf66:	197b      	adds	r3, r7, r5
 800cf68:	2107      	movs	r1, #7
 800cf6a:	400a      	ands	r2, r1
 800cf6c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cf6e:	183b      	adds	r3, r7, r0
 800cf70:	781b      	ldrb	r3, [r3, #0]
 800cf72:	197a      	adds	r2, r7, r5
 800cf74:	7812      	ldrb	r2, [r2, #0]
 800cf76:	4914      	ldr	r1, [pc, #80]	@ (800cfc8 <UARTEx_SetNbDataToProcess+0xb4>)
 800cf78:	5c8a      	ldrb	r2, [r1, r2]
 800cf7a:	435a      	muls	r2, r3
 800cf7c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800cf7e:	197b      	adds	r3, r7, r5
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	4a12      	ldr	r2, [pc, #72]	@ (800cfcc <UARTEx_SetNbDataToProcess+0xb8>)
 800cf84:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cf86:	0019      	movs	r1, r3
 800cf88:	f7f3 f962 	bl	8000250 <__divsi3>
 800cf8c:	0003      	movs	r3, r0
 800cf8e:	b299      	uxth	r1, r3
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	226a      	movs	r2, #106	@ 0x6a
 800cf94:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cf96:	19bb      	adds	r3, r7, r6
 800cf98:	781b      	ldrb	r3, [r3, #0]
 800cf9a:	193a      	adds	r2, r7, r4
 800cf9c:	7812      	ldrb	r2, [r2, #0]
 800cf9e:	490a      	ldr	r1, [pc, #40]	@ (800cfc8 <UARTEx_SetNbDataToProcess+0xb4>)
 800cfa0:	5c8a      	ldrb	r2, [r1, r2]
 800cfa2:	435a      	muls	r2, r3
 800cfa4:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800cfa6:	193b      	adds	r3, r7, r4
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	4a08      	ldr	r2, [pc, #32]	@ (800cfcc <UARTEx_SetNbDataToProcess+0xb8>)
 800cfac:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cfae:	0019      	movs	r1, r3
 800cfb0:	f7f3 f94e 	bl	8000250 <__divsi3>
 800cfb4:	0003      	movs	r3, r0
 800cfb6:	b299      	uxth	r1, r3
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	2268      	movs	r2, #104	@ 0x68
 800cfbc:	5299      	strh	r1, [r3, r2]
}
 800cfbe:	46c0      	nop			@ (mov r8, r8)
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	b005      	add	sp, #20
 800cfc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfc6:	46c0      	nop			@ (mov r8, r8)
 800cfc8:	08010744 	.word	0x08010744
 800cfcc:	0801074c 	.word	0x0801074c

0800cfd0 <atoi>:
 800cfd0:	b510      	push	{r4, lr}
 800cfd2:	220a      	movs	r2, #10
 800cfd4:	2100      	movs	r1, #0
 800cfd6:	f000 f88b 	bl	800d0f0 <strtol>
 800cfda:	bd10      	pop	{r4, pc}

0800cfdc <_strtol_l.constprop.0>:
 800cfdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfde:	b085      	sub	sp, #20
 800cfe0:	0017      	movs	r7, r2
 800cfe2:	001e      	movs	r6, r3
 800cfe4:	9003      	str	r0, [sp, #12]
 800cfe6:	9101      	str	r1, [sp, #4]
 800cfe8:	2b24      	cmp	r3, #36	@ 0x24
 800cfea:	d844      	bhi.n	800d076 <_strtol_l.constprop.0+0x9a>
 800cfec:	000c      	movs	r4, r1
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	d041      	beq.n	800d076 <_strtol_l.constprop.0+0x9a>
 800cff2:	4b3d      	ldr	r3, [pc, #244]	@ (800d0e8 <_strtol_l.constprop.0+0x10c>)
 800cff4:	2208      	movs	r2, #8
 800cff6:	469c      	mov	ip, r3
 800cff8:	0023      	movs	r3, r4
 800cffa:	4661      	mov	r1, ip
 800cffc:	781d      	ldrb	r5, [r3, #0]
 800cffe:	3401      	adds	r4, #1
 800d000:	5d48      	ldrb	r0, [r1, r5]
 800d002:	0001      	movs	r1, r0
 800d004:	4011      	ands	r1, r2
 800d006:	4210      	tst	r0, r2
 800d008:	d1f6      	bne.n	800cff8 <_strtol_l.constprop.0+0x1c>
 800d00a:	2d2d      	cmp	r5, #45	@ 0x2d
 800d00c:	d13a      	bne.n	800d084 <_strtol_l.constprop.0+0xa8>
 800d00e:	7825      	ldrb	r5, [r4, #0]
 800d010:	1c9c      	adds	r4, r3, #2
 800d012:	2301      	movs	r3, #1
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	2210      	movs	r2, #16
 800d018:	0033      	movs	r3, r6
 800d01a:	4393      	bics	r3, r2
 800d01c:	d109      	bne.n	800d032 <_strtol_l.constprop.0+0x56>
 800d01e:	2d30      	cmp	r5, #48	@ 0x30
 800d020:	d136      	bne.n	800d090 <_strtol_l.constprop.0+0xb4>
 800d022:	2120      	movs	r1, #32
 800d024:	7823      	ldrb	r3, [r4, #0]
 800d026:	438b      	bics	r3, r1
 800d028:	2b58      	cmp	r3, #88	@ 0x58
 800d02a:	d131      	bne.n	800d090 <_strtol_l.constprop.0+0xb4>
 800d02c:	0016      	movs	r6, r2
 800d02e:	7865      	ldrb	r5, [r4, #1]
 800d030:	3402      	adds	r4, #2
 800d032:	4a2e      	ldr	r2, [pc, #184]	@ (800d0ec <_strtol_l.constprop.0+0x110>)
 800d034:	9b00      	ldr	r3, [sp, #0]
 800d036:	4694      	mov	ip, r2
 800d038:	4463      	add	r3, ip
 800d03a:	0031      	movs	r1, r6
 800d03c:	0018      	movs	r0, r3
 800d03e:	9302      	str	r3, [sp, #8]
 800d040:	f7f3 f902 	bl	8000248 <__aeabi_uidivmod>
 800d044:	2200      	movs	r2, #0
 800d046:	4684      	mov	ip, r0
 800d048:	0010      	movs	r0, r2
 800d04a:	002b      	movs	r3, r5
 800d04c:	3b30      	subs	r3, #48	@ 0x30
 800d04e:	2b09      	cmp	r3, #9
 800d050:	d825      	bhi.n	800d09e <_strtol_l.constprop.0+0xc2>
 800d052:	001d      	movs	r5, r3
 800d054:	42ae      	cmp	r6, r5
 800d056:	dd31      	ble.n	800d0bc <_strtol_l.constprop.0+0xe0>
 800d058:	1c53      	adds	r3, r2, #1
 800d05a:	d009      	beq.n	800d070 <_strtol_l.constprop.0+0x94>
 800d05c:	2201      	movs	r2, #1
 800d05e:	4252      	negs	r2, r2
 800d060:	4584      	cmp	ip, r0
 800d062:	d305      	bcc.n	800d070 <_strtol_l.constprop.0+0x94>
 800d064:	d101      	bne.n	800d06a <_strtol_l.constprop.0+0x8e>
 800d066:	42a9      	cmp	r1, r5
 800d068:	db25      	blt.n	800d0b6 <_strtol_l.constprop.0+0xda>
 800d06a:	2201      	movs	r2, #1
 800d06c:	4370      	muls	r0, r6
 800d06e:	1828      	adds	r0, r5, r0
 800d070:	7825      	ldrb	r5, [r4, #0]
 800d072:	3401      	adds	r4, #1
 800d074:	e7e9      	b.n	800d04a <_strtol_l.constprop.0+0x6e>
 800d076:	f000 fe57 	bl	800dd28 <__errno>
 800d07a:	2316      	movs	r3, #22
 800d07c:	6003      	str	r3, [r0, #0]
 800d07e:	2000      	movs	r0, #0
 800d080:	b005      	add	sp, #20
 800d082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d084:	9100      	str	r1, [sp, #0]
 800d086:	2d2b      	cmp	r5, #43	@ 0x2b
 800d088:	d1c5      	bne.n	800d016 <_strtol_l.constprop.0+0x3a>
 800d08a:	7825      	ldrb	r5, [r4, #0]
 800d08c:	1c9c      	adds	r4, r3, #2
 800d08e:	e7c2      	b.n	800d016 <_strtol_l.constprop.0+0x3a>
 800d090:	2e00      	cmp	r6, #0
 800d092:	d1ce      	bne.n	800d032 <_strtol_l.constprop.0+0x56>
 800d094:	3608      	adds	r6, #8
 800d096:	2d30      	cmp	r5, #48	@ 0x30
 800d098:	d0cb      	beq.n	800d032 <_strtol_l.constprop.0+0x56>
 800d09a:	3602      	adds	r6, #2
 800d09c:	e7c9      	b.n	800d032 <_strtol_l.constprop.0+0x56>
 800d09e:	002b      	movs	r3, r5
 800d0a0:	3b41      	subs	r3, #65	@ 0x41
 800d0a2:	2b19      	cmp	r3, #25
 800d0a4:	d801      	bhi.n	800d0aa <_strtol_l.constprop.0+0xce>
 800d0a6:	3d37      	subs	r5, #55	@ 0x37
 800d0a8:	e7d4      	b.n	800d054 <_strtol_l.constprop.0+0x78>
 800d0aa:	002b      	movs	r3, r5
 800d0ac:	3b61      	subs	r3, #97	@ 0x61
 800d0ae:	2b19      	cmp	r3, #25
 800d0b0:	d804      	bhi.n	800d0bc <_strtol_l.constprop.0+0xe0>
 800d0b2:	3d57      	subs	r5, #87	@ 0x57
 800d0b4:	e7ce      	b.n	800d054 <_strtol_l.constprop.0+0x78>
 800d0b6:	2201      	movs	r2, #1
 800d0b8:	4252      	negs	r2, r2
 800d0ba:	e7d9      	b.n	800d070 <_strtol_l.constprop.0+0x94>
 800d0bc:	1c53      	adds	r3, r2, #1
 800d0be:	d108      	bne.n	800d0d2 <_strtol_l.constprop.0+0xf6>
 800d0c0:	2322      	movs	r3, #34	@ 0x22
 800d0c2:	9a03      	ldr	r2, [sp, #12]
 800d0c4:	9802      	ldr	r0, [sp, #8]
 800d0c6:	6013      	str	r3, [r2, #0]
 800d0c8:	2f00      	cmp	r7, #0
 800d0ca:	d0d9      	beq.n	800d080 <_strtol_l.constprop.0+0xa4>
 800d0cc:	1e63      	subs	r3, r4, #1
 800d0ce:	9301      	str	r3, [sp, #4]
 800d0d0:	e007      	b.n	800d0e2 <_strtol_l.constprop.0+0x106>
 800d0d2:	9b00      	ldr	r3, [sp, #0]
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d000      	beq.n	800d0da <_strtol_l.constprop.0+0xfe>
 800d0d8:	4240      	negs	r0, r0
 800d0da:	2f00      	cmp	r7, #0
 800d0dc:	d0d0      	beq.n	800d080 <_strtol_l.constprop.0+0xa4>
 800d0de:	2a00      	cmp	r2, #0
 800d0e0:	d1f4      	bne.n	800d0cc <_strtol_l.constprop.0+0xf0>
 800d0e2:	9b01      	ldr	r3, [sp, #4]
 800d0e4:	603b      	str	r3, [r7, #0]
 800d0e6:	e7cb      	b.n	800d080 <_strtol_l.constprop.0+0xa4>
 800d0e8:	08010755 	.word	0x08010755
 800d0ec:	7fffffff 	.word	0x7fffffff

0800d0f0 <strtol>:
 800d0f0:	b510      	push	{r4, lr}
 800d0f2:	4c04      	ldr	r4, [pc, #16]	@ (800d104 <strtol+0x14>)
 800d0f4:	0013      	movs	r3, r2
 800d0f6:	000a      	movs	r2, r1
 800d0f8:	0001      	movs	r1, r0
 800d0fa:	6820      	ldr	r0, [r4, #0]
 800d0fc:	f7ff ff6e 	bl	800cfdc <_strtol_l.constprop.0>
 800d100:	bd10      	pop	{r4, pc}
 800d102:	46c0      	nop			@ (mov r8, r8)
 800d104:	2000031c 	.word	0x2000031c

0800d108 <__cvt>:
 800d108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d10a:	001f      	movs	r7, r3
 800d10c:	2300      	movs	r3, #0
 800d10e:	0016      	movs	r6, r2
 800d110:	b08b      	sub	sp, #44	@ 0x2c
 800d112:	429f      	cmp	r7, r3
 800d114:	da04      	bge.n	800d120 <__cvt+0x18>
 800d116:	2180      	movs	r1, #128	@ 0x80
 800d118:	0609      	lsls	r1, r1, #24
 800d11a:	187b      	adds	r3, r7, r1
 800d11c:	001f      	movs	r7, r3
 800d11e:	232d      	movs	r3, #45	@ 0x2d
 800d120:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d122:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d124:	7013      	strb	r3, [r2, #0]
 800d126:	2320      	movs	r3, #32
 800d128:	2203      	movs	r2, #3
 800d12a:	439d      	bics	r5, r3
 800d12c:	2d46      	cmp	r5, #70	@ 0x46
 800d12e:	d007      	beq.n	800d140 <__cvt+0x38>
 800d130:	002b      	movs	r3, r5
 800d132:	3b45      	subs	r3, #69	@ 0x45
 800d134:	4259      	negs	r1, r3
 800d136:	414b      	adcs	r3, r1
 800d138:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800d13a:	3a01      	subs	r2, #1
 800d13c:	18cb      	adds	r3, r1, r3
 800d13e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d140:	ab09      	add	r3, sp, #36	@ 0x24
 800d142:	9304      	str	r3, [sp, #16]
 800d144:	ab08      	add	r3, sp, #32
 800d146:	9303      	str	r3, [sp, #12]
 800d148:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d14a:	9200      	str	r2, [sp, #0]
 800d14c:	9302      	str	r3, [sp, #8]
 800d14e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d150:	0032      	movs	r2, r6
 800d152:	9301      	str	r3, [sp, #4]
 800d154:	003b      	movs	r3, r7
 800d156:	f000 febf 	bl	800ded8 <_dtoa_r>
 800d15a:	0004      	movs	r4, r0
 800d15c:	2d47      	cmp	r5, #71	@ 0x47
 800d15e:	d11b      	bne.n	800d198 <__cvt+0x90>
 800d160:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d162:	07db      	lsls	r3, r3, #31
 800d164:	d511      	bpl.n	800d18a <__cvt+0x82>
 800d166:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d168:	18c3      	adds	r3, r0, r3
 800d16a:	9307      	str	r3, [sp, #28]
 800d16c:	2200      	movs	r2, #0
 800d16e:	2300      	movs	r3, #0
 800d170:	0030      	movs	r0, r6
 800d172:	0039      	movs	r1, r7
 800d174:	f7f3 f968 	bl	8000448 <__aeabi_dcmpeq>
 800d178:	2800      	cmp	r0, #0
 800d17a:	d001      	beq.n	800d180 <__cvt+0x78>
 800d17c:	9b07      	ldr	r3, [sp, #28]
 800d17e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d180:	2230      	movs	r2, #48	@ 0x30
 800d182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d184:	9907      	ldr	r1, [sp, #28]
 800d186:	428b      	cmp	r3, r1
 800d188:	d320      	bcc.n	800d1cc <__cvt+0xc4>
 800d18a:	0020      	movs	r0, r4
 800d18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d18e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d190:	1b1b      	subs	r3, r3, r4
 800d192:	6013      	str	r3, [r2, #0]
 800d194:	b00b      	add	sp, #44	@ 0x2c
 800d196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d198:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d19a:	18c3      	adds	r3, r0, r3
 800d19c:	9307      	str	r3, [sp, #28]
 800d19e:	2d46      	cmp	r5, #70	@ 0x46
 800d1a0:	d1e4      	bne.n	800d16c <__cvt+0x64>
 800d1a2:	7803      	ldrb	r3, [r0, #0]
 800d1a4:	2b30      	cmp	r3, #48	@ 0x30
 800d1a6:	d10c      	bne.n	800d1c2 <__cvt+0xba>
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	0030      	movs	r0, r6
 800d1ae:	0039      	movs	r1, r7
 800d1b0:	f7f3 f94a 	bl	8000448 <__aeabi_dcmpeq>
 800d1b4:	2800      	cmp	r0, #0
 800d1b6:	d104      	bne.n	800d1c2 <__cvt+0xba>
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800d1bc:	1a9b      	subs	r3, r3, r2
 800d1be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d1c0:	6013      	str	r3, [r2, #0]
 800d1c2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1c4:	9a07      	ldr	r2, [sp, #28]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	18d3      	adds	r3, r2, r3
 800d1ca:	e7ce      	b.n	800d16a <__cvt+0x62>
 800d1cc:	1c59      	adds	r1, r3, #1
 800d1ce:	9109      	str	r1, [sp, #36]	@ 0x24
 800d1d0:	701a      	strb	r2, [r3, #0]
 800d1d2:	e7d6      	b.n	800d182 <__cvt+0x7a>

0800d1d4 <__exponent>:
 800d1d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1d6:	232b      	movs	r3, #43	@ 0x2b
 800d1d8:	0005      	movs	r5, r0
 800d1da:	000c      	movs	r4, r1
 800d1dc:	b085      	sub	sp, #20
 800d1de:	7002      	strb	r2, [r0, #0]
 800d1e0:	2900      	cmp	r1, #0
 800d1e2:	da01      	bge.n	800d1e8 <__exponent+0x14>
 800d1e4:	424c      	negs	r4, r1
 800d1e6:	3302      	adds	r3, #2
 800d1e8:	706b      	strb	r3, [r5, #1]
 800d1ea:	2c09      	cmp	r4, #9
 800d1ec:	dd2c      	ble.n	800d248 <__exponent+0x74>
 800d1ee:	ab02      	add	r3, sp, #8
 800d1f0:	1dde      	adds	r6, r3, #7
 800d1f2:	0020      	movs	r0, r4
 800d1f4:	210a      	movs	r1, #10
 800d1f6:	f7f3 f911 	bl	800041c <__aeabi_idivmod>
 800d1fa:	0037      	movs	r7, r6
 800d1fc:	3130      	adds	r1, #48	@ 0x30
 800d1fe:	3e01      	subs	r6, #1
 800d200:	0020      	movs	r0, r4
 800d202:	7031      	strb	r1, [r6, #0]
 800d204:	210a      	movs	r1, #10
 800d206:	9401      	str	r4, [sp, #4]
 800d208:	f7f3 f822 	bl	8000250 <__divsi3>
 800d20c:	9b01      	ldr	r3, [sp, #4]
 800d20e:	0004      	movs	r4, r0
 800d210:	2b63      	cmp	r3, #99	@ 0x63
 800d212:	dcee      	bgt.n	800d1f2 <__exponent+0x1e>
 800d214:	1eba      	subs	r2, r7, #2
 800d216:	1ca8      	adds	r0, r5, #2
 800d218:	0001      	movs	r1, r0
 800d21a:	0013      	movs	r3, r2
 800d21c:	3430      	adds	r4, #48	@ 0x30
 800d21e:	7014      	strb	r4, [r2, #0]
 800d220:	ac02      	add	r4, sp, #8
 800d222:	3407      	adds	r4, #7
 800d224:	429c      	cmp	r4, r3
 800d226:	d80a      	bhi.n	800d23e <__exponent+0x6a>
 800d228:	2300      	movs	r3, #0
 800d22a:	42a2      	cmp	r2, r4
 800d22c:	d803      	bhi.n	800d236 <__exponent+0x62>
 800d22e:	3309      	adds	r3, #9
 800d230:	aa02      	add	r2, sp, #8
 800d232:	189b      	adds	r3, r3, r2
 800d234:	1bdb      	subs	r3, r3, r7
 800d236:	18c0      	adds	r0, r0, r3
 800d238:	1b40      	subs	r0, r0, r5
 800d23a:	b005      	add	sp, #20
 800d23c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d23e:	781c      	ldrb	r4, [r3, #0]
 800d240:	3301      	adds	r3, #1
 800d242:	700c      	strb	r4, [r1, #0]
 800d244:	3101      	adds	r1, #1
 800d246:	e7eb      	b.n	800d220 <__exponent+0x4c>
 800d248:	2330      	movs	r3, #48	@ 0x30
 800d24a:	18e4      	adds	r4, r4, r3
 800d24c:	70ab      	strb	r3, [r5, #2]
 800d24e:	1d28      	adds	r0, r5, #4
 800d250:	70ec      	strb	r4, [r5, #3]
 800d252:	e7f1      	b.n	800d238 <__exponent+0x64>

0800d254 <_printf_float>:
 800d254:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d256:	b097      	sub	sp, #92	@ 0x5c
 800d258:	000d      	movs	r5, r1
 800d25a:	920a      	str	r2, [sp, #40]	@ 0x28
 800d25c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800d25e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d260:	9009      	str	r0, [sp, #36]	@ 0x24
 800d262:	f000 fd0f 	bl	800dc84 <_localeconv_r>
 800d266:	6803      	ldr	r3, [r0, #0]
 800d268:	0018      	movs	r0, r3
 800d26a:	930d      	str	r3, [sp, #52]	@ 0x34
 800d26c:	f7f2 ff4a 	bl	8000104 <strlen>
 800d270:	2300      	movs	r3, #0
 800d272:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d274:	9314      	str	r3, [sp, #80]	@ 0x50
 800d276:	7e2b      	ldrb	r3, [r5, #24]
 800d278:	2207      	movs	r2, #7
 800d27a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d27c:	682b      	ldr	r3, [r5, #0]
 800d27e:	930e      	str	r3, [sp, #56]	@ 0x38
 800d280:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800d282:	6823      	ldr	r3, [r4, #0]
 800d284:	05c9      	lsls	r1, r1, #23
 800d286:	d545      	bpl.n	800d314 <_printf_float+0xc0>
 800d288:	189b      	adds	r3, r3, r2
 800d28a:	4393      	bics	r3, r2
 800d28c:	001a      	movs	r2, r3
 800d28e:	3208      	adds	r2, #8
 800d290:	6022      	str	r2, [r4, #0]
 800d292:	2201      	movs	r2, #1
 800d294:	681e      	ldr	r6, [r3, #0]
 800d296:	685f      	ldr	r7, [r3, #4]
 800d298:	007b      	lsls	r3, r7, #1
 800d29a:	085b      	lsrs	r3, r3, #1
 800d29c:	9311      	str	r3, [sp, #68]	@ 0x44
 800d29e:	9610      	str	r6, [sp, #64]	@ 0x40
 800d2a0:	64ae      	str	r6, [r5, #72]	@ 0x48
 800d2a2:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800d2a4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d2a6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d2a8:	4ba7      	ldr	r3, [pc, #668]	@ (800d548 <_printf_float+0x2f4>)
 800d2aa:	4252      	negs	r2, r2
 800d2ac:	f7f4 fff2 	bl	8002294 <__aeabi_dcmpun>
 800d2b0:	2800      	cmp	r0, #0
 800d2b2:	d131      	bne.n	800d318 <_printf_float+0xc4>
 800d2b4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800d2b6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800d2b8:	2201      	movs	r2, #1
 800d2ba:	4ba3      	ldr	r3, [pc, #652]	@ (800d548 <_printf_float+0x2f4>)
 800d2bc:	4252      	negs	r2, r2
 800d2be:	f7f3 f8d3 	bl	8000468 <__aeabi_dcmple>
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d128      	bne.n	800d318 <_printf_float+0xc4>
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	0030      	movs	r0, r6
 800d2cc:	0039      	movs	r1, r7
 800d2ce:	f7f3 f8c1 	bl	8000454 <__aeabi_dcmplt>
 800d2d2:	2800      	cmp	r0, #0
 800d2d4:	d003      	beq.n	800d2de <_printf_float+0x8a>
 800d2d6:	002b      	movs	r3, r5
 800d2d8:	222d      	movs	r2, #45	@ 0x2d
 800d2da:	3343      	adds	r3, #67	@ 0x43
 800d2dc:	701a      	strb	r2, [r3, #0]
 800d2de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2e0:	4f9a      	ldr	r7, [pc, #616]	@ (800d54c <_printf_float+0x2f8>)
 800d2e2:	2b47      	cmp	r3, #71	@ 0x47
 800d2e4:	d900      	bls.n	800d2e8 <_printf_float+0x94>
 800d2e6:	4f9a      	ldr	r7, [pc, #616]	@ (800d550 <_printf_float+0x2fc>)
 800d2e8:	2303      	movs	r3, #3
 800d2ea:	2400      	movs	r4, #0
 800d2ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2ee:	612b      	str	r3, [r5, #16]
 800d2f0:	3301      	adds	r3, #1
 800d2f2:	439a      	bics	r2, r3
 800d2f4:	602a      	str	r2, [r5, #0]
 800d2f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d2f8:	0029      	movs	r1, r5
 800d2fa:	9300      	str	r3, [sp, #0]
 800d2fc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d2fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d300:	aa15      	add	r2, sp, #84	@ 0x54
 800d302:	f000 f9e5 	bl	800d6d0 <_printf_common>
 800d306:	3001      	adds	r0, #1
 800d308:	d000      	beq.n	800d30c <_printf_float+0xb8>
 800d30a:	e09f      	b.n	800d44c <_printf_float+0x1f8>
 800d30c:	2001      	movs	r0, #1
 800d30e:	4240      	negs	r0, r0
 800d310:	b017      	add	sp, #92	@ 0x5c
 800d312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d314:	3307      	adds	r3, #7
 800d316:	e7b8      	b.n	800d28a <_printf_float+0x36>
 800d318:	0032      	movs	r2, r6
 800d31a:	003b      	movs	r3, r7
 800d31c:	0030      	movs	r0, r6
 800d31e:	0039      	movs	r1, r7
 800d320:	f7f4 ffb8 	bl	8002294 <__aeabi_dcmpun>
 800d324:	2800      	cmp	r0, #0
 800d326:	d00b      	beq.n	800d340 <_printf_float+0xec>
 800d328:	2f00      	cmp	r7, #0
 800d32a:	da03      	bge.n	800d334 <_printf_float+0xe0>
 800d32c:	002b      	movs	r3, r5
 800d32e:	222d      	movs	r2, #45	@ 0x2d
 800d330:	3343      	adds	r3, #67	@ 0x43
 800d332:	701a      	strb	r2, [r3, #0]
 800d334:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d336:	4f87      	ldr	r7, [pc, #540]	@ (800d554 <_printf_float+0x300>)
 800d338:	2b47      	cmp	r3, #71	@ 0x47
 800d33a:	d9d5      	bls.n	800d2e8 <_printf_float+0x94>
 800d33c:	4f86      	ldr	r7, [pc, #536]	@ (800d558 <_printf_float+0x304>)
 800d33e:	e7d3      	b.n	800d2e8 <_printf_float+0x94>
 800d340:	2220      	movs	r2, #32
 800d342:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800d344:	686b      	ldr	r3, [r5, #4]
 800d346:	4394      	bics	r4, r2
 800d348:	1c5a      	adds	r2, r3, #1
 800d34a:	d146      	bne.n	800d3da <_printf_float+0x186>
 800d34c:	3307      	adds	r3, #7
 800d34e:	606b      	str	r3, [r5, #4]
 800d350:	2380      	movs	r3, #128	@ 0x80
 800d352:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d354:	00db      	lsls	r3, r3, #3
 800d356:	4313      	orrs	r3, r2
 800d358:	2200      	movs	r2, #0
 800d35a:	602b      	str	r3, [r5, #0]
 800d35c:	9206      	str	r2, [sp, #24]
 800d35e:	aa14      	add	r2, sp, #80	@ 0x50
 800d360:	9205      	str	r2, [sp, #20]
 800d362:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d364:	a90a      	add	r1, sp, #40	@ 0x28
 800d366:	9204      	str	r2, [sp, #16]
 800d368:	aa13      	add	r2, sp, #76	@ 0x4c
 800d36a:	9203      	str	r2, [sp, #12]
 800d36c:	2223      	movs	r2, #35	@ 0x23
 800d36e:	1852      	adds	r2, r2, r1
 800d370:	9202      	str	r2, [sp, #8]
 800d372:	9301      	str	r3, [sp, #4]
 800d374:	686b      	ldr	r3, [r5, #4]
 800d376:	0032      	movs	r2, r6
 800d378:	9300      	str	r3, [sp, #0]
 800d37a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d37c:	003b      	movs	r3, r7
 800d37e:	f7ff fec3 	bl	800d108 <__cvt>
 800d382:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d384:	0007      	movs	r7, r0
 800d386:	2c47      	cmp	r4, #71	@ 0x47
 800d388:	d12d      	bne.n	800d3e6 <_printf_float+0x192>
 800d38a:	1cd3      	adds	r3, r2, #3
 800d38c:	db02      	blt.n	800d394 <_printf_float+0x140>
 800d38e:	686b      	ldr	r3, [r5, #4]
 800d390:	429a      	cmp	r2, r3
 800d392:	dd48      	ble.n	800d426 <_printf_float+0x1d2>
 800d394:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d396:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d398:	3b02      	subs	r3, #2
 800d39a:	b2db      	uxtb	r3, r3
 800d39c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d39e:	0028      	movs	r0, r5
 800d3a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d3a2:	3901      	subs	r1, #1
 800d3a4:	3050      	adds	r0, #80	@ 0x50
 800d3a6:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d3a8:	f7ff ff14 	bl	800d1d4 <__exponent>
 800d3ac:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d3ae:	0004      	movs	r4, r0
 800d3b0:	1813      	adds	r3, r2, r0
 800d3b2:	612b      	str	r3, [r5, #16]
 800d3b4:	2a01      	cmp	r2, #1
 800d3b6:	dc02      	bgt.n	800d3be <_printf_float+0x16a>
 800d3b8:	682a      	ldr	r2, [r5, #0]
 800d3ba:	07d2      	lsls	r2, r2, #31
 800d3bc:	d501      	bpl.n	800d3c2 <_printf_float+0x16e>
 800d3be:	3301      	adds	r3, #1
 800d3c0:	612b      	str	r3, [r5, #16]
 800d3c2:	2323      	movs	r3, #35	@ 0x23
 800d3c4:	aa0a      	add	r2, sp, #40	@ 0x28
 800d3c6:	189b      	adds	r3, r3, r2
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d100      	bne.n	800d3d0 <_printf_float+0x17c>
 800d3ce:	e792      	b.n	800d2f6 <_printf_float+0xa2>
 800d3d0:	002b      	movs	r3, r5
 800d3d2:	222d      	movs	r2, #45	@ 0x2d
 800d3d4:	3343      	adds	r3, #67	@ 0x43
 800d3d6:	701a      	strb	r2, [r3, #0]
 800d3d8:	e78d      	b.n	800d2f6 <_printf_float+0xa2>
 800d3da:	2c47      	cmp	r4, #71	@ 0x47
 800d3dc:	d1b8      	bne.n	800d350 <_printf_float+0xfc>
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d1b6      	bne.n	800d350 <_printf_float+0xfc>
 800d3e2:	3301      	adds	r3, #1
 800d3e4:	e7b3      	b.n	800d34e <_printf_float+0xfa>
 800d3e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3e8:	0011      	movs	r1, r2
 800d3ea:	2b65      	cmp	r3, #101	@ 0x65
 800d3ec:	d9d7      	bls.n	800d39e <_printf_float+0x14a>
 800d3ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d3f0:	2b66      	cmp	r3, #102	@ 0x66
 800d3f2:	d11a      	bne.n	800d42a <_printf_float+0x1d6>
 800d3f4:	686b      	ldr	r3, [r5, #4]
 800d3f6:	2a00      	cmp	r2, #0
 800d3f8:	dd09      	ble.n	800d40e <_printf_float+0x1ba>
 800d3fa:	612a      	str	r2, [r5, #16]
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d102      	bne.n	800d406 <_printf_float+0x1b2>
 800d400:	6829      	ldr	r1, [r5, #0]
 800d402:	07c9      	lsls	r1, r1, #31
 800d404:	d50b      	bpl.n	800d41e <_printf_float+0x1ca>
 800d406:	3301      	adds	r3, #1
 800d408:	189b      	adds	r3, r3, r2
 800d40a:	612b      	str	r3, [r5, #16]
 800d40c:	e007      	b.n	800d41e <_printf_float+0x1ca>
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d103      	bne.n	800d41a <_printf_float+0x1c6>
 800d412:	2201      	movs	r2, #1
 800d414:	6829      	ldr	r1, [r5, #0]
 800d416:	4211      	tst	r1, r2
 800d418:	d000      	beq.n	800d41c <_printf_float+0x1c8>
 800d41a:	1c9a      	adds	r2, r3, #2
 800d41c:	612a      	str	r2, [r5, #16]
 800d41e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d420:	2400      	movs	r4, #0
 800d422:	65ab      	str	r3, [r5, #88]	@ 0x58
 800d424:	e7cd      	b.n	800d3c2 <_printf_float+0x16e>
 800d426:	2367      	movs	r3, #103	@ 0x67
 800d428:	930c      	str	r3, [sp, #48]	@ 0x30
 800d42a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800d42c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d42e:	4299      	cmp	r1, r3
 800d430:	db06      	blt.n	800d440 <_printf_float+0x1ec>
 800d432:	682b      	ldr	r3, [r5, #0]
 800d434:	6129      	str	r1, [r5, #16]
 800d436:	07db      	lsls	r3, r3, #31
 800d438:	d5f1      	bpl.n	800d41e <_printf_float+0x1ca>
 800d43a:	3101      	adds	r1, #1
 800d43c:	6129      	str	r1, [r5, #16]
 800d43e:	e7ee      	b.n	800d41e <_printf_float+0x1ca>
 800d440:	2201      	movs	r2, #1
 800d442:	2900      	cmp	r1, #0
 800d444:	dce0      	bgt.n	800d408 <_printf_float+0x1b4>
 800d446:	1892      	adds	r2, r2, r2
 800d448:	1a52      	subs	r2, r2, r1
 800d44a:	e7dd      	b.n	800d408 <_printf_float+0x1b4>
 800d44c:	682a      	ldr	r2, [r5, #0]
 800d44e:	0553      	lsls	r3, r2, #21
 800d450:	d408      	bmi.n	800d464 <_printf_float+0x210>
 800d452:	692b      	ldr	r3, [r5, #16]
 800d454:	003a      	movs	r2, r7
 800d456:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d458:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d45a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d45c:	47a0      	blx	r4
 800d45e:	3001      	adds	r0, #1
 800d460:	d129      	bne.n	800d4b6 <_printf_float+0x262>
 800d462:	e753      	b.n	800d30c <_printf_float+0xb8>
 800d464:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d466:	2b65      	cmp	r3, #101	@ 0x65
 800d468:	d800      	bhi.n	800d46c <_printf_float+0x218>
 800d46a:	e0da      	b.n	800d622 <_printf_float+0x3ce>
 800d46c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d46e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d470:	2200      	movs	r2, #0
 800d472:	2300      	movs	r3, #0
 800d474:	f7f2 ffe8 	bl	8000448 <__aeabi_dcmpeq>
 800d478:	2800      	cmp	r0, #0
 800d47a:	d033      	beq.n	800d4e4 <_printf_float+0x290>
 800d47c:	2301      	movs	r3, #1
 800d47e:	4a37      	ldr	r2, [pc, #220]	@ (800d55c <_printf_float+0x308>)
 800d480:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d484:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d486:	47a0      	blx	r4
 800d488:	3001      	adds	r0, #1
 800d48a:	d100      	bne.n	800d48e <_printf_float+0x23a>
 800d48c:	e73e      	b.n	800d30c <_printf_float+0xb8>
 800d48e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d490:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d492:	42b3      	cmp	r3, r6
 800d494:	db02      	blt.n	800d49c <_printf_float+0x248>
 800d496:	682b      	ldr	r3, [r5, #0]
 800d498:	07db      	lsls	r3, r3, #31
 800d49a:	d50c      	bpl.n	800d4b6 <_printf_float+0x262>
 800d49c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d49e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d4a2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4a4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4a6:	47a0      	blx	r4
 800d4a8:	2400      	movs	r4, #0
 800d4aa:	3001      	adds	r0, #1
 800d4ac:	d100      	bne.n	800d4b0 <_printf_float+0x25c>
 800d4ae:	e72d      	b.n	800d30c <_printf_float+0xb8>
 800d4b0:	1e73      	subs	r3, r6, #1
 800d4b2:	42a3      	cmp	r3, r4
 800d4b4:	dc0a      	bgt.n	800d4cc <_printf_float+0x278>
 800d4b6:	682b      	ldr	r3, [r5, #0]
 800d4b8:	079b      	lsls	r3, r3, #30
 800d4ba:	d500      	bpl.n	800d4be <_printf_float+0x26a>
 800d4bc:	e105      	b.n	800d6ca <_printf_float+0x476>
 800d4be:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d4c0:	68e8      	ldr	r0, [r5, #12]
 800d4c2:	4298      	cmp	r0, r3
 800d4c4:	db00      	blt.n	800d4c8 <_printf_float+0x274>
 800d4c6:	e723      	b.n	800d310 <_printf_float+0xbc>
 800d4c8:	0018      	movs	r0, r3
 800d4ca:	e721      	b.n	800d310 <_printf_float+0xbc>
 800d4cc:	002a      	movs	r2, r5
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4d4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d4d6:	321a      	adds	r2, #26
 800d4d8:	47b8      	blx	r7
 800d4da:	3001      	adds	r0, #1
 800d4dc:	d100      	bne.n	800d4e0 <_printf_float+0x28c>
 800d4de:	e715      	b.n	800d30c <_printf_float+0xb8>
 800d4e0:	3401      	adds	r4, #1
 800d4e2:	e7e5      	b.n	800d4b0 <_printf_float+0x25c>
 800d4e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	dc3a      	bgt.n	800d560 <_printf_float+0x30c>
 800d4ea:	2301      	movs	r3, #1
 800d4ec:	4a1b      	ldr	r2, [pc, #108]	@ (800d55c <_printf_float+0x308>)
 800d4ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d4f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d4f4:	47a0      	blx	r4
 800d4f6:	3001      	adds	r0, #1
 800d4f8:	d100      	bne.n	800d4fc <_printf_float+0x2a8>
 800d4fa:	e707      	b.n	800d30c <_printf_float+0xb8>
 800d4fc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800d4fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d500:	4333      	orrs	r3, r6
 800d502:	d102      	bne.n	800d50a <_printf_float+0x2b6>
 800d504:	682b      	ldr	r3, [r5, #0]
 800d506:	07db      	lsls	r3, r3, #31
 800d508:	d5d5      	bpl.n	800d4b6 <_printf_float+0x262>
 800d50a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d50c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d50e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d510:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d512:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d514:	47a0      	blx	r4
 800d516:	2300      	movs	r3, #0
 800d518:	3001      	adds	r0, #1
 800d51a:	d100      	bne.n	800d51e <_printf_float+0x2ca>
 800d51c:	e6f6      	b.n	800d30c <_printf_float+0xb8>
 800d51e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d520:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d522:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d524:	425b      	negs	r3, r3
 800d526:	4293      	cmp	r3, r2
 800d528:	dc01      	bgt.n	800d52e <_printf_float+0x2da>
 800d52a:	0033      	movs	r3, r6
 800d52c:	e792      	b.n	800d454 <_printf_float+0x200>
 800d52e:	002a      	movs	r2, r5
 800d530:	2301      	movs	r3, #1
 800d532:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d534:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d536:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d538:	321a      	adds	r2, #26
 800d53a:	47a0      	blx	r4
 800d53c:	3001      	adds	r0, #1
 800d53e:	d100      	bne.n	800d542 <_printf_float+0x2ee>
 800d540:	e6e4      	b.n	800d30c <_printf_float+0xb8>
 800d542:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d544:	3301      	adds	r3, #1
 800d546:	e7ea      	b.n	800d51e <_printf_float+0x2ca>
 800d548:	7fefffff 	.word	0x7fefffff
 800d54c:	08010855 	.word	0x08010855
 800d550:	08010859 	.word	0x08010859
 800d554:	0801085d 	.word	0x0801085d
 800d558:	08010861 	.word	0x08010861
 800d55c:	08010865 	.word	0x08010865
 800d560:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d562:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d564:	930c      	str	r3, [sp, #48]	@ 0x30
 800d566:	429e      	cmp	r6, r3
 800d568:	dd00      	ble.n	800d56c <_printf_float+0x318>
 800d56a:	001e      	movs	r6, r3
 800d56c:	2e00      	cmp	r6, #0
 800d56e:	dc31      	bgt.n	800d5d4 <_printf_float+0x380>
 800d570:	43f3      	mvns	r3, r6
 800d572:	2400      	movs	r4, #0
 800d574:	17db      	asrs	r3, r3, #31
 800d576:	4033      	ands	r3, r6
 800d578:	930e      	str	r3, [sp, #56]	@ 0x38
 800d57a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800d57c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d57e:	1af3      	subs	r3, r6, r3
 800d580:	42a3      	cmp	r3, r4
 800d582:	dc30      	bgt.n	800d5e6 <_printf_float+0x392>
 800d584:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d586:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d588:	429a      	cmp	r2, r3
 800d58a:	dc38      	bgt.n	800d5fe <_printf_float+0x3aa>
 800d58c:	682b      	ldr	r3, [r5, #0]
 800d58e:	07db      	lsls	r3, r3, #31
 800d590:	d435      	bmi.n	800d5fe <_printf_float+0x3aa>
 800d592:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800d594:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d596:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d598:	1b9b      	subs	r3, r3, r6
 800d59a:	1b14      	subs	r4, r2, r4
 800d59c:	429c      	cmp	r4, r3
 800d59e:	dd00      	ble.n	800d5a2 <_printf_float+0x34e>
 800d5a0:	001c      	movs	r4, r3
 800d5a2:	2c00      	cmp	r4, #0
 800d5a4:	dc34      	bgt.n	800d610 <_printf_float+0x3bc>
 800d5a6:	43e3      	mvns	r3, r4
 800d5a8:	2600      	movs	r6, #0
 800d5aa:	17db      	asrs	r3, r3, #31
 800d5ac:	401c      	ands	r4, r3
 800d5ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d5b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d5b2:	1ad3      	subs	r3, r2, r3
 800d5b4:	1b1b      	subs	r3, r3, r4
 800d5b6:	42b3      	cmp	r3, r6
 800d5b8:	dc00      	bgt.n	800d5bc <_printf_float+0x368>
 800d5ba:	e77c      	b.n	800d4b6 <_printf_float+0x262>
 800d5bc:	002a      	movs	r2, r5
 800d5be:	2301      	movs	r3, #1
 800d5c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5c4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d5c6:	321a      	adds	r2, #26
 800d5c8:	47b8      	blx	r7
 800d5ca:	3001      	adds	r0, #1
 800d5cc:	d100      	bne.n	800d5d0 <_printf_float+0x37c>
 800d5ce:	e69d      	b.n	800d30c <_printf_float+0xb8>
 800d5d0:	3601      	adds	r6, #1
 800d5d2:	e7ec      	b.n	800d5ae <_printf_float+0x35a>
 800d5d4:	0033      	movs	r3, r6
 800d5d6:	003a      	movs	r2, r7
 800d5d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5dc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d5de:	47a0      	blx	r4
 800d5e0:	3001      	adds	r0, #1
 800d5e2:	d1c5      	bne.n	800d570 <_printf_float+0x31c>
 800d5e4:	e692      	b.n	800d30c <_printf_float+0xb8>
 800d5e6:	002a      	movs	r2, r5
 800d5e8:	2301      	movs	r3, #1
 800d5ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d5ec:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5ee:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d5f0:	321a      	adds	r2, #26
 800d5f2:	47b0      	blx	r6
 800d5f4:	3001      	adds	r0, #1
 800d5f6:	d100      	bne.n	800d5fa <_printf_float+0x3a6>
 800d5f8:	e688      	b.n	800d30c <_printf_float+0xb8>
 800d5fa:	3401      	adds	r4, #1
 800d5fc:	e7bd      	b.n	800d57a <_printf_float+0x326>
 800d5fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d600:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d602:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d604:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d606:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800d608:	47a0      	blx	r4
 800d60a:	3001      	adds	r0, #1
 800d60c:	d1c1      	bne.n	800d592 <_printf_float+0x33e>
 800d60e:	e67d      	b.n	800d30c <_printf_float+0xb8>
 800d610:	19ba      	adds	r2, r7, r6
 800d612:	0023      	movs	r3, r4
 800d614:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d616:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d618:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d61a:	47b0      	blx	r6
 800d61c:	3001      	adds	r0, #1
 800d61e:	d1c2      	bne.n	800d5a6 <_printf_float+0x352>
 800d620:	e674      	b.n	800d30c <_printf_float+0xb8>
 800d622:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d624:	930c      	str	r3, [sp, #48]	@ 0x30
 800d626:	2b01      	cmp	r3, #1
 800d628:	dc02      	bgt.n	800d630 <_printf_float+0x3dc>
 800d62a:	2301      	movs	r3, #1
 800d62c:	421a      	tst	r2, r3
 800d62e:	d039      	beq.n	800d6a4 <_printf_float+0x450>
 800d630:	2301      	movs	r3, #1
 800d632:	003a      	movs	r2, r7
 800d634:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d636:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d638:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d63a:	47b0      	blx	r6
 800d63c:	3001      	adds	r0, #1
 800d63e:	d100      	bne.n	800d642 <_printf_float+0x3ee>
 800d640:	e664      	b.n	800d30c <_printf_float+0xb8>
 800d642:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d644:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d646:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d648:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d64a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d64c:	47b0      	blx	r6
 800d64e:	3001      	adds	r0, #1
 800d650:	d100      	bne.n	800d654 <_printf_float+0x400>
 800d652:	e65b      	b.n	800d30c <_printf_float+0xb8>
 800d654:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800d656:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d658:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d65a:	2200      	movs	r2, #0
 800d65c:	3b01      	subs	r3, #1
 800d65e:	930c      	str	r3, [sp, #48]	@ 0x30
 800d660:	2300      	movs	r3, #0
 800d662:	f7f2 fef1 	bl	8000448 <__aeabi_dcmpeq>
 800d666:	2800      	cmp	r0, #0
 800d668:	d11a      	bne.n	800d6a0 <_printf_float+0x44c>
 800d66a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d66c:	1c7a      	adds	r2, r7, #1
 800d66e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d670:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d672:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d674:	47b0      	blx	r6
 800d676:	3001      	adds	r0, #1
 800d678:	d10e      	bne.n	800d698 <_printf_float+0x444>
 800d67a:	e647      	b.n	800d30c <_printf_float+0xb8>
 800d67c:	002a      	movs	r2, r5
 800d67e:	2301      	movs	r3, #1
 800d680:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d684:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800d686:	321a      	adds	r2, #26
 800d688:	47b8      	blx	r7
 800d68a:	3001      	adds	r0, #1
 800d68c:	d100      	bne.n	800d690 <_printf_float+0x43c>
 800d68e:	e63d      	b.n	800d30c <_printf_float+0xb8>
 800d690:	3601      	adds	r6, #1
 800d692:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d694:	429e      	cmp	r6, r3
 800d696:	dbf1      	blt.n	800d67c <_printf_float+0x428>
 800d698:	002a      	movs	r2, r5
 800d69a:	0023      	movs	r3, r4
 800d69c:	3250      	adds	r2, #80	@ 0x50
 800d69e:	e6da      	b.n	800d456 <_printf_float+0x202>
 800d6a0:	2600      	movs	r6, #0
 800d6a2:	e7f6      	b.n	800d692 <_printf_float+0x43e>
 800d6a4:	003a      	movs	r2, r7
 800d6a6:	e7e2      	b.n	800d66e <_printf_float+0x41a>
 800d6a8:	002a      	movs	r2, r5
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d6b2:	3219      	adds	r2, #25
 800d6b4:	47b0      	blx	r6
 800d6b6:	3001      	adds	r0, #1
 800d6b8:	d100      	bne.n	800d6bc <_printf_float+0x468>
 800d6ba:	e627      	b.n	800d30c <_printf_float+0xb8>
 800d6bc:	3401      	adds	r4, #1
 800d6be:	68eb      	ldr	r3, [r5, #12]
 800d6c0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800d6c2:	1a9b      	subs	r3, r3, r2
 800d6c4:	42a3      	cmp	r3, r4
 800d6c6:	dcef      	bgt.n	800d6a8 <_printf_float+0x454>
 800d6c8:	e6f9      	b.n	800d4be <_printf_float+0x26a>
 800d6ca:	2400      	movs	r4, #0
 800d6cc:	e7f7      	b.n	800d6be <_printf_float+0x46a>
 800d6ce:	46c0      	nop			@ (mov r8, r8)

0800d6d0 <_printf_common>:
 800d6d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6d2:	0016      	movs	r6, r2
 800d6d4:	9301      	str	r3, [sp, #4]
 800d6d6:	688a      	ldr	r2, [r1, #8]
 800d6d8:	690b      	ldr	r3, [r1, #16]
 800d6da:	000c      	movs	r4, r1
 800d6dc:	9000      	str	r0, [sp, #0]
 800d6de:	4293      	cmp	r3, r2
 800d6e0:	da00      	bge.n	800d6e4 <_printf_common+0x14>
 800d6e2:	0013      	movs	r3, r2
 800d6e4:	0022      	movs	r2, r4
 800d6e6:	6033      	str	r3, [r6, #0]
 800d6e8:	3243      	adds	r2, #67	@ 0x43
 800d6ea:	7812      	ldrb	r2, [r2, #0]
 800d6ec:	2a00      	cmp	r2, #0
 800d6ee:	d001      	beq.n	800d6f4 <_printf_common+0x24>
 800d6f0:	3301      	adds	r3, #1
 800d6f2:	6033      	str	r3, [r6, #0]
 800d6f4:	6823      	ldr	r3, [r4, #0]
 800d6f6:	069b      	lsls	r3, r3, #26
 800d6f8:	d502      	bpl.n	800d700 <_printf_common+0x30>
 800d6fa:	6833      	ldr	r3, [r6, #0]
 800d6fc:	3302      	adds	r3, #2
 800d6fe:	6033      	str	r3, [r6, #0]
 800d700:	6822      	ldr	r2, [r4, #0]
 800d702:	2306      	movs	r3, #6
 800d704:	0015      	movs	r5, r2
 800d706:	401d      	ands	r5, r3
 800d708:	421a      	tst	r2, r3
 800d70a:	d027      	beq.n	800d75c <_printf_common+0x8c>
 800d70c:	0023      	movs	r3, r4
 800d70e:	3343      	adds	r3, #67	@ 0x43
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	1e5a      	subs	r2, r3, #1
 800d714:	4193      	sbcs	r3, r2
 800d716:	6822      	ldr	r2, [r4, #0]
 800d718:	0692      	lsls	r2, r2, #26
 800d71a:	d430      	bmi.n	800d77e <_printf_common+0xae>
 800d71c:	0022      	movs	r2, r4
 800d71e:	9901      	ldr	r1, [sp, #4]
 800d720:	9800      	ldr	r0, [sp, #0]
 800d722:	9d08      	ldr	r5, [sp, #32]
 800d724:	3243      	adds	r2, #67	@ 0x43
 800d726:	47a8      	blx	r5
 800d728:	3001      	adds	r0, #1
 800d72a:	d025      	beq.n	800d778 <_printf_common+0xa8>
 800d72c:	2206      	movs	r2, #6
 800d72e:	6823      	ldr	r3, [r4, #0]
 800d730:	2500      	movs	r5, #0
 800d732:	4013      	ands	r3, r2
 800d734:	2b04      	cmp	r3, #4
 800d736:	d105      	bne.n	800d744 <_printf_common+0x74>
 800d738:	6833      	ldr	r3, [r6, #0]
 800d73a:	68e5      	ldr	r5, [r4, #12]
 800d73c:	1aed      	subs	r5, r5, r3
 800d73e:	43eb      	mvns	r3, r5
 800d740:	17db      	asrs	r3, r3, #31
 800d742:	401d      	ands	r5, r3
 800d744:	68a3      	ldr	r3, [r4, #8]
 800d746:	6922      	ldr	r2, [r4, #16]
 800d748:	4293      	cmp	r3, r2
 800d74a:	dd01      	ble.n	800d750 <_printf_common+0x80>
 800d74c:	1a9b      	subs	r3, r3, r2
 800d74e:	18ed      	adds	r5, r5, r3
 800d750:	2600      	movs	r6, #0
 800d752:	42b5      	cmp	r5, r6
 800d754:	d120      	bne.n	800d798 <_printf_common+0xc8>
 800d756:	2000      	movs	r0, #0
 800d758:	e010      	b.n	800d77c <_printf_common+0xac>
 800d75a:	3501      	adds	r5, #1
 800d75c:	68e3      	ldr	r3, [r4, #12]
 800d75e:	6832      	ldr	r2, [r6, #0]
 800d760:	1a9b      	subs	r3, r3, r2
 800d762:	42ab      	cmp	r3, r5
 800d764:	ddd2      	ble.n	800d70c <_printf_common+0x3c>
 800d766:	0022      	movs	r2, r4
 800d768:	2301      	movs	r3, #1
 800d76a:	9901      	ldr	r1, [sp, #4]
 800d76c:	9800      	ldr	r0, [sp, #0]
 800d76e:	9f08      	ldr	r7, [sp, #32]
 800d770:	3219      	adds	r2, #25
 800d772:	47b8      	blx	r7
 800d774:	3001      	adds	r0, #1
 800d776:	d1f0      	bne.n	800d75a <_printf_common+0x8a>
 800d778:	2001      	movs	r0, #1
 800d77a:	4240      	negs	r0, r0
 800d77c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d77e:	2030      	movs	r0, #48	@ 0x30
 800d780:	18e1      	adds	r1, r4, r3
 800d782:	3143      	adds	r1, #67	@ 0x43
 800d784:	7008      	strb	r0, [r1, #0]
 800d786:	0021      	movs	r1, r4
 800d788:	1c5a      	adds	r2, r3, #1
 800d78a:	3145      	adds	r1, #69	@ 0x45
 800d78c:	7809      	ldrb	r1, [r1, #0]
 800d78e:	18a2      	adds	r2, r4, r2
 800d790:	3243      	adds	r2, #67	@ 0x43
 800d792:	3302      	adds	r3, #2
 800d794:	7011      	strb	r1, [r2, #0]
 800d796:	e7c1      	b.n	800d71c <_printf_common+0x4c>
 800d798:	0022      	movs	r2, r4
 800d79a:	2301      	movs	r3, #1
 800d79c:	9901      	ldr	r1, [sp, #4]
 800d79e:	9800      	ldr	r0, [sp, #0]
 800d7a0:	9f08      	ldr	r7, [sp, #32]
 800d7a2:	321a      	adds	r2, #26
 800d7a4:	47b8      	blx	r7
 800d7a6:	3001      	adds	r0, #1
 800d7a8:	d0e6      	beq.n	800d778 <_printf_common+0xa8>
 800d7aa:	3601      	adds	r6, #1
 800d7ac:	e7d1      	b.n	800d752 <_printf_common+0x82>
	...

0800d7b0 <_printf_i>:
 800d7b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7b2:	b08b      	sub	sp, #44	@ 0x2c
 800d7b4:	9206      	str	r2, [sp, #24]
 800d7b6:	000a      	movs	r2, r1
 800d7b8:	3243      	adds	r2, #67	@ 0x43
 800d7ba:	9307      	str	r3, [sp, #28]
 800d7bc:	9005      	str	r0, [sp, #20]
 800d7be:	9203      	str	r2, [sp, #12]
 800d7c0:	7e0a      	ldrb	r2, [r1, #24]
 800d7c2:	000c      	movs	r4, r1
 800d7c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d7c6:	2a78      	cmp	r2, #120	@ 0x78
 800d7c8:	d809      	bhi.n	800d7de <_printf_i+0x2e>
 800d7ca:	2a62      	cmp	r2, #98	@ 0x62
 800d7cc:	d80b      	bhi.n	800d7e6 <_printf_i+0x36>
 800d7ce:	2a00      	cmp	r2, #0
 800d7d0:	d100      	bne.n	800d7d4 <_printf_i+0x24>
 800d7d2:	e0bc      	b.n	800d94e <_printf_i+0x19e>
 800d7d4:	497b      	ldr	r1, [pc, #492]	@ (800d9c4 <_printf_i+0x214>)
 800d7d6:	9104      	str	r1, [sp, #16]
 800d7d8:	2a58      	cmp	r2, #88	@ 0x58
 800d7da:	d100      	bne.n	800d7de <_printf_i+0x2e>
 800d7dc:	e090      	b.n	800d900 <_printf_i+0x150>
 800d7de:	0025      	movs	r5, r4
 800d7e0:	3542      	adds	r5, #66	@ 0x42
 800d7e2:	702a      	strb	r2, [r5, #0]
 800d7e4:	e022      	b.n	800d82c <_printf_i+0x7c>
 800d7e6:	0010      	movs	r0, r2
 800d7e8:	3863      	subs	r0, #99	@ 0x63
 800d7ea:	2815      	cmp	r0, #21
 800d7ec:	d8f7      	bhi.n	800d7de <_printf_i+0x2e>
 800d7ee:	f7f2 fc9b 	bl	8000128 <__gnu_thumb1_case_shi>
 800d7f2:	0016      	.short	0x0016
 800d7f4:	fff6001f 	.word	0xfff6001f
 800d7f8:	fff6fff6 	.word	0xfff6fff6
 800d7fc:	001ffff6 	.word	0x001ffff6
 800d800:	fff6fff6 	.word	0xfff6fff6
 800d804:	fff6fff6 	.word	0xfff6fff6
 800d808:	003600a1 	.word	0x003600a1
 800d80c:	fff60080 	.word	0xfff60080
 800d810:	00b2fff6 	.word	0x00b2fff6
 800d814:	0036fff6 	.word	0x0036fff6
 800d818:	fff6fff6 	.word	0xfff6fff6
 800d81c:	0084      	.short	0x0084
 800d81e:	0025      	movs	r5, r4
 800d820:	681a      	ldr	r2, [r3, #0]
 800d822:	3542      	adds	r5, #66	@ 0x42
 800d824:	1d11      	adds	r1, r2, #4
 800d826:	6019      	str	r1, [r3, #0]
 800d828:	6813      	ldr	r3, [r2, #0]
 800d82a:	702b      	strb	r3, [r5, #0]
 800d82c:	2301      	movs	r3, #1
 800d82e:	e0a0      	b.n	800d972 <_printf_i+0x1c2>
 800d830:	6818      	ldr	r0, [r3, #0]
 800d832:	6809      	ldr	r1, [r1, #0]
 800d834:	1d02      	adds	r2, r0, #4
 800d836:	060d      	lsls	r5, r1, #24
 800d838:	d50b      	bpl.n	800d852 <_printf_i+0xa2>
 800d83a:	6806      	ldr	r6, [r0, #0]
 800d83c:	601a      	str	r2, [r3, #0]
 800d83e:	2e00      	cmp	r6, #0
 800d840:	da03      	bge.n	800d84a <_printf_i+0x9a>
 800d842:	232d      	movs	r3, #45	@ 0x2d
 800d844:	9a03      	ldr	r2, [sp, #12]
 800d846:	4276      	negs	r6, r6
 800d848:	7013      	strb	r3, [r2, #0]
 800d84a:	4b5e      	ldr	r3, [pc, #376]	@ (800d9c4 <_printf_i+0x214>)
 800d84c:	270a      	movs	r7, #10
 800d84e:	9304      	str	r3, [sp, #16]
 800d850:	e018      	b.n	800d884 <_printf_i+0xd4>
 800d852:	6806      	ldr	r6, [r0, #0]
 800d854:	601a      	str	r2, [r3, #0]
 800d856:	0649      	lsls	r1, r1, #25
 800d858:	d5f1      	bpl.n	800d83e <_printf_i+0x8e>
 800d85a:	b236      	sxth	r6, r6
 800d85c:	e7ef      	b.n	800d83e <_printf_i+0x8e>
 800d85e:	6808      	ldr	r0, [r1, #0]
 800d860:	6819      	ldr	r1, [r3, #0]
 800d862:	c940      	ldmia	r1!, {r6}
 800d864:	0605      	lsls	r5, r0, #24
 800d866:	d402      	bmi.n	800d86e <_printf_i+0xbe>
 800d868:	0640      	lsls	r0, r0, #25
 800d86a:	d500      	bpl.n	800d86e <_printf_i+0xbe>
 800d86c:	b2b6      	uxth	r6, r6
 800d86e:	6019      	str	r1, [r3, #0]
 800d870:	4b54      	ldr	r3, [pc, #336]	@ (800d9c4 <_printf_i+0x214>)
 800d872:	270a      	movs	r7, #10
 800d874:	9304      	str	r3, [sp, #16]
 800d876:	2a6f      	cmp	r2, #111	@ 0x6f
 800d878:	d100      	bne.n	800d87c <_printf_i+0xcc>
 800d87a:	3f02      	subs	r7, #2
 800d87c:	0023      	movs	r3, r4
 800d87e:	2200      	movs	r2, #0
 800d880:	3343      	adds	r3, #67	@ 0x43
 800d882:	701a      	strb	r2, [r3, #0]
 800d884:	6863      	ldr	r3, [r4, #4]
 800d886:	60a3      	str	r3, [r4, #8]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	db03      	blt.n	800d894 <_printf_i+0xe4>
 800d88c:	2104      	movs	r1, #4
 800d88e:	6822      	ldr	r2, [r4, #0]
 800d890:	438a      	bics	r2, r1
 800d892:	6022      	str	r2, [r4, #0]
 800d894:	2e00      	cmp	r6, #0
 800d896:	d102      	bne.n	800d89e <_printf_i+0xee>
 800d898:	9d03      	ldr	r5, [sp, #12]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d00c      	beq.n	800d8b8 <_printf_i+0x108>
 800d89e:	9d03      	ldr	r5, [sp, #12]
 800d8a0:	0030      	movs	r0, r6
 800d8a2:	0039      	movs	r1, r7
 800d8a4:	f7f2 fcd0 	bl	8000248 <__aeabi_uidivmod>
 800d8a8:	9b04      	ldr	r3, [sp, #16]
 800d8aa:	3d01      	subs	r5, #1
 800d8ac:	5c5b      	ldrb	r3, [r3, r1]
 800d8ae:	702b      	strb	r3, [r5, #0]
 800d8b0:	0033      	movs	r3, r6
 800d8b2:	0006      	movs	r6, r0
 800d8b4:	429f      	cmp	r7, r3
 800d8b6:	d9f3      	bls.n	800d8a0 <_printf_i+0xf0>
 800d8b8:	2f08      	cmp	r7, #8
 800d8ba:	d109      	bne.n	800d8d0 <_printf_i+0x120>
 800d8bc:	6823      	ldr	r3, [r4, #0]
 800d8be:	07db      	lsls	r3, r3, #31
 800d8c0:	d506      	bpl.n	800d8d0 <_printf_i+0x120>
 800d8c2:	6862      	ldr	r2, [r4, #4]
 800d8c4:	6923      	ldr	r3, [r4, #16]
 800d8c6:	429a      	cmp	r2, r3
 800d8c8:	dc02      	bgt.n	800d8d0 <_printf_i+0x120>
 800d8ca:	2330      	movs	r3, #48	@ 0x30
 800d8cc:	3d01      	subs	r5, #1
 800d8ce:	702b      	strb	r3, [r5, #0]
 800d8d0:	9b03      	ldr	r3, [sp, #12]
 800d8d2:	1b5b      	subs	r3, r3, r5
 800d8d4:	6123      	str	r3, [r4, #16]
 800d8d6:	9b07      	ldr	r3, [sp, #28]
 800d8d8:	0021      	movs	r1, r4
 800d8da:	9300      	str	r3, [sp, #0]
 800d8dc:	9805      	ldr	r0, [sp, #20]
 800d8de:	9b06      	ldr	r3, [sp, #24]
 800d8e0:	aa09      	add	r2, sp, #36	@ 0x24
 800d8e2:	f7ff fef5 	bl	800d6d0 <_printf_common>
 800d8e6:	3001      	adds	r0, #1
 800d8e8:	d148      	bne.n	800d97c <_printf_i+0x1cc>
 800d8ea:	2001      	movs	r0, #1
 800d8ec:	4240      	negs	r0, r0
 800d8ee:	b00b      	add	sp, #44	@ 0x2c
 800d8f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8f2:	2220      	movs	r2, #32
 800d8f4:	6809      	ldr	r1, [r1, #0]
 800d8f6:	430a      	orrs	r2, r1
 800d8f8:	6022      	str	r2, [r4, #0]
 800d8fa:	2278      	movs	r2, #120	@ 0x78
 800d8fc:	4932      	ldr	r1, [pc, #200]	@ (800d9c8 <_printf_i+0x218>)
 800d8fe:	9104      	str	r1, [sp, #16]
 800d900:	0021      	movs	r1, r4
 800d902:	3145      	adds	r1, #69	@ 0x45
 800d904:	700a      	strb	r2, [r1, #0]
 800d906:	6819      	ldr	r1, [r3, #0]
 800d908:	6822      	ldr	r2, [r4, #0]
 800d90a:	c940      	ldmia	r1!, {r6}
 800d90c:	0610      	lsls	r0, r2, #24
 800d90e:	d402      	bmi.n	800d916 <_printf_i+0x166>
 800d910:	0650      	lsls	r0, r2, #25
 800d912:	d500      	bpl.n	800d916 <_printf_i+0x166>
 800d914:	b2b6      	uxth	r6, r6
 800d916:	6019      	str	r1, [r3, #0]
 800d918:	07d3      	lsls	r3, r2, #31
 800d91a:	d502      	bpl.n	800d922 <_printf_i+0x172>
 800d91c:	2320      	movs	r3, #32
 800d91e:	4313      	orrs	r3, r2
 800d920:	6023      	str	r3, [r4, #0]
 800d922:	2e00      	cmp	r6, #0
 800d924:	d001      	beq.n	800d92a <_printf_i+0x17a>
 800d926:	2710      	movs	r7, #16
 800d928:	e7a8      	b.n	800d87c <_printf_i+0xcc>
 800d92a:	2220      	movs	r2, #32
 800d92c:	6823      	ldr	r3, [r4, #0]
 800d92e:	4393      	bics	r3, r2
 800d930:	6023      	str	r3, [r4, #0]
 800d932:	e7f8      	b.n	800d926 <_printf_i+0x176>
 800d934:	681a      	ldr	r2, [r3, #0]
 800d936:	680d      	ldr	r5, [r1, #0]
 800d938:	1d10      	adds	r0, r2, #4
 800d93a:	6949      	ldr	r1, [r1, #20]
 800d93c:	6018      	str	r0, [r3, #0]
 800d93e:	6813      	ldr	r3, [r2, #0]
 800d940:	062e      	lsls	r6, r5, #24
 800d942:	d501      	bpl.n	800d948 <_printf_i+0x198>
 800d944:	6019      	str	r1, [r3, #0]
 800d946:	e002      	b.n	800d94e <_printf_i+0x19e>
 800d948:	066d      	lsls	r5, r5, #25
 800d94a:	d5fb      	bpl.n	800d944 <_printf_i+0x194>
 800d94c:	8019      	strh	r1, [r3, #0]
 800d94e:	2300      	movs	r3, #0
 800d950:	9d03      	ldr	r5, [sp, #12]
 800d952:	6123      	str	r3, [r4, #16]
 800d954:	e7bf      	b.n	800d8d6 <_printf_i+0x126>
 800d956:	681a      	ldr	r2, [r3, #0]
 800d958:	1d11      	adds	r1, r2, #4
 800d95a:	6019      	str	r1, [r3, #0]
 800d95c:	6815      	ldr	r5, [r2, #0]
 800d95e:	2100      	movs	r1, #0
 800d960:	0028      	movs	r0, r5
 800d962:	6862      	ldr	r2, [r4, #4]
 800d964:	f000 fa15 	bl	800dd92 <memchr>
 800d968:	2800      	cmp	r0, #0
 800d96a:	d001      	beq.n	800d970 <_printf_i+0x1c0>
 800d96c:	1b40      	subs	r0, r0, r5
 800d96e:	6060      	str	r0, [r4, #4]
 800d970:	6863      	ldr	r3, [r4, #4]
 800d972:	6123      	str	r3, [r4, #16]
 800d974:	2300      	movs	r3, #0
 800d976:	9a03      	ldr	r2, [sp, #12]
 800d978:	7013      	strb	r3, [r2, #0]
 800d97a:	e7ac      	b.n	800d8d6 <_printf_i+0x126>
 800d97c:	002a      	movs	r2, r5
 800d97e:	6923      	ldr	r3, [r4, #16]
 800d980:	9906      	ldr	r1, [sp, #24]
 800d982:	9805      	ldr	r0, [sp, #20]
 800d984:	9d07      	ldr	r5, [sp, #28]
 800d986:	47a8      	blx	r5
 800d988:	3001      	adds	r0, #1
 800d98a:	d0ae      	beq.n	800d8ea <_printf_i+0x13a>
 800d98c:	6823      	ldr	r3, [r4, #0]
 800d98e:	079b      	lsls	r3, r3, #30
 800d990:	d415      	bmi.n	800d9be <_printf_i+0x20e>
 800d992:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d994:	68e0      	ldr	r0, [r4, #12]
 800d996:	4298      	cmp	r0, r3
 800d998:	daa9      	bge.n	800d8ee <_printf_i+0x13e>
 800d99a:	0018      	movs	r0, r3
 800d99c:	e7a7      	b.n	800d8ee <_printf_i+0x13e>
 800d99e:	0022      	movs	r2, r4
 800d9a0:	2301      	movs	r3, #1
 800d9a2:	9906      	ldr	r1, [sp, #24]
 800d9a4:	9805      	ldr	r0, [sp, #20]
 800d9a6:	9e07      	ldr	r6, [sp, #28]
 800d9a8:	3219      	adds	r2, #25
 800d9aa:	47b0      	blx	r6
 800d9ac:	3001      	adds	r0, #1
 800d9ae:	d09c      	beq.n	800d8ea <_printf_i+0x13a>
 800d9b0:	3501      	adds	r5, #1
 800d9b2:	68e3      	ldr	r3, [r4, #12]
 800d9b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9b6:	1a9b      	subs	r3, r3, r2
 800d9b8:	42ab      	cmp	r3, r5
 800d9ba:	dcf0      	bgt.n	800d99e <_printf_i+0x1ee>
 800d9bc:	e7e9      	b.n	800d992 <_printf_i+0x1e2>
 800d9be:	2500      	movs	r5, #0
 800d9c0:	e7f7      	b.n	800d9b2 <_printf_i+0x202>
 800d9c2:	46c0      	nop			@ (mov r8, r8)
 800d9c4:	08010867 	.word	0x08010867
 800d9c8:	08010878 	.word	0x08010878

0800d9cc <std>:
 800d9cc:	2300      	movs	r3, #0
 800d9ce:	b510      	push	{r4, lr}
 800d9d0:	0004      	movs	r4, r0
 800d9d2:	6003      	str	r3, [r0, #0]
 800d9d4:	6043      	str	r3, [r0, #4]
 800d9d6:	6083      	str	r3, [r0, #8]
 800d9d8:	8181      	strh	r1, [r0, #12]
 800d9da:	6643      	str	r3, [r0, #100]	@ 0x64
 800d9dc:	81c2      	strh	r2, [r0, #14]
 800d9de:	6103      	str	r3, [r0, #16]
 800d9e0:	6143      	str	r3, [r0, #20]
 800d9e2:	6183      	str	r3, [r0, #24]
 800d9e4:	0019      	movs	r1, r3
 800d9e6:	2208      	movs	r2, #8
 800d9e8:	305c      	adds	r0, #92	@ 0x5c
 800d9ea:	f000 f91f 	bl	800dc2c <memset>
 800d9ee:	4b0b      	ldr	r3, [pc, #44]	@ (800da1c <std+0x50>)
 800d9f0:	6224      	str	r4, [r4, #32]
 800d9f2:	6263      	str	r3, [r4, #36]	@ 0x24
 800d9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800da20 <std+0x54>)
 800d9f6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d9f8:	4b0a      	ldr	r3, [pc, #40]	@ (800da24 <std+0x58>)
 800d9fa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d9fc:	4b0a      	ldr	r3, [pc, #40]	@ (800da28 <std+0x5c>)
 800d9fe:	6323      	str	r3, [r4, #48]	@ 0x30
 800da00:	4b0a      	ldr	r3, [pc, #40]	@ (800da2c <std+0x60>)
 800da02:	429c      	cmp	r4, r3
 800da04:	d005      	beq.n	800da12 <std+0x46>
 800da06:	4b0a      	ldr	r3, [pc, #40]	@ (800da30 <std+0x64>)
 800da08:	429c      	cmp	r4, r3
 800da0a:	d002      	beq.n	800da12 <std+0x46>
 800da0c:	4b09      	ldr	r3, [pc, #36]	@ (800da34 <std+0x68>)
 800da0e:	429c      	cmp	r4, r3
 800da10:	d103      	bne.n	800da1a <std+0x4e>
 800da12:	0020      	movs	r0, r4
 800da14:	3058      	adds	r0, #88	@ 0x58
 800da16:	f000 f9b1 	bl	800dd7c <__retarget_lock_init_recursive>
 800da1a:	bd10      	pop	{r4, pc}
 800da1c:	0800db95 	.word	0x0800db95
 800da20:	0800dbbd 	.word	0x0800dbbd
 800da24:	0800dbf5 	.word	0x0800dbf5
 800da28:	0800dc21 	.word	0x0800dc21
 800da2c:	20000eb8 	.word	0x20000eb8
 800da30:	20000f20 	.word	0x20000f20
 800da34:	20000f88 	.word	0x20000f88

0800da38 <stdio_exit_handler>:
 800da38:	b510      	push	{r4, lr}
 800da3a:	4a03      	ldr	r2, [pc, #12]	@ (800da48 <stdio_exit_handler+0x10>)
 800da3c:	4903      	ldr	r1, [pc, #12]	@ (800da4c <stdio_exit_handler+0x14>)
 800da3e:	4804      	ldr	r0, [pc, #16]	@ (800da50 <stdio_exit_handler+0x18>)
 800da40:	f000 f86c 	bl	800db1c <_fwalk_sglue>
 800da44:	bd10      	pop	{r4, pc}
 800da46:	46c0      	nop			@ (mov r8, r8)
 800da48:	200001a4 	.word	0x200001a4
 800da4c:	0800f81d 	.word	0x0800f81d
 800da50:	20000320 	.word	0x20000320

0800da54 <cleanup_stdio>:
 800da54:	6841      	ldr	r1, [r0, #4]
 800da56:	4b0b      	ldr	r3, [pc, #44]	@ (800da84 <cleanup_stdio+0x30>)
 800da58:	b510      	push	{r4, lr}
 800da5a:	0004      	movs	r4, r0
 800da5c:	4299      	cmp	r1, r3
 800da5e:	d001      	beq.n	800da64 <cleanup_stdio+0x10>
 800da60:	f001 fedc 	bl	800f81c <_fflush_r>
 800da64:	68a1      	ldr	r1, [r4, #8]
 800da66:	4b08      	ldr	r3, [pc, #32]	@ (800da88 <cleanup_stdio+0x34>)
 800da68:	4299      	cmp	r1, r3
 800da6a:	d002      	beq.n	800da72 <cleanup_stdio+0x1e>
 800da6c:	0020      	movs	r0, r4
 800da6e:	f001 fed5 	bl	800f81c <_fflush_r>
 800da72:	68e1      	ldr	r1, [r4, #12]
 800da74:	4b05      	ldr	r3, [pc, #20]	@ (800da8c <cleanup_stdio+0x38>)
 800da76:	4299      	cmp	r1, r3
 800da78:	d002      	beq.n	800da80 <cleanup_stdio+0x2c>
 800da7a:	0020      	movs	r0, r4
 800da7c:	f001 fece 	bl	800f81c <_fflush_r>
 800da80:	bd10      	pop	{r4, pc}
 800da82:	46c0      	nop			@ (mov r8, r8)
 800da84:	20000eb8 	.word	0x20000eb8
 800da88:	20000f20 	.word	0x20000f20
 800da8c:	20000f88 	.word	0x20000f88

0800da90 <global_stdio_init.part.0>:
 800da90:	b510      	push	{r4, lr}
 800da92:	4b09      	ldr	r3, [pc, #36]	@ (800dab8 <global_stdio_init.part.0+0x28>)
 800da94:	4a09      	ldr	r2, [pc, #36]	@ (800dabc <global_stdio_init.part.0+0x2c>)
 800da96:	2104      	movs	r1, #4
 800da98:	601a      	str	r2, [r3, #0]
 800da9a:	4809      	ldr	r0, [pc, #36]	@ (800dac0 <global_stdio_init.part.0+0x30>)
 800da9c:	2200      	movs	r2, #0
 800da9e:	f7ff ff95 	bl	800d9cc <std>
 800daa2:	2201      	movs	r2, #1
 800daa4:	2109      	movs	r1, #9
 800daa6:	4807      	ldr	r0, [pc, #28]	@ (800dac4 <global_stdio_init.part.0+0x34>)
 800daa8:	f7ff ff90 	bl	800d9cc <std>
 800daac:	2202      	movs	r2, #2
 800daae:	2112      	movs	r1, #18
 800dab0:	4805      	ldr	r0, [pc, #20]	@ (800dac8 <global_stdio_init.part.0+0x38>)
 800dab2:	f7ff ff8b 	bl	800d9cc <std>
 800dab6:	bd10      	pop	{r4, pc}
 800dab8:	20000ff0 	.word	0x20000ff0
 800dabc:	0800da39 	.word	0x0800da39
 800dac0:	20000eb8 	.word	0x20000eb8
 800dac4:	20000f20 	.word	0x20000f20
 800dac8:	20000f88 	.word	0x20000f88

0800dacc <__sfp_lock_acquire>:
 800dacc:	b510      	push	{r4, lr}
 800dace:	4802      	ldr	r0, [pc, #8]	@ (800dad8 <__sfp_lock_acquire+0xc>)
 800dad0:	f000 f955 	bl	800dd7e <__retarget_lock_acquire_recursive>
 800dad4:	bd10      	pop	{r4, pc}
 800dad6:	46c0      	nop			@ (mov r8, r8)
 800dad8:	20000ff9 	.word	0x20000ff9

0800dadc <__sfp_lock_release>:
 800dadc:	b510      	push	{r4, lr}
 800dade:	4802      	ldr	r0, [pc, #8]	@ (800dae8 <__sfp_lock_release+0xc>)
 800dae0:	f000 f94e 	bl	800dd80 <__retarget_lock_release_recursive>
 800dae4:	bd10      	pop	{r4, pc}
 800dae6:	46c0      	nop			@ (mov r8, r8)
 800dae8:	20000ff9 	.word	0x20000ff9

0800daec <__sinit>:
 800daec:	b510      	push	{r4, lr}
 800daee:	0004      	movs	r4, r0
 800daf0:	f7ff ffec 	bl	800dacc <__sfp_lock_acquire>
 800daf4:	6a23      	ldr	r3, [r4, #32]
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d002      	beq.n	800db00 <__sinit+0x14>
 800dafa:	f7ff ffef 	bl	800dadc <__sfp_lock_release>
 800dafe:	bd10      	pop	{r4, pc}
 800db00:	4b04      	ldr	r3, [pc, #16]	@ (800db14 <__sinit+0x28>)
 800db02:	6223      	str	r3, [r4, #32]
 800db04:	4b04      	ldr	r3, [pc, #16]	@ (800db18 <__sinit+0x2c>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d1f6      	bne.n	800dafa <__sinit+0xe>
 800db0c:	f7ff ffc0 	bl	800da90 <global_stdio_init.part.0>
 800db10:	e7f3      	b.n	800dafa <__sinit+0xe>
 800db12:	46c0      	nop			@ (mov r8, r8)
 800db14:	0800da55 	.word	0x0800da55
 800db18:	20000ff0 	.word	0x20000ff0

0800db1c <_fwalk_sglue>:
 800db1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db1e:	0014      	movs	r4, r2
 800db20:	2600      	movs	r6, #0
 800db22:	9000      	str	r0, [sp, #0]
 800db24:	9101      	str	r1, [sp, #4]
 800db26:	68a5      	ldr	r5, [r4, #8]
 800db28:	6867      	ldr	r7, [r4, #4]
 800db2a:	3f01      	subs	r7, #1
 800db2c:	d504      	bpl.n	800db38 <_fwalk_sglue+0x1c>
 800db2e:	6824      	ldr	r4, [r4, #0]
 800db30:	2c00      	cmp	r4, #0
 800db32:	d1f8      	bne.n	800db26 <_fwalk_sglue+0xa>
 800db34:	0030      	movs	r0, r6
 800db36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800db38:	89ab      	ldrh	r3, [r5, #12]
 800db3a:	2b01      	cmp	r3, #1
 800db3c:	d908      	bls.n	800db50 <_fwalk_sglue+0x34>
 800db3e:	220e      	movs	r2, #14
 800db40:	5eab      	ldrsh	r3, [r5, r2]
 800db42:	3301      	adds	r3, #1
 800db44:	d004      	beq.n	800db50 <_fwalk_sglue+0x34>
 800db46:	0029      	movs	r1, r5
 800db48:	9800      	ldr	r0, [sp, #0]
 800db4a:	9b01      	ldr	r3, [sp, #4]
 800db4c:	4798      	blx	r3
 800db4e:	4306      	orrs	r6, r0
 800db50:	3568      	adds	r5, #104	@ 0x68
 800db52:	e7ea      	b.n	800db2a <_fwalk_sglue+0xe>

0800db54 <siprintf>:
 800db54:	b40e      	push	{r1, r2, r3}
 800db56:	b500      	push	{lr}
 800db58:	490b      	ldr	r1, [pc, #44]	@ (800db88 <siprintf+0x34>)
 800db5a:	b09c      	sub	sp, #112	@ 0x70
 800db5c:	ab1d      	add	r3, sp, #116	@ 0x74
 800db5e:	9002      	str	r0, [sp, #8]
 800db60:	9006      	str	r0, [sp, #24]
 800db62:	9107      	str	r1, [sp, #28]
 800db64:	9104      	str	r1, [sp, #16]
 800db66:	4809      	ldr	r0, [pc, #36]	@ (800db8c <siprintf+0x38>)
 800db68:	4909      	ldr	r1, [pc, #36]	@ (800db90 <siprintf+0x3c>)
 800db6a:	cb04      	ldmia	r3!, {r2}
 800db6c:	9105      	str	r1, [sp, #20]
 800db6e:	6800      	ldr	r0, [r0, #0]
 800db70:	a902      	add	r1, sp, #8
 800db72:	9301      	str	r3, [sp, #4]
 800db74:	f001 fcce 	bl	800f514 <_svfiprintf_r>
 800db78:	2200      	movs	r2, #0
 800db7a:	9b02      	ldr	r3, [sp, #8]
 800db7c:	701a      	strb	r2, [r3, #0]
 800db7e:	b01c      	add	sp, #112	@ 0x70
 800db80:	bc08      	pop	{r3}
 800db82:	b003      	add	sp, #12
 800db84:	4718      	bx	r3
 800db86:	46c0      	nop			@ (mov r8, r8)
 800db88:	7fffffff 	.word	0x7fffffff
 800db8c:	2000031c 	.word	0x2000031c
 800db90:	ffff0208 	.word	0xffff0208

0800db94 <__sread>:
 800db94:	b570      	push	{r4, r5, r6, lr}
 800db96:	000c      	movs	r4, r1
 800db98:	250e      	movs	r5, #14
 800db9a:	5f49      	ldrsh	r1, [r1, r5]
 800db9c:	f000 f89c 	bl	800dcd8 <_read_r>
 800dba0:	2800      	cmp	r0, #0
 800dba2:	db03      	blt.n	800dbac <__sread+0x18>
 800dba4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800dba6:	181b      	adds	r3, r3, r0
 800dba8:	6563      	str	r3, [r4, #84]	@ 0x54
 800dbaa:	bd70      	pop	{r4, r5, r6, pc}
 800dbac:	89a3      	ldrh	r3, [r4, #12]
 800dbae:	4a02      	ldr	r2, [pc, #8]	@ (800dbb8 <__sread+0x24>)
 800dbb0:	4013      	ands	r3, r2
 800dbb2:	81a3      	strh	r3, [r4, #12]
 800dbb4:	e7f9      	b.n	800dbaa <__sread+0x16>
 800dbb6:	46c0      	nop			@ (mov r8, r8)
 800dbb8:	ffffefff 	.word	0xffffefff

0800dbbc <__swrite>:
 800dbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbbe:	001f      	movs	r7, r3
 800dbc0:	898b      	ldrh	r3, [r1, #12]
 800dbc2:	0005      	movs	r5, r0
 800dbc4:	000c      	movs	r4, r1
 800dbc6:	0016      	movs	r6, r2
 800dbc8:	05db      	lsls	r3, r3, #23
 800dbca:	d505      	bpl.n	800dbd8 <__swrite+0x1c>
 800dbcc:	230e      	movs	r3, #14
 800dbce:	5ec9      	ldrsh	r1, [r1, r3]
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	2302      	movs	r3, #2
 800dbd4:	f000 f86c 	bl	800dcb0 <_lseek_r>
 800dbd8:	89a3      	ldrh	r3, [r4, #12]
 800dbda:	4a05      	ldr	r2, [pc, #20]	@ (800dbf0 <__swrite+0x34>)
 800dbdc:	0028      	movs	r0, r5
 800dbde:	4013      	ands	r3, r2
 800dbe0:	81a3      	strh	r3, [r4, #12]
 800dbe2:	0032      	movs	r2, r6
 800dbe4:	230e      	movs	r3, #14
 800dbe6:	5ee1      	ldrsh	r1, [r4, r3]
 800dbe8:	003b      	movs	r3, r7
 800dbea:	f000 f889 	bl	800dd00 <_write_r>
 800dbee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbf0:	ffffefff 	.word	0xffffefff

0800dbf4 <__sseek>:
 800dbf4:	b570      	push	{r4, r5, r6, lr}
 800dbf6:	000c      	movs	r4, r1
 800dbf8:	250e      	movs	r5, #14
 800dbfa:	5f49      	ldrsh	r1, [r1, r5]
 800dbfc:	f000 f858 	bl	800dcb0 <_lseek_r>
 800dc00:	89a3      	ldrh	r3, [r4, #12]
 800dc02:	1c42      	adds	r2, r0, #1
 800dc04:	d103      	bne.n	800dc0e <__sseek+0x1a>
 800dc06:	4a05      	ldr	r2, [pc, #20]	@ (800dc1c <__sseek+0x28>)
 800dc08:	4013      	ands	r3, r2
 800dc0a:	81a3      	strh	r3, [r4, #12]
 800dc0c:	bd70      	pop	{r4, r5, r6, pc}
 800dc0e:	2280      	movs	r2, #128	@ 0x80
 800dc10:	0152      	lsls	r2, r2, #5
 800dc12:	4313      	orrs	r3, r2
 800dc14:	81a3      	strh	r3, [r4, #12]
 800dc16:	6560      	str	r0, [r4, #84]	@ 0x54
 800dc18:	e7f8      	b.n	800dc0c <__sseek+0x18>
 800dc1a:	46c0      	nop			@ (mov r8, r8)
 800dc1c:	ffffefff 	.word	0xffffefff

0800dc20 <__sclose>:
 800dc20:	b510      	push	{r4, lr}
 800dc22:	230e      	movs	r3, #14
 800dc24:	5ec9      	ldrsh	r1, [r1, r3]
 800dc26:	f000 f831 	bl	800dc8c <_close_r>
 800dc2a:	bd10      	pop	{r4, pc}

0800dc2c <memset>:
 800dc2c:	0003      	movs	r3, r0
 800dc2e:	1882      	adds	r2, r0, r2
 800dc30:	4293      	cmp	r3, r2
 800dc32:	d100      	bne.n	800dc36 <memset+0xa>
 800dc34:	4770      	bx	lr
 800dc36:	7019      	strb	r1, [r3, #0]
 800dc38:	3301      	adds	r3, #1
 800dc3a:	e7f9      	b.n	800dc30 <memset+0x4>

0800dc3c <strchr>:
 800dc3c:	b2c9      	uxtb	r1, r1
 800dc3e:	7803      	ldrb	r3, [r0, #0]
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d004      	beq.n	800dc4e <strchr+0x12>
 800dc44:	428b      	cmp	r3, r1
 800dc46:	d100      	bne.n	800dc4a <strchr+0xe>
 800dc48:	4770      	bx	lr
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	e7f7      	b.n	800dc3e <strchr+0x2>
 800dc4e:	424b      	negs	r3, r1
 800dc50:	4159      	adcs	r1, r3
 800dc52:	4249      	negs	r1, r1
 800dc54:	4008      	ands	r0, r1
 800dc56:	e7f7      	b.n	800dc48 <strchr+0xc>

0800dc58 <strstr>:
 800dc58:	780a      	ldrb	r2, [r1, #0]
 800dc5a:	b530      	push	{r4, r5, lr}
 800dc5c:	2a00      	cmp	r2, #0
 800dc5e:	d10c      	bne.n	800dc7a <strstr+0x22>
 800dc60:	bd30      	pop	{r4, r5, pc}
 800dc62:	429a      	cmp	r2, r3
 800dc64:	d108      	bne.n	800dc78 <strstr+0x20>
 800dc66:	2301      	movs	r3, #1
 800dc68:	5ccc      	ldrb	r4, [r1, r3]
 800dc6a:	2c00      	cmp	r4, #0
 800dc6c:	d0f8      	beq.n	800dc60 <strstr+0x8>
 800dc6e:	5cc5      	ldrb	r5, [r0, r3]
 800dc70:	42a5      	cmp	r5, r4
 800dc72:	d101      	bne.n	800dc78 <strstr+0x20>
 800dc74:	3301      	adds	r3, #1
 800dc76:	e7f7      	b.n	800dc68 <strstr+0x10>
 800dc78:	3001      	adds	r0, #1
 800dc7a:	7803      	ldrb	r3, [r0, #0]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d1f0      	bne.n	800dc62 <strstr+0xa>
 800dc80:	0018      	movs	r0, r3
 800dc82:	e7ed      	b.n	800dc60 <strstr+0x8>

0800dc84 <_localeconv_r>:
 800dc84:	4800      	ldr	r0, [pc, #0]	@ (800dc88 <_localeconv_r+0x4>)
 800dc86:	4770      	bx	lr
 800dc88:	200002a0 	.word	0x200002a0

0800dc8c <_close_r>:
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	b570      	push	{r4, r5, r6, lr}
 800dc90:	4d06      	ldr	r5, [pc, #24]	@ (800dcac <_close_r+0x20>)
 800dc92:	0004      	movs	r4, r0
 800dc94:	0008      	movs	r0, r1
 800dc96:	602b      	str	r3, [r5, #0]
 800dc98:	f7f8 fcea 	bl	8006670 <_close>
 800dc9c:	1c43      	adds	r3, r0, #1
 800dc9e:	d103      	bne.n	800dca8 <_close_r+0x1c>
 800dca0:	682b      	ldr	r3, [r5, #0]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d000      	beq.n	800dca8 <_close_r+0x1c>
 800dca6:	6023      	str	r3, [r4, #0]
 800dca8:	bd70      	pop	{r4, r5, r6, pc}
 800dcaa:	46c0      	nop			@ (mov r8, r8)
 800dcac:	20000ff4 	.word	0x20000ff4

0800dcb0 <_lseek_r>:
 800dcb0:	b570      	push	{r4, r5, r6, lr}
 800dcb2:	0004      	movs	r4, r0
 800dcb4:	0008      	movs	r0, r1
 800dcb6:	0011      	movs	r1, r2
 800dcb8:	001a      	movs	r2, r3
 800dcba:	2300      	movs	r3, #0
 800dcbc:	4d05      	ldr	r5, [pc, #20]	@ (800dcd4 <_lseek_r+0x24>)
 800dcbe:	602b      	str	r3, [r5, #0]
 800dcc0:	f7f8 fcf7 	bl	80066b2 <_lseek>
 800dcc4:	1c43      	adds	r3, r0, #1
 800dcc6:	d103      	bne.n	800dcd0 <_lseek_r+0x20>
 800dcc8:	682b      	ldr	r3, [r5, #0]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d000      	beq.n	800dcd0 <_lseek_r+0x20>
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	bd70      	pop	{r4, r5, r6, pc}
 800dcd2:	46c0      	nop			@ (mov r8, r8)
 800dcd4:	20000ff4 	.word	0x20000ff4

0800dcd8 <_read_r>:
 800dcd8:	b570      	push	{r4, r5, r6, lr}
 800dcda:	0004      	movs	r4, r0
 800dcdc:	0008      	movs	r0, r1
 800dcde:	0011      	movs	r1, r2
 800dce0:	001a      	movs	r2, r3
 800dce2:	2300      	movs	r3, #0
 800dce4:	4d05      	ldr	r5, [pc, #20]	@ (800dcfc <_read_r+0x24>)
 800dce6:	602b      	str	r3, [r5, #0]
 800dce8:	f7f8 fc89 	bl	80065fe <_read>
 800dcec:	1c43      	adds	r3, r0, #1
 800dcee:	d103      	bne.n	800dcf8 <_read_r+0x20>
 800dcf0:	682b      	ldr	r3, [r5, #0]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d000      	beq.n	800dcf8 <_read_r+0x20>
 800dcf6:	6023      	str	r3, [r4, #0]
 800dcf8:	bd70      	pop	{r4, r5, r6, pc}
 800dcfa:	46c0      	nop			@ (mov r8, r8)
 800dcfc:	20000ff4 	.word	0x20000ff4

0800dd00 <_write_r>:
 800dd00:	b570      	push	{r4, r5, r6, lr}
 800dd02:	0004      	movs	r4, r0
 800dd04:	0008      	movs	r0, r1
 800dd06:	0011      	movs	r1, r2
 800dd08:	001a      	movs	r2, r3
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	4d05      	ldr	r5, [pc, #20]	@ (800dd24 <_write_r+0x24>)
 800dd0e:	602b      	str	r3, [r5, #0]
 800dd10:	f7f8 fc92 	bl	8006638 <_write>
 800dd14:	1c43      	adds	r3, r0, #1
 800dd16:	d103      	bne.n	800dd20 <_write_r+0x20>
 800dd18:	682b      	ldr	r3, [r5, #0]
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	d000      	beq.n	800dd20 <_write_r+0x20>
 800dd1e:	6023      	str	r3, [r4, #0]
 800dd20:	bd70      	pop	{r4, r5, r6, pc}
 800dd22:	46c0      	nop			@ (mov r8, r8)
 800dd24:	20000ff4 	.word	0x20000ff4

0800dd28 <__errno>:
 800dd28:	4b01      	ldr	r3, [pc, #4]	@ (800dd30 <__errno+0x8>)
 800dd2a:	6818      	ldr	r0, [r3, #0]
 800dd2c:	4770      	bx	lr
 800dd2e:	46c0      	nop			@ (mov r8, r8)
 800dd30:	2000031c 	.word	0x2000031c

0800dd34 <__libc_init_array>:
 800dd34:	b570      	push	{r4, r5, r6, lr}
 800dd36:	2600      	movs	r6, #0
 800dd38:	4c0c      	ldr	r4, [pc, #48]	@ (800dd6c <__libc_init_array+0x38>)
 800dd3a:	4d0d      	ldr	r5, [pc, #52]	@ (800dd70 <__libc_init_array+0x3c>)
 800dd3c:	1b64      	subs	r4, r4, r5
 800dd3e:	10a4      	asrs	r4, r4, #2
 800dd40:	42a6      	cmp	r6, r4
 800dd42:	d109      	bne.n	800dd58 <__libc_init_array+0x24>
 800dd44:	2600      	movs	r6, #0
 800dd46:	f002 f90f 	bl	800ff68 <_init>
 800dd4a:	4c0a      	ldr	r4, [pc, #40]	@ (800dd74 <__libc_init_array+0x40>)
 800dd4c:	4d0a      	ldr	r5, [pc, #40]	@ (800dd78 <__libc_init_array+0x44>)
 800dd4e:	1b64      	subs	r4, r4, r5
 800dd50:	10a4      	asrs	r4, r4, #2
 800dd52:	42a6      	cmp	r6, r4
 800dd54:	d105      	bne.n	800dd62 <__libc_init_array+0x2e>
 800dd56:	bd70      	pop	{r4, r5, r6, pc}
 800dd58:	00b3      	lsls	r3, r6, #2
 800dd5a:	58eb      	ldr	r3, [r5, r3]
 800dd5c:	4798      	blx	r3
 800dd5e:	3601      	adds	r6, #1
 800dd60:	e7ee      	b.n	800dd40 <__libc_init_array+0xc>
 800dd62:	00b3      	lsls	r3, r6, #2
 800dd64:	58eb      	ldr	r3, [r5, r3]
 800dd66:	4798      	blx	r3
 800dd68:	3601      	adds	r6, #1
 800dd6a:	e7f2      	b.n	800dd52 <__libc_init_array+0x1e>
 800dd6c:	08010ad0 	.word	0x08010ad0
 800dd70:	08010ad0 	.word	0x08010ad0
 800dd74:	08010ad4 	.word	0x08010ad4
 800dd78:	08010ad0 	.word	0x08010ad0

0800dd7c <__retarget_lock_init_recursive>:
 800dd7c:	4770      	bx	lr

0800dd7e <__retarget_lock_acquire_recursive>:
 800dd7e:	4770      	bx	lr

0800dd80 <__retarget_lock_release_recursive>:
 800dd80:	4770      	bx	lr

0800dd82 <strcpy>:
 800dd82:	0003      	movs	r3, r0
 800dd84:	780a      	ldrb	r2, [r1, #0]
 800dd86:	3101      	adds	r1, #1
 800dd88:	701a      	strb	r2, [r3, #0]
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	2a00      	cmp	r2, #0
 800dd8e:	d1f9      	bne.n	800dd84 <strcpy+0x2>
 800dd90:	4770      	bx	lr

0800dd92 <memchr>:
 800dd92:	b2c9      	uxtb	r1, r1
 800dd94:	1882      	adds	r2, r0, r2
 800dd96:	4290      	cmp	r0, r2
 800dd98:	d101      	bne.n	800dd9e <memchr+0xc>
 800dd9a:	2000      	movs	r0, #0
 800dd9c:	4770      	bx	lr
 800dd9e:	7803      	ldrb	r3, [r0, #0]
 800dda0:	428b      	cmp	r3, r1
 800dda2:	d0fb      	beq.n	800dd9c <memchr+0xa>
 800dda4:	3001      	adds	r0, #1
 800dda6:	e7f6      	b.n	800dd96 <memchr+0x4>

0800dda8 <memcpy>:
 800dda8:	2300      	movs	r3, #0
 800ddaa:	b510      	push	{r4, lr}
 800ddac:	429a      	cmp	r2, r3
 800ddae:	d100      	bne.n	800ddb2 <memcpy+0xa>
 800ddb0:	bd10      	pop	{r4, pc}
 800ddb2:	5ccc      	ldrb	r4, [r1, r3]
 800ddb4:	54c4      	strb	r4, [r0, r3]
 800ddb6:	3301      	adds	r3, #1
 800ddb8:	e7f8      	b.n	800ddac <memcpy+0x4>

0800ddba <quorem>:
 800ddba:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ddbc:	6902      	ldr	r2, [r0, #16]
 800ddbe:	690f      	ldr	r7, [r1, #16]
 800ddc0:	b087      	sub	sp, #28
 800ddc2:	0006      	movs	r6, r0
 800ddc4:	000b      	movs	r3, r1
 800ddc6:	2000      	movs	r0, #0
 800ddc8:	9102      	str	r1, [sp, #8]
 800ddca:	42ba      	cmp	r2, r7
 800ddcc:	db6d      	blt.n	800deaa <quorem+0xf0>
 800ddce:	3f01      	subs	r7, #1
 800ddd0:	00bc      	lsls	r4, r7, #2
 800ddd2:	3314      	adds	r3, #20
 800ddd4:	9305      	str	r3, [sp, #20]
 800ddd6:	191b      	adds	r3, r3, r4
 800ddd8:	9303      	str	r3, [sp, #12]
 800ddda:	0033      	movs	r3, r6
 800dddc:	3314      	adds	r3, #20
 800ddde:	191c      	adds	r4, r3, r4
 800dde0:	9301      	str	r3, [sp, #4]
 800dde2:	6823      	ldr	r3, [r4, #0]
 800dde4:	9304      	str	r3, [sp, #16]
 800dde6:	9b03      	ldr	r3, [sp, #12]
 800dde8:	9804      	ldr	r0, [sp, #16]
 800ddea:	681d      	ldr	r5, [r3, #0]
 800ddec:	3501      	adds	r5, #1
 800ddee:	0029      	movs	r1, r5
 800ddf0:	f7f2 f9a4 	bl	800013c <__udivsi3>
 800ddf4:	9b04      	ldr	r3, [sp, #16]
 800ddf6:	9000      	str	r0, [sp, #0]
 800ddf8:	42ab      	cmp	r3, r5
 800ddfa:	d32b      	bcc.n	800de54 <quorem+0x9a>
 800ddfc:	9b05      	ldr	r3, [sp, #20]
 800ddfe:	9d01      	ldr	r5, [sp, #4]
 800de00:	469c      	mov	ip, r3
 800de02:	2300      	movs	r3, #0
 800de04:	9305      	str	r3, [sp, #20]
 800de06:	9304      	str	r3, [sp, #16]
 800de08:	4662      	mov	r2, ip
 800de0a:	ca08      	ldmia	r2!, {r3}
 800de0c:	6828      	ldr	r0, [r5, #0]
 800de0e:	4694      	mov	ip, r2
 800de10:	9a00      	ldr	r2, [sp, #0]
 800de12:	b299      	uxth	r1, r3
 800de14:	4351      	muls	r1, r2
 800de16:	9a05      	ldr	r2, [sp, #20]
 800de18:	0c1b      	lsrs	r3, r3, #16
 800de1a:	1889      	adds	r1, r1, r2
 800de1c:	9a00      	ldr	r2, [sp, #0]
 800de1e:	4353      	muls	r3, r2
 800de20:	0c0a      	lsrs	r2, r1, #16
 800de22:	189b      	adds	r3, r3, r2
 800de24:	0c1a      	lsrs	r2, r3, #16
 800de26:	b289      	uxth	r1, r1
 800de28:	9205      	str	r2, [sp, #20]
 800de2a:	b282      	uxth	r2, r0
 800de2c:	1a52      	subs	r2, r2, r1
 800de2e:	9904      	ldr	r1, [sp, #16]
 800de30:	0c00      	lsrs	r0, r0, #16
 800de32:	1852      	adds	r2, r2, r1
 800de34:	b29b      	uxth	r3, r3
 800de36:	1411      	asrs	r1, r2, #16
 800de38:	1ac3      	subs	r3, r0, r3
 800de3a:	185b      	adds	r3, r3, r1
 800de3c:	1419      	asrs	r1, r3, #16
 800de3e:	b292      	uxth	r2, r2
 800de40:	041b      	lsls	r3, r3, #16
 800de42:	431a      	orrs	r2, r3
 800de44:	9b03      	ldr	r3, [sp, #12]
 800de46:	9104      	str	r1, [sp, #16]
 800de48:	c504      	stmia	r5!, {r2}
 800de4a:	4563      	cmp	r3, ip
 800de4c:	d2dc      	bcs.n	800de08 <quorem+0x4e>
 800de4e:	6823      	ldr	r3, [r4, #0]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d030      	beq.n	800deb6 <quorem+0xfc>
 800de54:	0030      	movs	r0, r6
 800de56:	9902      	ldr	r1, [sp, #8]
 800de58:	f001 f9d8 	bl	800f20c <__mcmp>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	db23      	blt.n	800dea8 <quorem+0xee>
 800de60:	0034      	movs	r4, r6
 800de62:	2500      	movs	r5, #0
 800de64:	9902      	ldr	r1, [sp, #8]
 800de66:	3414      	adds	r4, #20
 800de68:	3114      	adds	r1, #20
 800de6a:	6823      	ldr	r3, [r4, #0]
 800de6c:	c901      	ldmia	r1!, {r0}
 800de6e:	9302      	str	r3, [sp, #8]
 800de70:	466b      	mov	r3, sp
 800de72:	891b      	ldrh	r3, [r3, #8]
 800de74:	b282      	uxth	r2, r0
 800de76:	1a9a      	subs	r2, r3, r2
 800de78:	9b02      	ldr	r3, [sp, #8]
 800de7a:	1952      	adds	r2, r2, r5
 800de7c:	0c00      	lsrs	r0, r0, #16
 800de7e:	0c1b      	lsrs	r3, r3, #16
 800de80:	1a1b      	subs	r3, r3, r0
 800de82:	1410      	asrs	r0, r2, #16
 800de84:	181b      	adds	r3, r3, r0
 800de86:	141d      	asrs	r5, r3, #16
 800de88:	b292      	uxth	r2, r2
 800de8a:	041b      	lsls	r3, r3, #16
 800de8c:	431a      	orrs	r2, r3
 800de8e:	9b03      	ldr	r3, [sp, #12]
 800de90:	c404      	stmia	r4!, {r2}
 800de92:	428b      	cmp	r3, r1
 800de94:	d2e9      	bcs.n	800de6a <quorem+0xb0>
 800de96:	9a01      	ldr	r2, [sp, #4]
 800de98:	00bb      	lsls	r3, r7, #2
 800de9a:	18d3      	adds	r3, r2, r3
 800de9c:	681a      	ldr	r2, [r3, #0]
 800de9e:	2a00      	cmp	r2, #0
 800dea0:	d013      	beq.n	800deca <quorem+0x110>
 800dea2:	9b00      	ldr	r3, [sp, #0]
 800dea4:	3301      	adds	r3, #1
 800dea6:	9300      	str	r3, [sp, #0]
 800dea8:	9800      	ldr	r0, [sp, #0]
 800deaa:	b007      	add	sp, #28
 800deac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800deae:	6823      	ldr	r3, [r4, #0]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d104      	bne.n	800debe <quorem+0x104>
 800deb4:	3f01      	subs	r7, #1
 800deb6:	9b01      	ldr	r3, [sp, #4]
 800deb8:	3c04      	subs	r4, #4
 800deba:	42a3      	cmp	r3, r4
 800debc:	d3f7      	bcc.n	800deae <quorem+0xf4>
 800debe:	6137      	str	r7, [r6, #16]
 800dec0:	e7c8      	b.n	800de54 <quorem+0x9a>
 800dec2:	681a      	ldr	r2, [r3, #0]
 800dec4:	2a00      	cmp	r2, #0
 800dec6:	d104      	bne.n	800ded2 <quorem+0x118>
 800dec8:	3f01      	subs	r7, #1
 800deca:	9a01      	ldr	r2, [sp, #4]
 800decc:	3b04      	subs	r3, #4
 800dece:	429a      	cmp	r2, r3
 800ded0:	d3f7      	bcc.n	800dec2 <quorem+0x108>
 800ded2:	6137      	str	r7, [r6, #16]
 800ded4:	e7e5      	b.n	800dea2 <quorem+0xe8>
	...

0800ded8 <_dtoa_r>:
 800ded8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800deda:	0014      	movs	r4, r2
 800dedc:	001d      	movs	r5, r3
 800dede:	69c6      	ldr	r6, [r0, #28]
 800dee0:	b09d      	sub	sp, #116	@ 0x74
 800dee2:	940a      	str	r4, [sp, #40]	@ 0x28
 800dee4:	950b      	str	r5, [sp, #44]	@ 0x2c
 800dee6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800dee8:	9003      	str	r0, [sp, #12]
 800deea:	2e00      	cmp	r6, #0
 800deec:	d10f      	bne.n	800df0e <_dtoa_r+0x36>
 800deee:	2010      	movs	r0, #16
 800def0:	f000 fe30 	bl	800eb54 <malloc>
 800def4:	9b03      	ldr	r3, [sp, #12]
 800def6:	1e02      	subs	r2, r0, #0
 800def8:	61d8      	str	r0, [r3, #28]
 800defa:	d104      	bne.n	800df06 <_dtoa_r+0x2e>
 800defc:	21ef      	movs	r1, #239	@ 0xef
 800defe:	4bc7      	ldr	r3, [pc, #796]	@ (800e21c <_dtoa_r+0x344>)
 800df00:	48c7      	ldr	r0, [pc, #796]	@ (800e220 <_dtoa_r+0x348>)
 800df02:	f001 fcdb 	bl	800f8bc <__assert_func>
 800df06:	6046      	str	r6, [r0, #4]
 800df08:	6086      	str	r6, [r0, #8]
 800df0a:	6006      	str	r6, [r0, #0]
 800df0c:	60c6      	str	r6, [r0, #12]
 800df0e:	9b03      	ldr	r3, [sp, #12]
 800df10:	69db      	ldr	r3, [r3, #28]
 800df12:	6819      	ldr	r1, [r3, #0]
 800df14:	2900      	cmp	r1, #0
 800df16:	d00b      	beq.n	800df30 <_dtoa_r+0x58>
 800df18:	685a      	ldr	r2, [r3, #4]
 800df1a:	2301      	movs	r3, #1
 800df1c:	4093      	lsls	r3, r2
 800df1e:	604a      	str	r2, [r1, #4]
 800df20:	608b      	str	r3, [r1, #8]
 800df22:	9803      	ldr	r0, [sp, #12]
 800df24:	f000 ff28 	bl	800ed78 <_Bfree>
 800df28:	2200      	movs	r2, #0
 800df2a:	9b03      	ldr	r3, [sp, #12]
 800df2c:	69db      	ldr	r3, [r3, #28]
 800df2e:	601a      	str	r2, [r3, #0]
 800df30:	2d00      	cmp	r5, #0
 800df32:	da1e      	bge.n	800df72 <_dtoa_r+0x9a>
 800df34:	2301      	movs	r3, #1
 800df36:	603b      	str	r3, [r7, #0]
 800df38:	006b      	lsls	r3, r5, #1
 800df3a:	085b      	lsrs	r3, r3, #1
 800df3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800df3e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800df40:	4bb8      	ldr	r3, [pc, #736]	@ (800e224 <_dtoa_r+0x34c>)
 800df42:	4ab8      	ldr	r2, [pc, #736]	@ (800e224 <_dtoa_r+0x34c>)
 800df44:	403b      	ands	r3, r7
 800df46:	4293      	cmp	r3, r2
 800df48:	d116      	bne.n	800df78 <_dtoa_r+0xa0>
 800df4a:	4bb7      	ldr	r3, [pc, #732]	@ (800e228 <_dtoa_r+0x350>)
 800df4c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800df4e:	6013      	str	r3, [r2, #0]
 800df50:	033b      	lsls	r3, r7, #12
 800df52:	0b1b      	lsrs	r3, r3, #12
 800df54:	4323      	orrs	r3, r4
 800df56:	d101      	bne.n	800df5c <_dtoa_r+0x84>
 800df58:	f000 fd83 	bl	800ea62 <_dtoa_r+0xb8a>
 800df5c:	4bb3      	ldr	r3, [pc, #716]	@ (800e22c <_dtoa_r+0x354>)
 800df5e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800df60:	9308      	str	r3, [sp, #32]
 800df62:	2a00      	cmp	r2, #0
 800df64:	d002      	beq.n	800df6c <_dtoa_r+0x94>
 800df66:	4bb2      	ldr	r3, [pc, #712]	@ (800e230 <_dtoa_r+0x358>)
 800df68:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800df6a:	6013      	str	r3, [r2, #0]
 800df6c:	9808      	ldr	r0, [sp, #32]
 800df6e:	b01d      	add	sp, #116	@ 0x74
 800df70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df72:	2300      	movs	r3, #0
 800df74:	603b      	str	r3, [r7, #0]
 800df76:	e7e2      	b.n	800df3e <_dtoa_r+0x66>
 800df78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800df7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800df7c:	9212      	str	r2, [sp, #72]	@ 0x48
 800df7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800df80:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800df82:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800df84:	2200      	movs	r2, #0
 800df86:	2300      	movs	r3, #0
 800df88:	f7f2 fa5e 	bl	8000448 <__aeabi_dcmpeq>
 800df8c:	1e06      	subs	r6, r0, #0
 800df8e:	d00b      	beq.n	800dfa8 <_dtoa_r+0xd0>
 800df90:	2301      	movs	r3, #1
 800df92:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800df94:	6013      	str	r3, [r2, #0]
 800df96:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d002      	beq.n	800dfa2 <_dtoa_r+0xca>
 800df9c:	4ba5      	ldr	r3, [pc, #660]	@ (800e234 <_dtoa_r+0x35c>)
 800df9e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800dfa0:	6013      	str	r3, [r2, #0]
 800dfa2:	4ba5      	ldr	r3, [pc, #660]	@ (800e238 <_dtoa_r+0x360>)
 800dfa4:	9308      	str	r3, [sp, #32]
 800dfa6:	e7e1      	b.n	800df6c <_dtoa_r+0x94>
 800dfa8:	ab1a      	add	r3, sp, #104	@ 0x68
 800dfaa:	9301      	str	r3, [sp, #4]
 800dfac:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dfae:	9300      	str	r3, [sp, #0]
 800dfb0:	9803      	ldr	r0, [sp, #12]
 800dfb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dfb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dfb6:	f001 f9df 	bl	800f378 <__d2b>
 800dfba:	007a      	lsls	r2, r7, #1
 800dfbc:	9005      	str	r0, [sp, #20]
 800dfbe:	0d52      	lsrs	r2, r2, #21
 800dfc0:	d100      	bne.n	800dfc4 <_dtoa_r+0xec>
 800dfc2:	e07b      	b.n	800e0bc <_dtoa_r+0x1e4>
 800dfc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800dfc6:	9618      	str	r6, [sp, #96]	@ 0x60
 800dfc8:	0319      	lsls	r1, r3, #12
 800dfca:	4b9c      	ldr	r3, [pc, #624]	@ (800e23c <_dtoa_r+0x364>)
 800dfcc:	0b09      	lsrs	r1, r1, #12
 800dfce:	430b      	orrs	r3, r1
 800dfd0:	499b      	ldr	r1, [pc, #620]	@ (800e240 <_dtoa_r+0x368>)
 800dfd2:	1857      	adds	r7, r2, r1
 800dfd4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800dfd6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800dfd8:	0019      	movs	r1, r3
 800dfda:	2200      	movs	r2, #0
 800dfdc:	4b99      	ldr	r3, [pc, #612]	@ (800e244 <_dtoa_r+0x36c>)
 800dfde:	f7f3 fdbd 	bl	8001b5c <__aeabi_dsub>
 800dfe2:	4a99      	ldr	r2, [pc, #612]	@ (800e248 <_dtoa_r+0x370>)
 800dfe4:	4b99      	ldr	r3, [pc, #612]	@ (800e24c <_dtoa_r+0x374>)
 800dfe6:	f7f3 faf1 	bl	80015cc <__aeabi_dmul>
 800dfea:	4a99      	ldr	r2, [pc, #612]	@ (800e250 <_dtoa_r+0x378>)
 800dfec:	4b99      	ldr	r3, [pc, #612]	@ (800e254 <_dtoa_r+0x37c>)
 800dfee:	f7f2 fb45 	bl	800067c <__aeabi_dadd>
 800dff2:	0004      	movs	r4, r0
 800dff4:	0038      	movs	r0, r7
 800dff6:	000d      	movs	r5, r1
 800dff8:	f7f4 f9aa 	bl	8002350 <__aeabi_i2d>
 800dffc:	4a96      	ldr	r2, [pc, #600]	@ (800e258 <_dtoa_r+0x380>)
 800dffe:	4b97      	ldr	r3, [pc, #604]	@ (800e25c <_dtoa_r+0x384>)
 800e000:	f7f3 fae4 	bl	80015cc <__aeabi_dmul>
 800e004:	0002      	movs	r2, r0
 800e006:	000b      	movs	r3, r1
 800e008:	0020      	movs	r0, r4
 800e00a:	0029      	movs	r1, r5
 800e00c:	f7f2 fb36 	bl	800067c <__aeabi_dadd>
 800e010:	0004      	movs	r4, r0
 800e012:	000d      	movs	r5, r1
 800e014:	f7f4 f960 	bl	80022d8 <__aeabi_d2iz>
 800e018:	2200      	movs	r2, #0
 800e01a:	9004      	str	r0, [sp, #16]
 800e01c:	2300      	movs	r3, #0
 800e01e:	0020      	movs	r0, r4
 800e020:	0029      	movs	r1, r5
 800e022:	f7f2 fa17 	bl	8000454 <__aeabi_dcmplt>
 800e026:	2800      	cmp	r0, #0
 800e028:	d00b      	beq.n	800e042 <_dtoa_r+0x16a>
 800e02a:	9804      	ldr	r0, [sp, #16]
 800e02c:	f7f4 f990 	bl	8002350 <__aeabi_i2d>
 800e030:	002b      	movs	r3, r5
 800e032:	0022      	movs	r2, r4
 800e034:	f7f2 fa08 	bl	8000448 <__aeabi_dcmpeq>
 800e038:	4243      	negs	r3, r0
 800e03a:	4158      	adcs	r0, r3
 800e03c:	9b04      	ldr	r3, [sp, #16]
 800e03e:	1a1b      	subs	r3, r3, r0
 800e040:	9304      	str	r3, [sp, #16]
 800e042:	2301      	movs	r3, #1
 800e044:	9315      	str	r3, [sp, #84]	@ 0x54
 800e046:	9b04      	ldr	r3, [sp, #16]
 800e048:	2b16      	cmp	r3, #22
 800e04a:	d810      	bhi.n	800e06e <_dtoa_r+0x196>
 800e04c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e04e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e050:	9a04      	ldr	r2, [sp, #16]
 800e052:	4b83      	ldr	r3, [pc, #524]	@ (800e260 <_dtoa_r+0x388>)
 800e054:	00d2      	lsls	r2, r2, #3
 800e056:	189b      	adds	r3, r3, r2
 800e058:	681a      	ldr	r2, [r3, #0]
 800e05a:	685b      	ldr	r3, [r3, #4]
 800e05c:	f7f2 f9fa 	bl	8000454 <__aeabi_dcmplt>
 800e060:	2800      	cmp	r0, #0
 800e062:	d047      	beq.n	800e0f4 <_dtoa_r+0x21c>
 800e064:	9b04      	ldr	r3, [sp, #16]
 800e066:	3b01      	subs	r3, #1
 800e068:	9304      	str	r3, [sp, #16]
 800e06a:	2300      	movs	r3, #0
 800e06c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e06e:	2200      	movs	r2, #0
 800e070:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800e072:	9206      	str	r2, [sp, #24]
 800e074:	1bdb      	subs	r3, r3, r7
 800e076:	1e5a      	subs	r2, r3, #1
 800e078:	d53e      	bpl.n	800e0f8 <_dtoa_r+0x220>
 800e07a:	2201      	movs	r2, #1
 800e07c:	1ad3      	subs	r3, r2, r3
 800e07e:	9306      	str	r3, [sp, #24]
 800e080:	2300      	movs	r3, #0
 800e082:	930d      	str	r3, [sp, #52]	@ 0x34
 800e084:	9b04      	ldr	r3, [sp, #16]
 800e086:	2b00      	cmp	r3, #0
 800e088:	db38      	blt.n	800e0fc <_dtoa_r+0x224>
 800e08a:	9a04      	ldr	r2, [sp, #16]
 800e08c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e08e:	4694      	mov	ip, r2
 800e090:	4463      	add	r3, ip
 800e092:	930d      	str	r3, [sp, #52]	@ 0x34
 800e094:	2300      	movs	r3, #0
 800e096:	9214      	str	r2, [sp, #80]	@ 0x50
 800e098:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e09a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e09c:	2401      	movs	r4, #1
 800e09e:	2b09      	cmp	r3, #9
 800e0a0:	d867      	bhi.n	800e172 <_dtoa_r+0x29a>
 800e0a2:	2b05      	cmp	r3, #5
 800e0a4:	dd02      	ble.n	800e0ac <_dtoa_r+0x1d4>
 800e0a6:	2400      	movs	r4, #0
 800e0a8:	3b04      	subs	r3, #4
 800e0aa:	9322      	str	r3, [sp, #136]	@ 0x88
 800e0ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e0ae:	1e98      	subs	r0, r3, #2
 800e0b0:	2803      	cmp	r0, #3
 800e0b2:	d867      	bhi.n	800e184 <_dtoa_r+0x2ac>
 800e0b4:	f7f2 f82e 	bl	8000114 <__gnu_thumb1_case_uqi>
 800e0b8:	5b383a2b 	.word	0x5b383a2b
 800e0bc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e0be:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800e0c0:	18f6      	adds	r6, r6, r3
 800e0c2:	4b68      	ldr	r3, [pc, #416]	@ (800e264 <_dtoa_r+0x38c>)
 800e0c4:	18f2      	adds	r2, r6, r3
 800e0c6:	2a20      	cmp	r2, #32
 800e0c8:	dd0f      	ble.n	800e0ea <_dtoa_r+0x212>
 800e0ca:	2340      	movs	r3, #64	@ 0x40
 800e0cc:	1a9b      	subs	r3, r3, r2
 800e0ce:	409f      	lsls	r7, r3
 800e0d0:	4b65      	ldr	r3, [pc, #404]	@ (800e268 <_dtoa_r+0x390>)
 800e0d2:	0038      	movs	r0, r7
 800e0d4:	18f3      	adds	r3, r6, r3
 800e0d6:	40dc      	lsrs	r4, r3
 800e0d8:	4320      	orrs	r0, r4
 800e0da:	f7f4 f967 	bl	80023ac <__aeabi_ui2d>
 800e0de:	2201      	movs	r2, #1
 800e0e0:	4b62      	ldr	r3, [pc, #392]	@ (800e26c <_dtoa_r+0x394>)
 800e0e2:	1e77      	subs	r7, r6, #1
 800e0e4:	18cb      	adds	r3, r1, r3
 800e0e6:	9218      	str	r2, [sp, #96]	@ 0x60
 800e0e8:	e776      	b.n	800dfd8 <_dtoa_r+0x100>
 800e0ea:	2320      	movs	r3, #32
 800e0ec:	0020      	movs	r0, r4
 800e0ee:	1a9b      	subs	r3, r3, r2
 800e0f0:	4098      	lsls	r0, r3
 800e0f2:	e7f2      	b.n	800e0da <_dtoa_r+0x202>
 800e0f4:	9015      	str	r0, [sp, #84]	@ 0x54
 800e0f6:	e7ba      	b.n	800e06e <_dtoa_r+0x196>
 800e0f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800e0fa:	e7c3      	b.n	800e084 <_dtoa_r+0x1ac>
 800e0fc:	9b06      	ldr	r3, [sp, #24]
 800e0fe:	9a04      	ldr	r2, [sp, #16]
 800e100:	1a9b      	subs	r3, r3, r2
 800e102:	9306      	str	r3, [sp, #24]
 800e104:	4253      	negs	r3, r2
 800e106:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e108:	2300      	movs	r3, #0
 800e10a:	9314      	str	r3, [sp, #80]	@ 0x50
 800e10c:	e7c5      	b.n	800e09a <_dtoa_r+0x1c2>
 800e10e:	2300      	movs	r3, #0
 800e110:	9310      	str	r3, [sp, #64]	@ 0x40
 800e112:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e114:	930e      	str	r3, [sp, #56]	@ 0x38
 800e116:	9309      	str	r3, [sp, #36]	@ 0x24
 800e118:	2b00      	cmp	r3, #0
 800e11a:	dc13      	bgt.n	800e144 <_dtoa_r+0x26c>
 800e11c:	2301      	movs	r3, #1
 800e11e:	001a      	movs	r2, r3
 800e120:	930e      	str	r3, [sp, #56]	@ 0x38
 800e122:	9309      	str	r3, [sp, #36]	@ 0x24
 800e124:	9223      	str	r2, [sp, #140]	@ 0x8c
 800e126:	e00d      	b.n	800e144 <_dtoa_r+0x26c>
 800e128:	2301      	movs	r3, #1
 800e12a:	e7f1      	b.n	800e110 <_dtoa_r+0x238>
 800e12c:	2300      	movs	r3, #0
 800e12e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e130:	9310      	str	r3, [sp, #64]	@ 0x40
 800e132:	4694      	mov	ip, r2
 800e134:	9b04      	ldr	r3, [sp, #16]
 800e136:	4463      	add	r3, ip
 800e138:	930e      	str	r3, [sp, #56]	@ 0x38
 800e13a:	3301      	adds	r3, #1
 800e13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e13e:	2b00      	cmp	r3, #0
 800e140:	dc00      	bgt.n	800e144 <_dtoa_r+0x26c>
 800e142:	2301      	movs	r3, #1
 800e144:	9a03      	ldr	r2, [sp, #12]
 800e146:	2100      	movs	r1, #0
 800e148:	69d0      	ldr	r0, [r2, #28]
 800e14a:	2204      	movs	r2, #4
 800e14c:	0015      	movs	r5, r2
 800e14e:	3514      	adds	r5, #20
 800e150:	429d      	cmp	r5, r3
 800e152:	d91b      	bls.n	800e18c <_dtoa_r+0x2b4>
 800e154:	6041      	str	r1, [r0, #4]
 800e156:	9803      	ldr	r0, [sp, #12]
 800e158:	f000 fdca 	bl	800ecf0 <_Balloc>
 800e15c:	9008      	str	r0, [sp, #32]
 800e15e:	2800      	cmp	r0, #0
 800e160:	d117      	bne.n	800e192 <_dtoa_r+0x2ba>
 800e162:	21b0      	movs	r1, #176	@ 0xb0
 800e164:	4b42      	ldr	r3, [pc, #264]	@ (800e270 <_dtoa_r+0x398>)
 800e166:	482e      	ldr	r0, [pc, #184]	@ (800e220 <_dtoa_r+0x348>)
 800e168:	9a08      	ldr	r2, [sp, #32]
 800e16a:	31ff      	adds	r1, #255	@ 0xff
 800e16c:	e6c9      	b.n	800df02 <_dtoa_r+0x2a>
 800e16e:	2301      	movs	r3, #1
 800e170:	e7dd      	b.n	800e12e <_dtoa_r+0x256>
 800e172:	2300      	movs	r3, #0
 800e174:	9410      	str	r4, [sp, #64]	@ 0x40
 800e176:	9322      	str	r3, [sp, #136]	@ 0x88
 800e178:	3b01      	subs	r3, #1
 800e17a:	930e      	str	r3, [sp, #56]	@ 0x38
 800e17c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e17e:	2200      	movs	r2, #0
 800e180:	3313      	adds	r3, #19
 800e182:	e7cf      	b.n	800e124 <_dtoa_r+0x24c>
 800e184:	2301      	movs	r3, #1
 800e186:	9310      	str	r3, [sp, #64]	@ 0x40
 800e188:	3b02      	subs	r3, #2
 800e18a:	e7f6      	b.n	800e17a <_dtoa_r+0x2a2>
 800e18c:	3101      	adds	r1, #1
 800e18e:	0052      	lsls	r2, r2, #1
 800e190:	e7dc      	b.n	800e14c <_dtoa_r+0x274>
 800e192:	9b03      	ldr	r3, [sp, #12]
 800e194:	9a08      	ldr	r2, [sp, #32]
 800e196:	69db      	ldr	r3, [r3, #28]
 800e198:	601a      	str	r2, [r3, #0]
 800e19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e19c:	2b0e      	cmp	r3, #14
 800e19e:	d900      	bls.n	800e1a2 <_dtoa_r+0x2ca>
 800e1a0:	e0d9      	b.n	800e356 <_dtoa_r+0x47e>
 800e1a2:	2c00      	cmp	r4, #0
 800e1a4:	d100      	bne.n	800e1a8 <_dtoa_r+0x2d0>
 800e1a6:	e0d6      	b.n	800e356 <_dtoa_r+0x47e>
 800e1a8:	9b04      	ldr	r3, [sp, #16]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	dd64      	ble.n	800e278 <_dtoa_r+0x3a0>
 800e1ae:	210f      	movs	r1, #15
 800e1b0:	9a04      	ldr	r2, [sp, #16]
 800e1b2:	4b2b      	ldr	r3, [pc, #172]	@ (800e260 <_dtoa_r+0x388>)
 800e1b4:	400a      	ands	r2, r1
 800e1b6:	00d2      	lsls	r2, r2, #3
 800e1b8:	189b      	adds	r3, r3, r2
 800e1ba:	681e      	ldr	r6, [r3, #0]
 800e1bc:	685f      	ldr	r7, [r3, #4]
 800e1be:	9b04      	ldr	r3, [sp, #16]
 800e1c0:	2402      	movs	r4, #2
 800e1c2:	111d      	asrs	r5, r3, #4
 800e1c4:	05db      	lsls	r3, r3, #23
 800e1c6:	d50a      	bpl.n	800e1de <_dtoa_r+0x306>
 800e1c8:	4b2a      	ldr	r3, [pc, #168]	@ (800e274 <_dtoa_r+0x39c>)
 800e1ca:	400d      	ands	r5, r1
 800e1cc:	6a1a      	ldr	r2, [r3, #32]
 800e1ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e1d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e1d4:	f7f2 fdb6 	bl	8000d44 <__aeabi_ddiv>
 800e1d8:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1da:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e1dc:	3401      	adds	r4, #1
 800e1de:	4b25      	ldr	r3, [pc, #148]	@ (800e274 <_dtoa_r+0x39c>)
 800e1e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800e1e2:	2d00      	cmp	r5, #0
 800e1e4:	d108      	bne.n	800e1f8 <_dtoa_r+0x320>
 800e1e6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e1e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e1ea:	0032      	movs	r2, r6
 800e1ec:	003b      	movs	r3, r7
 800e1ee:	f7f2 fda9 	bl	8000d44 <__aeabi_ddiv>
 800e1f2:	900a      	str	r0, [sp, #40]	@ 0x28
 800e1f4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e1f6:	e05a      	b.n	800e2ae <_dtoa_r+0x3d6>
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	421d      	tst	r5, r3
 800e1fc:	d009      	beq.n	800e212 <_dtoa_r+0x33a>
 800e1fe:	18e4      	adds	r4, r4, r3
 800e200:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e202:	0030      	movs	r0, r6
 800e204:	681a      	ldr	r2, [r3, #0]
 800e206:	685b      	ldr	r3, [r3, #4]
 800e208:	0039      	movs	r1, r7
 800e20a:	f7f3 f9df 	bl	80015cc <__aeabi_dmul>
 800e20e:	0006      	movs	r6, r0
 800e210:	000f      	movs	r7, r1
 800e212:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e214:	106d      	asrs	r5, r5, #1
 800e216:	3308      	adds	r3, #8
 800e218:	e7e2      	b.n	800e1e0 <_dtoa_r+0x308>
 800e21a:	46c0      	nop			@ (mov r8, r8)
 800e21c:	080108a0 	.word	0x080108a0
 800e220:	080108b7 	.word	0x080108b7
 800e224:	7ff00000 	.word	0x7ff00000
 800e228:	0000270f 	.word	0x0000270f
 800e22c:	0801089c 	.word	0x0801089c
 800e230:	0801089f 	.word	0x0801089f
 800e234:	08010866 	.word	0x08010866
 800e238:	08010865 	.word	0x08010865
 800e23c:	3ff00000 	.word	0x3ff00000
 800e240:	fffffc01 	.word	0xfffffc01
 800e244:	3ff80000 	.word	0x3ff80000
 800e248:	636f4361 	.word	0x636f4361
 800e24c:	3fd287a7 	.word	0x3fd287a7
 800e250:	8b60c8b3 	.word	0x8b60c8b3
 800e254:	3fc68a28 	.word	0x3fc68a28
 800e258:	509f79fb 	.word	0x509f79fb
 800e25c:	3fd34413 	.word	0x3fd34413
 800e260:	080109b0 	.word	0x080109b0
 800e264:	00000432 	.word	0x00000432
 800e268:	00000412 	.word	0x00000412
 800e26c:	fe100000 	.word	0xfe100000
 800e270:	0801090f 	.word	0x0801090f
 800e274:	08010988 	.word	0x08010988
 800e278:	9b04      	ldr	r3, [sp, #16]
 800e27a:	2402      	movs	r4, #2
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d016      	beq.n	800e2ae <_dtoa_r+0x3d6>
 800e280:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e282:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800e284:	220f      	movs	r2, #15
 800e286:	425d      	negs	r5, r3
 800e288:	402a      	ands	r2, r5
 800e28a:	4bd7      	ldr	r3, [pc, #860]	@ (800e5e8 <_dtoa_r+0x710>)
 800e28c:	00d2      	lsls	r2, r2, #3
 800e28e:	189b      	adds	r3, r3, r2
 800e290:	681a      	ldr	r2, [r3, #0]
 800e292:	685b      	ldr	r3, [r3, #4]
 800e294:	f7f3 f99a 	bl	80015cc <__aeabi_dmul>
 800e298:	2701      	movs	r7, #1
 800e29a:	2300      	movs	r3, #0
 800e29c:	900a      	str	r0, [sp, #40]	@ 0x28
 800e29e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e2a0:	4ed2      	ldr	r6, [pc, #840]	@ (800e5ec <_dtoa_r+0x714>)
 800e2a2:	112d      	asrs	r5, r5, #4
 800e2a4:	2d00      	cmp	r5, #0
 800e2a6:	d000      	beq.n	800e2aa <_dtoa_r+0x3d2>
 800e2a8:	e0ba      	b.n	800e420 <_dtoa_r+0x548>
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d1a1      	bne.n	800e1f2 <_dtoa_r+0x31a>
 800e2ae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e2b0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e2b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d100      	bne.n	800e2ba <_dtoa_r+0x3e2>
 800e2b8:	e0bd      	b.n	800e436 <_dtoa_r+0x55e>
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	0030      	movs	r0, r6
 800e2be:	0039      	movs	r1, r7
 800e2c0:	4bcb      	ldr	r3, [pc, #812]	@ (800e5f0 <_dtoa_r+0x718>)
 800e2c2:	f7f2 f8c7 	bl	8000454 <__aeabi_dcmplt>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	d100      	bne.n	800e2cc <_dtoa_r+0x3f4>
 800e2ca:	e0b4      	b.n	800e436 <_dtoa_r+0x55e>
 800e2cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d100      	bne.n	800e2d4 <_dtoa_r+0x3fc>
 800e2d2:	e0b0      	b.n	800e436 <_dtoa_r+0x55e>
 800e2d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	dd39      	ble.n	800e34e <_dtoa_r+0x476>
 800e2da:	9b04      	ldr	r3, [sp, #16]
 800e2dc:	2200      	movs	r2, #0
 800e2de:	3b01      	subs	r3, #1
 800e2e0:	930c      	str	r3, [sp, #48]	@ 0x30
 800e2e2:	0030      	movs	r0, r6
 800e2e4:	4bc3      	ldr	r3, [pc, #780]	@ (800e5f4 <_dtoa_r+0x71c>)
 800e2e6:	0039      	movs	r1, r7
 800e2e8:	f7f3 f970 	bl	80015cc <__aeabi_dmul>
 800e2ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800e2ee:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e2f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2f2:	3401      	adds	r4, #1
 800e2f4:	0020      	movs	r0, r4
 800e2f6:	9311      	str	r3, [sp, #68]	@ 0x44
 800e2f8:	f7f4 f82a 	bl	8002350 <__aeabi_i2d>
 800e2fc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e2fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e300:	f7f3 f964 	bl	80015cc <__aeabi_dmul>
 800e304:	4bbc      	ldr	r3, [pc, #752]	@ (800e5f8 <_dtoa_r+0x720>)
 800e306:	2200      	movs	r2, #0
 800e308:	f7f2 f9b8 	bl	800067c <__aeabi_dadd>
 800e30c:	4bbb      	ldr	r3, [pc, #748]	@ (800e5fc <_dtoa_r+0x724>)
 800e30e:	0006      	movs	r6, r0
 800e310:	18cf      	adds	r7, r1, r3
 800e312:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e314:	2b00      	cmp	r3, #0
 800e316:	d000      	beq.n	800e31a <_dtoa_r+0x442>
 800e318:	e091      	b.n	800e43e <_dtoa_r+0x566>
 800e31a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e31c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e31e:	2200      	movs	r2, #0
 800e320:	4bb7      	ldr	r3, [pc, #732]	@ (800e600 <_dtoa_r+0x728>)
 800e322:	f7f3 fc1b 	bl	8001b5c <__aeabi_dsub>
 800e326:	0032      	movs	r2, r6
 800e328:	003b      	movs	r3, r7
 800e32a:	0004      	movs	r4, r0
 800e32c:	000d      	movs	r5, r1
 800e32e:	f7f2 f8a5 	bl	800047c <__aeabi_dcmpgt>
 800e332:	2800      	cmp	r0, #0
 800e334:	d000      	beq.n	800e338 <_dtoa_r+0x460>
 800e336:	e29d      	b.n	800e874 <_dtoa_r+0x99c>
 800e338:	2180      	movs	r1, #128	@ 0x80
 800e33a:	0609      	lsls	r1, r1, #24
 800e33c:	187b      	adds	r3, r7, r1
 800e33e:	0032      	movs	r2, r6
 800e340:	0020      	movs	r0, r4
 800e342:	0029      	movs	r1, r5
 800e344:	f7f2 f886 	bl	8000454 <__aeabi_dcmplt>
 800e348:	2800      	cmp	r0, #0
 800e34a:	d000      	beq.n	800e34e <_dtoa_r+0x476>
 800e34c:	e130      	b.n	800e5b0 <_dtoa_r+0x6d8>
 800e34e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e350:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800e352:	930a      	str	r3, [sp, #40]	@ 0x28
 800e354:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e356:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800e358:	2b00      	cmp	r3, #0
 800e35a:	da00      	bge.n	800e35e <_dtoa_r+0x486>
 800e35c:	e177      	b.n	800e64e <_dtoa_r+0x776>
 800e35e:	9a04      	ldr	r2, [sp, #16]
 800e360:	2a0e      	cmp	r2, #14
 800e362:	dd00      	ble.n	800e366 <_dtoa_r+0x48e>
 800e364:	e173      	b.n	800e64e <_dtoa_r+0x776>
 800e366:	4ba0      	ldr	r3, [pc, #640]	@ (800e5e8 <_dtoa_r+0x710>)
 800e368:	00d2      	lsls	r2, r2, #3
 800e36a:	189b      	adds	r3, r3, r2
 800e36c:	685c      	ldr	r4, [r3, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	9306      	str	r3, [sp, #24]
 800e372:	9407      	str	r4, [sp, #28]
 800e374:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e376:	2b00      	cmp	r3, #0
 800e378:	da03      	bge.n	800e382 <_dtoa_r+0x4aa>
 800e37a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	dc00      	bgt.n	800e382 <_dtoa_r+0x4aa>
 800e380:	e106      	b.n	800e590 <_dtoa_r+0x6b8>
 800e382:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800e384:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800e386:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e388:	9d08      	ldr	r5, [sp, #32]
 800e38a:	3b01      	subs	r3, #1
 800e38c:	195b      	adds	r3, r3, r5
 800e38e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e390:	9a06      	ldr	r2, [sp, #24]
 800e392:	9b07      	ldr	r3, [sp, #28]
 800e394:	0030      	movs	r0, r6
 800e396:	0039      	movs	r1, r7
 800e398:	f7f2 fcd4 	bl	8000d44 <__aeabi_ddiv>
 800e39c:	f7f3 ff9c 	bl	80022d8 <__aeabi_d2iz>
 800e3a0:	9009      	str	r0, [sp, #36]	@ 0x24
 800e3a2:	f7f3 ffd5 	bl	8002350 <__aeabi_i2d>
 800e3a6:	9a06      	ldr	r2, [sp, #24]
 800e3a8:	9b07      	ldr	r3, [sp, #28]
 800e3aa:	f7f3 f90f 	bl	80015cc <__aeabi_dmul>
 800e3ae:	0002      	movs	r2, r0
 800e3b0:	000b      	movs	r3, r1
 800e3b2:	0030      	movs	r0, r6
 800e3b4:	0039      	movs	r1, r7
 800e3b6:	f7f3 fbd1 	bl	8001b5c <__aeabi_dsub>
 800e3ba:	002b      	movs	r3, r5
 800e3bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3be:	3501      	adds	r5, #1
 800e3c0:	3230      	adds	r2, #48	@ 0x30
 800e3c2:	701a      	strb	r2, [r3, #0]
 800e3c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e3c6:	002c      	movs	r4, r5
 800e3c8:	429a      	cmp	r2, r3
 800e3ca:	d000      	beq.n	800e3ce <_dtoa_r+0x4f6>
 800e3cc:	e131      	b.n	800e632 <_dtoa_r+0x75a>
 800e3ce:	0002      	movs	r2, r0
 800e3d0:	000b      	movs	r3, r1
 800e3d2:	f7f2 f953 	bl	800067c <__aeabi_dadd>
 800e3d6:	9a06      	ldr	r2, [sp, #24]
 800e3d8:	9b07      	ldr	r3, [sp, #28]
 800e3da:	0006      	movs	r6, r0
 800e3dc:	000f      	movs	r7, r1
 800e3de:	f7f2 f84d 	bl	800047c <__aeabi_dcmpgt>
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	d000      	beq.n	800e3e8 <_dtoa_r+0x510>
 800e3e6:	e10f      	b.n	800e608 <_dtoa_r+0x730>
 800e3e8:	9a06      	ldr	r2, [sp, #24]
 800e3ea:	9b07      	ldr	r3, [sp, #28]
 800e3ec:	0030      	movs	r0, r6
 800e3ee:	0039      	movs	r1, r7
 800e3f0:	f7f2 f82a 	bl	8000448 <__aeabi_dcmpeq>
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d003      	beq.n	800e400 <_dtoa_r+0x528>
 800e3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3fa:	07dd      	lsls	r5, r3, #31
 800e3fc:	d500      	bpl.n	800e400 <_dtoa_r+0x528>
 800e3fe:	e103      	b.n	800e608 <_dtoa_r+0x730>
 800e400:	9905      	ldr	r1, [sp, #20]
 800e402:	9803      	ldr	r0, [sp, #12]
 800e404:	f000 fcb8 	bl	800ed78 <_Bfree>
 800e408:	2300      	movs	r3, #0
 800e40a:	7023      	strb	r3, [r4, #0]
 800e40c:	9b04      	ldr	r3, [sp, #16]
 800e40e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800e410:	3301      	adds	r3, #1
 800e412:	6013      	str	r3, [r2, #0]
 800e414:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800e416:	2b00      	cmp	r3, #0
 800e418:	d100      	bne.n	800e41c <_dtoa_r+0x544>
 800e41a:	e5a7      	b.n	800df6c <_dtoa_r+0x94>
 800e41c:	601c      	str	r4, [r3, #0]
 800e41e:	e5a5      	b.n	800df6c <_dtoa_r+0x94>
 800e420:	423d      	tst	r5, r7
 800e422:	d005      	beq.n	800e430 <_dtoa_r+0x558>
 800e424:	6832      	ldr	r2, [r6, #0]
 800e426:	6873      	ldr	r3, [r6, #4]
 800e428:	f7f3 f8d0 	bl	80015cc <__aeabi_dmul>
 800e42c:	003b      	movs	r3, r7
 800e42e:	3401      	adds	r4, #1
 800e430:	106d      	asrs	r5, r5, #1
 800e432:	3608      	adds	r6, #8
 800e434:	e736      	b.n	800e2a4 <_dtoa_r+0x3cc>
 800e436:	9b04      	ldr	r3, [sp, #16]
 800e438:	930c      	str	r3, [sp, #48]	@ 0x30
 800e43a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e43c:	e75a      	b.n	800e2f4 <_dtoa_r+0x41c>
 800e43e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e440:	4b69      	ldr	r3, [pc, #420]	@ (800e5e8 <_dtoa_r+0x710>)
 800e442:	3a01      	subs	r2, #1
 800e444:	00d2      	lsls	r2, r2, #3
 800e446:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800e448:	189b      	adds	r3, r3, r2
 800e44a:	681a      	ldr	r2, [r3, #0]
 800e44c:	685b      	ldr	r3, [r3, #4]
 800e44e:	2900      	cmp	r1, #0
 800e450:	d04c      	beq.n	800e4ec <_dtoa_r+0x614>
 800e452:	2000      	movs	r0, #0
 800e454:	496b      	ldr	r1, [pc, #428]	@ (800e604 <_dtoa_r+0x72c>)
 800e456:	f7f2 fc75 	bl	8000d44 <__aeabi_ddiv>
 800e45a:	0032      	movs	r2, r6
 800e45c:	003b      	movs	r3, r7
 800e45e:	f7f3 fb7d 	bl	8001b5c <__aeabi_dsub>
 800e462:	9a08      	ldr	r2, [sp, #32]
 800e464:	0006      	movs	r6, r0
 800e466:	4694      	mov	ip, r2
 800e468:	000f      	movs	r7, r1
 800e46a:	9b08      	ldr	r3, [sp, #32]
 800e46c:	9316      	str	r3, [sp, #88]	@ 0x58
 800e46e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e470:	4463      	add	r3, ip
 800e472:	9311      	str	r3, [sp, #68]	@ 0x44
 800e474:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e476:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e478:	f7f3 ff2e 	bl	80022d8 <__aeabi_d2iz>
 800e47c:	0005      	movs	r5, r0
 800e47e:	f7f3 ff67 	bl	8002350 <__aeabi_i2d>
 800e482:	0002      	movs	r2, r0
 800e484:	000b      	movs	r3, r1
 800e486:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e488:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e48a:	f7f3 fb67 	bl	8001b5c <__aeabi_dsub>
 800e48e:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e490:	3530      	adds	r5, #48	@ 0x30
 800e492:	1c5c      	adds	r4, r3, #1
 800e494:	701d      	strb	r5, [r3, #0]
 800e496:	0032      	movs	r2, r6
 800e498:	003b      	movs	r3, r7
 800e49a:	900a      	str	r0, [sp, #40]	@ 0x28
 800e49c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e49e:	f7f1 ffd9 	bl	8000454 <__aeabi_dcmplt>
 800e4a2:	2800      	cmp	r0, #0
 800e4a4:	d16a      	bne.n	800e57c <_dtoa_r+0x6a4>
 800e4a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e4a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e4aa:	2000      	movs	r0, #0
 800e4ac:	4950      	ldr	r1, [pc, #320]	@ (800e5f0 <_dtoa_r+0x718>)
 800e4ae:	f7f3 fb55 	bl	8001b5c <__aeabi_dsub>
 800e4b2:	0032      	movs	r2, r6
 800e4b4:	003b      	movs	r3, r7
 800e4b6:	f7f1 ffcd 	bl	8000454 <__aeabi_dcmplt>
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d000      	beq.n	800e4c0 <_dtoa_r+0x5e8>
 800e4be:	e0a5      	b.n	800e60c <_dtoa_r+0x734>
 800e4c0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e4c2:	42a3      	cmp	r3, r4
 800e4c4:	d100      	bne.n	800e4c8 <_dtoa_r+0x5f0>
 800e4c6:	e742      	b.n	800e34e <_dtoa_r+0x476>
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	0030      	movs	r0, r6
 800e4cc:	0039      	movs	r1, r7
 800e4ce:	4b49      	ldr	r3, [pc, #292]	@ (800e5f4 <_dtoa_r+0x71c>)
 800e4d0:	f7f3 f87c 	bl	80015cc <__aeabi_dmul>
 800e4d4:	2200      	movs	r2, #0
 800e4d6:	0006      	movs	r6, r0
 800e4d8:	000f      	movs	r7, r1
 800e4da:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e4dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e4de:	4b45      	ldr	r3, [pc, #276]	@ (800e5f4 <_dtoa_r+0x71c>)
 800e4e0:	f7f3 f874 	bl	80015cc <__aeabi_dmul>
 800e4e4:	9416      	str	r4, [sp, #88]	@ 0x58
 800e4e6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4e8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e4ea:	e7c3      	b.n	800e474 <_dtoa_r+0x59c>
 800e4ec:	0030      	movs	r0, r6
 800e4ee:	0039      	movs	r1, r7
 800e4f0:	f7f3 f86c 	bl	80015cc <__aeabi_dmul>
 800e4f4:	9d08      	ldr	r5, [sp, #32]
 800e4f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e4f8:	002b      	movs	r3, r5
 800e4fa:	4694      	mov	ip, r2
 800e4fc:	9016      	str	r0, [sp, #88]	@ 0x58
 800e4fe:	9117      	str	r1, [sp, #92]	@ 0x5c
 800e500:	4463      	add	r3, ip
 800e502:	9319      	str	r3, [sp, #100]	@ 0x64
 800e504:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e506:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e508:	f7f3 fee6 	bl	80022d8 <__aeabi_d2iz>
 800e50c:	0004      	movs	r4, r0
 800e50e:	f7f3 ff1f 	bl	8002350 <__aeabi_i2d>
 800e512:	000b      	movs	r3, r1
 800e514:	0002      	movs	r2, r0
 800e516:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800e518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e51a:	f7f3 fb1f 	bl	8001b5c <__aeabi_dsub>
 800e51e:	3430      	adds	r4, #48	@ 0x30
 800e520:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e522:	702c      	strb	r4, [r5, #0]
 800e524:	3501      	adds	r5, #1
 800e526:	0006      	movs	r6, r0
 800e528:	000f      	movs	r7, r1
 800e52a:	42ab      	cmp	r3, r5
 800e52c:	d129      	bne.n	800e582 <_dtoa_r+0x6aa>
 800e52e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800e530:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800e532:	9b08      	ldr	r3, [sp, #32]
 800e534:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800e536:	469c      	mov	ip, r3
 800e538:	2200      	movs	r2, #0
 800e53a:	4b32      	ldr	r3, [pc, #200]	@ (800e604 <_dtoa_r+0x72c>)
 800e53c:	4464      	add	r4, ip
 800e53e:	f7f2 f89d 	bl	800067c <__aeabi_dadd>
 800e542:	0002      	movs	r2, r0
 800e544:	000b      	movs	r3, r1
 800e546:	0030      	movs	r0, r6
 800e548:	0039      	movs	r1, r7
 800e54a:	f7f1 ff97 	bl	800047c <__aeabi_dcmpgt>
 800e54e:	2800      	cmp	r0, #0
 800e550:	d15c      	bne.n	800e60c <_dtoa_r+0x734>
 800e552:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e554:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e556:	2000      	movs	r0, #0
 800e558:	492a      	ldr	r1, [pc, #168]	@ (800e604 <_dtoa_r+0x72c>)
 800e55a:	f7f3 faff 	bl	8001b5c <__aeabi_dsub>
 800e55e:	0002      	movs	r2, r0
 800e560:	000b      	movs	r3, r1
 800e562:	0030      	movs	r0, r6
 800e564:	0039      	movs	r1, r7
 800e566:	f7f1 ff75 	bl	8000454 <__aeabi_dcmplt>
 800e56a:	2800      	cmp	r0, #0
 800e56c:	d100      	bne.n	800e570 <_dtoa_r+0x698>
 800e56e:	e6ee      	b.n	800e34e <_dtoa_r+0x476>
 800e570:	0023      	movs	r3, r4
 800e572:	3c01      	subs	r4, #1
 800e574:	7822      	ldrb	r2, [r4, #0]
 800e576:	2a30      	cmp	r2, #48	@ 0x30
 800e578:	d0fa      	beq.n	800e570 <_dtoa_r+0x698>
 800e57a:	001c      	movs	r4, r3
 800e57c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e57e:	9304      	str	r3, [sp, #16]
 800e580:	e73e      	b.n	800e400 <_dtoa_r+0x528>
 800e582:	2200      	movs	r2, #0
 800e584:	4b1b      	ldr	r3, [pc, #108]	@ (800e5f4 <_dtoa_r+0x71c>)
 800e586:	f7f3 f821 	bl	80015cc <__aeabi_dmul>
 800e58a:	900a      	str	r0, [sp, #40]	@ 0x28
 800e58c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e58e:	e7b9      	b.n	800e504 <_dtoa_r+0x62c>
 800e590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e592:	2b00      	cmp	r3, #0
 800e594:	d10c      	bne.n	800e5b0 <_dtoa_r+0x6d8>
 800e596:	9806      	ldr	r0, [sp, #24]
 800e598:	9907      	ldr	r1, [sp, #28]
 800e59a:	2200      	movs	r2, #0
 800e59c:	4b18      	ldr	r3, [pc, #96]	@ (800e600 <_dtoa_r+0x728>)
 800e59e:	f7f3 f815 	bl	80015cc <__aeabi_dmul>
 800e5a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e5a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5a6:	f7f1 ff73 	bl	8000490 <__aeabi_dcmpge>
 800e5aa:	2800      	cmp	r0, #0
 800e5ac:	d100      	bne.n	800e5b0 <_dtoa_r+0x6d8>
 800e5ae:	e164      	b.n	800e87a <_dtoa_r+0x9a2>
 800e5b0:	2600      	movs	r6, #0
 800e5b2:	0037      	movs	r7, r6
 800e5b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e5b6:	9c08      	ldr	r4, [sp, #32]
 800e5b8:	43db      	mvns	r3, r3
 800e5ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800e5bc:	2300      	movs	r3, #0
 800e5be:	9304      	str	r3, [sp, #16]
 800e5c0:	0031      	movs	r1, r6
 800e5c2:	9803      	ldr	r0, [sp, #12]
 800e5c4:	f000 fbd8 	bl	800ed78 <_Bfree>
 800e5c8:	2f00      	cmp	r7, #0
 800e5ca:	d0d7      	beq.n	800e57c <_dtoa_r+0x6a4>
 800e5cc:	9b04      	ldr	r3, [sp, #16]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d005      	beq.n	800e5de <_dtoa_r+0x706>
 800e5d2:	42bb      	cmp	r3, r7
 800e5d4:	d003      	beq.n	800e5de <_dtoa_r+0x706>
 800e5d6:	0019      	movs	r1, r3
 800e5d8:	9803      	ldr	r0, [sp, #12]
 800e5da:	f000 fbcd 	bl	800ed78 <_Bfree>
 800e5de:	0039      	movs	r1, r7
 800e5e0:	9803      	ldr	r0, [sp, #12]
 800e5e2:	f000 fbc9 	bl	800ed78 <_Bfree>
 800e5e6:	e7c9      	b.n	800e57c <_dtoa_r+0x6a4>
 800e5e8:	080109b0 	.word	0x080109b0
 800e5ec:	08010988 	.word	0x08010988
 800e5f0:	3ff00000 	.word	0x3ff00000
 800e5f4:	40240000 	.word	0x40240000
 800e5f8:	401c0000 	.word	0x401c0000
 800e5fc:	fcc00000 	.word	0xfcc00000
 800e600:	40140000 	.word	0x40140000
 800e604:	3fe00000 	.word	0x3fe00000
 800e608:	9b04      	ldr	r3, [sp, #16]
 800e60a:	930c      	str	r3, [sp, #48]	@ 0x30
 800e60c:	0023      	movs	r3, r4
 800e60e:	001c      	movs	r4, r3
 800e610:	3b01      	subs	r3, #1
 800e612:	781a      	ldrb	r2, [r3, #0]
 800e614:	2a39      	cmp	r2, #57	@ 0x39
 800e616:	d108      	bne.n	800e62a <_dtoa_r+0x752>
 800e618:	9a08      	ldr	r2, [sp, #32]
 800e61a:	429a      	cmp	r2, r3
 800e61c:	d1f7      	bne.n	800e60e <_dtoa_r+0x736>
 800e61e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e620:	9908      	ldr	r1, [sp, #32]
 800e622:	3201      	adds	r2, #1
 800e624:	920c      	str	r2, [sp, #48]	@ 0x30
 800e626:	2230      	movs	r2, #48	@ 0x30
 800e628:	700a      	strb	r2, [r1, #0]
 800e62a:	781a      	ldrb	r2, [r3, #0]
 800e62c:	3201      	adds	r2, #1
 800e62e:	701a      	strb	r2, [r3, #0]
 800e630:	e7a4      	b.n	800e57c <_dtoa_r+0x6a4>
 800e632:	2200      	movs	r2, #0
 800e634:	4bc6      	ldr	r3, [pc, #792]	@ (800e950 <_dtoa_r+0xa78>)
 800e636:	f7f2 ffc9 	bl	80015cc <__aeabi_dmul>
 800e63a:	2200      	movs	r2, #0
 800e63c:	2300      	movs	r3, #0
 800e63e:	0006      	movs	r6, r0
 800e640:	000f      	movs	r7, r1
 800e642:	f7f1 ff01 	bl	8000448 <__aeabi_dcmpeq>
 800e646:	2800      	cmp	r0, #0
 800e648:	d100      	bne.n	800e64c <_dtoa_r+0x774>
 800e64a:	e6a1      	b.n	800e390 <_dtoa_r+0x4b8>
 800e64c:	e6d8      	b.n	800e400 <_dtoa_r+0x528>
 800e64e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800e650:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e652:	9c06      	ldr	r4, [sp, #24]
 800e654:	2f00      	cmp	r7, #0
 800e656:	d014      	beq.n	800e682 <_dtoa_r+0x7aa>
 800e658:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e65a:	2a01      	cmp	r2, #1
 800e65c:	dd00      	ble.n	800e660 <_dtoa_r+0x788>
 800e65e:	e0c8      	b.n	800e7f2 <_dtoa_r+0x91a>
 800e660:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e662:	2a00      	cmp	r2, #0
 800e664:	d100      	bne.n	800e668 <_dtoa_r+0x790>
 800e666:	e0be      	b.n	800e7e6 <_dtoa_r+0x90e>
 800e668:	4aba      	ldr	r2, [pc, #744]	@ (800e954 <_dtoa_r+0xa7c>)
 800e66a:	189b      	adds	r3, r3, r2
 800e66c:	9a06      	ldr	r2, [sp, #24]
 800e66e:	2101      	movs	r1, #1
 800e670:	18d2      	adds	r2, r2, r3
 800e672:	9206      	str	r2, [sp, #24]
 800e674:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e676:	9803      	ldr	r0, [sp, #12]
 800e678:	18d3      	adds	r3, r2, r3
 800e67a:	930d      	str	r3, [sp, #52]	@ 0x34
 800e67c:	f000 fc34 	bl	800eee8 <__i2b>
 800e680:	0007      	movs	r7, r0
 800e682:	2c00      	cmp	r4, #0
 800e684:	d00e      	beq.n	800e6a4 <_dtoa_r+0x7cc>
 800e686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e688:	2b00      	cmp	r3, #0
 800e68a:	dd0b      	ble.n	800e6a4 <_dtoa_r+0x7cc>
 800e68c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e68e:	0023      	movs	r3, r4
 800e690:	4294      	cmp	r4, r2
 800e692:	dd00      	ble.n	800e696 <_dtoa_r+0x7be>
 800e694:	0013      	movs	r3, r2
 800e696:	9a06      	ldr	r2, [sp, #24]
 800e698:	1ae4      	subs	r4, r4, r3
 800e69a:	1ad2      	subs	r2, r2, r3
 800e69c:	9206      	str	r2, [sp, #24]
 800e69e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e6a0:	1ad3      	subs	r3, r2, r3
 800e6a2:	930d      	str	r3, [sp, #52]	@ 0x34
 800e6a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d01f      	beq.n	800e6ea <_dtoa_r+0x812>
 800e6aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d100      	bne.n	800e6b2 <_dtoa_r+0x7da>
 800e6b0:	e0b5      	b.n	800e81e <_dtoa_r+0x946>
 800e6b2:	2d00      	cmp	r5, #0
 800e6b4:	d010      	beq.n	800e6d8 <_dtoa_r+0x800>
 800e6b6:	0039      	movs	r1, r7
 800e6b8:	002a      	movs	r2, r5
 800e6ba:	9803      	ldr	r0, [sp, #12]
 800e6bc:	f000 fcde 	bl	800f07c <__pow5mult>
 800e6c0:	9a05      	ldr	r2, [sp, #20]
 800e6c2:	0001      	movs	r1, r0
 800e6c4:	0007      	movs	r7, r0
 800e6c6:	9803      	ldr	r0, [sp, #12]
 800e6c8:	f000 fc26 	bl	800ef18 <__multiply>
 800e6cc:	0006      	movs	r6, r0
 800e6ce:	9905      	ldr	r1, [sp, #20]
 800e6d0:	9803      	ldr	r0, [sp, #12]
 800e6d2:	f000 fb51 	bl	800ed78 <_Bfree>
 800e6d6:	9605      	str	r6, [sp, #20]
 800e6d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6da:	1b5a      	subs	r2, r3, r5
 800e6dc:	42ab      	cmp	r3, r5
 800e6de:	d004      	beq.n	800e6ea <_dtoa_r+0x812>
 800e6e0:	9905      	ldr	r1, [sp, #20]
 800e6e2:	9803      	ldr	r0, [sp, #12]
 800e6e4:	f000 fcca 	bl	800f07c <__pow5mult>
 800e6e8:	9005      	str	r0, [sp, #20]
 800e6ea:	2101      	movs	r1, #1
 800e6ec:	9803      	ldr	r0, [sp, #12]
 800e6ee:	f000 fbfb 	bl	800eee8 <__i2b>
 800e6f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e6f4:	0006      	movs	r6, r0
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d100      	bne.n	800e6fc <_dtoa_r+0x824>
 800e6fa:	e1bc      	b.n	800ea76 <_dtoa_r+0xb9e>
 800e6fc:	001a      	movs	r2, r3
 800e6fe:	0001      	movs	r1, r0
 800e700:	9803      	ldr	r0, [sp, #12]
 800e702:	f000 fcbb 	bl	800f07c <__pow5mult>
 800e706:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e708:	0006      	movs	r6, r0
 800e70a:	2500      	movs	r5, #0
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	dc16      	bgt.n	800e73e <_dtoa_r+0x866>
 800e710:	2500      	movs	r5, #0
 800e712:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e714:	42ab      	cmp	r3, r5
 800e716:	d10e      	bne.n	800e736 <_dtoa_r+0x85e>
 800e718:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e71a:	031b      	lsls	r3, r3, #12
 800e71c:	42ab      	cmp	r3, r5
 800e71e:	d10a      	bne.n	800e736 <_dtoa_r+0x85e>
 800e720:	4b8d      	ldr	r3, [pc, #564]	@ (800e958 <_dtoa_r+0xa80>)
 800e722:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e724:	4213      	tst	r3, r2
 800e726:	d006      	beq.n	800e736 <_dtoa_r+0x85e>
 800e728:	9b06      	ldr	r3, [sp, #24]
 800e72a:	3501      	adds	r5, #1
 800e72c:	3301      	adds	r3, #1
 800e72e:	9306      	str	r3, [sp, #24]
 800e730:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e732:	3301      	adds	r3, #1
 800e734:	930d      	str	r3, [sp, #52]	@ 0x34
 800e736:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e738:	2001      	movs	r0, #1
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d008      	beq.n	800e750 <_dtoa_r+0x878>
 800e73e:	6933      	ldr	r3, [r6, #16]
 800e740:	3303      	adds	r3, #3
 800e742:	009b      	lsls	r3, r3, #2
 800e744:	18f3      	adds	r3, r6, r3
 800e746:	6858      	ldr	r0, [r3, #4]
 800e748:	f000 fb7e 	bl	800ee48 <__hi0bits>
 800e74c:	2320      	movs	r3, #32
 800e74e:	1a18      	subs	r0, r3, r0
 800e750:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e752:	1818      	adds	r0, r3, r0
 800e754:	0002      	movs	r2, r0
 800e756:	231f      	movs	r3, #31
 800e758:	401a      	ands	r2, r3
 800e75a:	4218      	tst	r0, r3
 800e75c:	d065      	beq.n	800e82a <_dtoa_r+0x952>
 800e75e:	3301      	adds	r3, #1
 800e760:	1a9b      	subs	r3, r3, r2
 800e762:	2b04      	cmp	r3, #4
 800e764:	dd5d      	ble.n	800e822 <_dtoa_r+0x94a>
 800e766:	231c      	movs	r3, #28
 800e768:	1a9b      	subs	r3, r3, r2
 800e76a:	9a06      	ldr	r2, [sp, #24]
 800e76c:	18e4      	adds	r4, r4, r3
 800e76e:	18d2      	adds	r2, r2, r3
 800e770:	9206      	str	r2, [sp, #24]
 800e772:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e774:	18d3      	adds	r3, r2, r3
 800e776:	930d      	str	r3, [sp, #52]	@ 0x34
 800e778:	9b06      	ldr	r3, [sp, #24]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	dd05      	ble.n	800e78a <_dtoa_r+0x8b2>
 800e77e:	001a      	movs	r2, r3
 800e780:	9905      	ldr	r1, [sp, #20]
 800e782:	9803      	ldr	r0, [sp, #12]
 800e784:	f000 fcd6 	bl	800f134 <__lshift>
 800e788:	9005      	str	r0, [sp, #20]
 800e78a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	dd05      	ble.n	800e79c <_dtoa_r+0x8c4>
 800e790:	0031      	movs	r1, r6
 800e792:	001a      	movs	r2, r3
 800e794:	9803      	ldr	r0, [sp, #12]
 800e796:	f000 fccd 	bl	800f134 <__lshift>
 800e79a:	0006      	movs	r6, r0
 800e79c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d045      	beq.n	800e82e <_dtoa_r+0x956>
 800e7a2:	0031      	movs	r1, r6
 800e7a4:	9805      	ldr	r0, [sp, #20]
 800e7a6:	f000 fd31 	bl	800f20c <__mcmp>
 800e7aa:	2800      	cmp	r0, #0
 800e7ac:	da3f      	bge.n	800e82e <_dtoa_r+0x956>
 800e7ae:	9b04      	ldr	r3, [sp, #16]
 800e7b0:	220a      	movs	r2, #10
 800e7b2:	3b01      	subs	r3, #1
 800e7b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800e7b6:	9905      	ldr	r1, [sp, #20]
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	9803      	ldr	r0, [sp, #12]
 800e7bc:	f000 fb00 	bl	800edc0 <__multadd>
 800e7c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7c2:	9005      	str	r0, [sp, #20]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d100      	bne.n	800e7ca <_dtoa_r+0x8f2>
 800e7c8:	e15c      	b.n	800ea84 <_dtoa_r+0xbac>
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	0039      	movs	r1, r7
 800e7ce:	220a      	movs	r2, #10
 800e7d0:	9803      	ldr	r0, [sp, #12]
 800e7d2:	f000 faf5 	bl	800edc0 <__multadd>
 800e7d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e7d8:	0007      	movs	r7, r0
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	dc55      	bgt.n	800e88a <_dtoa_r+0x9b2>
 800e7de:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e7e0:	2b02      	cmp	r3, #2
 800e7e2:	dc2d      	bgt.n	800e840 <_dtoa_r+0x968>
 800e7e4:	e051      	b.n	800e88a <_dtoa_r+0x9b2>
 800e7e6:	2336      	movs	r3, #54	@ 0x36
 800e7e8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e7ea:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800e7ec:	9c06      	ldr	r4, [sp, #24]
 800e7ee:	1a9b      	subs	r3, r3, r2
 800e7f0:	e73c      	b.n	800e66c <_dtoa_r+0x794>
 800e7f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7f4:	1e5d      	subs	r5, r3, #1
 800e7f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7f8:	42ab      	cmp	r3, r5
 800e7fa:	db08      	blt.n	800e80e <_dtoa_r+0x936>
 800e7fc:	1b5d      	subs	r5, r3, r5
 800e7fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e800:	9c06      	ldr	r4, [sp, #24]
 800e802:	2b00      	cmp	r3, #0
 800e804:	db00      	blt.n	800e808 <_dtoa_r+0x930>
 800e806:	e731      	b.n	800e66c <_dtoa_r+0x794>
 800e808:	1ae4      	subs	r4, r4, r3
 800e80a:	2300      	movs	r3, #0
 800e80c:	e72e      	b.n	800e66c <_dtoa_r+0x794>
 800e80e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e810:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e812:	1aeb      	subs	r3, r5, r3
 800e814:	18d3      	adds	r3, r2, r3
 800e816:	950f      	str	r5, [sp, #60]	@ 0x3c
 800e818:	9314      	str	r3, [sp, #80]	@ 0x50
 800e81a:	2500      	movs	r5, #0
 800e81c:	e7ef      	b.n	800e7fe <_dtoa_r+0x926>
 800e81e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e820:	e75e      	b.n	800e6e0 <_dtoa_r+0x808>
 800e822:	2b04      	cmp	r3, #4
 800e824:	d0a8      	beq.n	800e778 <_dtoa_r+0x8a0>
 800e826:	331c      	adds	r3, #28
 800e828:	e79f      	b.n	800e76a <_dtoa_r+0x892>
 800e82a:	0013      	movs	r3, r2
 800e82c:	e7fb      	b.n	800e826 <_dtoa_r+0x94e>
 800e82e:	9b04      	ldr	r3, [sp, #16]
 800e830:	930c      	str	r3, [sp, #48]	@ 0x30
 800e832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e834:	930e      	str	r3, [sp, #56]	@ 0x38
 800e836:	2b00      	cmp	r3, #0
 800e838:	dc23      	bgt.n	800e882 <_dtoa_r+0x9aa>
 800e83a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e83c:	2b02      	cmp	r3, #2
 800e83e:	dd20      	ble.n	800e882 <_dtoa_r+0x9aa>
 800e840:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e842:	2b00      	cmp	r3, #0
 800e844:	d000      	beq.n	800e848 <_dtoa_r+0x970>
 800e846:	e6b5      	b.n	800e5b4 <_dtoa_r+0x6dc>
 800e848:	0031      	movs	r1, r6
 800e84a:	2205      	movs	r2, #5
 800e84c:	9803      	ldr	r0, [sp, #12]
 800e84e:	f000 fab7 	bl	800edc0 <__multadd>
 800e852:	0006      	movs	r6, r0
 800e854:	0001      	movs	r1, r0
 800e856:	9805      	ldr	r0, [sp, #20]
 800e858:	f000 fcd8 	bl	800f20c <__mcmp>
 800e85c:	2800      	cmp	r0, #0
 800e85e:	dc00      	bgt.n	800e862 <_dtoa_r+0x98a>
 800e860:	e6a8      	b.n	800e5b4 <_dtoa_r+0x6dc>
 800e862:	9b08      	ldr	r3, [sp, #32]
 800e864:	9a08      	ldr	r2, [sp, #32]
 800e866:	1c5c      	adds	r4, r3, #1
 800e868:	2331      	movs	r3, #49	@ 0x31
 800e86a:	7013      	strb	r3, [r2, #0]
 800e86c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e86e:	3301      	adds	r3, #1
 800e870:	930c      	str	r3, [sp, #48]	@ 0x30
 800e872:	e6a3      	b.n	800e5bc <_dtoa_r+0x6e4>
 800e874:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800e876:	0037      	movs	r7, r6
 800e878:	e7f3      	b.n	800e862 <_dtoa_r+0x98a>
 800e87a:	9b04      	ldr	r3, [sp, #16]
 800e87c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800e87e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e880:	e7f9      	b.n	800e876 <_dtoa_r+0x99e>
 800e882:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e884:	2b00      	cmp	r3, #0
 800e886:	d100      	bne.n	800e88a <_dtoa_r+0x9b2>
 800e888:	e100      	b.n	800ea8c <_dtoa_r+0xbb4>
 800e88a:	2c00      	cmp	r4, #0
 800e88c:	dd05      	ble.n	800e89a <_dtoa_r+0x9c2>
 800e88e:	0039      	movs	r1, r7
 800e890:	0022      	movs	r2, r4
 800e892:	9803      	ldr	r0, [sp, #12]
 800e894:	f000 fc4e 	bl	800f134 <__lshift>
 800e898:	0007      	movs	r7, r0
 800e89a:	0038      	movs	r0, r7
 800e89c:	2d00      	cmp	r5, #0
 800e89e:	d018      	beq.n	800e8d2 <_dtoa_r+0x9fa>
 800e8a0:	6879      	ldr	r1, [r7, #4]
 800e8a2:	9803      	ldr	r0, [sp, #12]
 800e8a4:	f000 fa24 	bl	800ecf0 <_Balloc>
 800e8a8:	1e04      	subs	r4, r0, #0
 800e8aa:	d105      	bne.n	800e8b8 <_dtoa_r+0x9e0>
 800e8ac:	0022      	movs	r2, r4
 800e8ae:	4b2b      	ldr	r3, [pc, #172]	@ (800e95c <_dtoa_r+0xa84>)
 800e8b0:	482b      	ldr	r0, [pc, #172]	@ (800e960 <_dtoa_r+0xa88>)
 800e8b2:	492c      	ldr	r1, [pc, #176]	@ (800e964 <_dtoa_r+0xa8c>)
 800e8b4:	f7ff fb25 	bl	800df02 <_dtoa_r+0x2a>
 800e8b8:	0039      	movs	r1, r7
 800e8ba:	693a      	ldr	r2, [r7, #16]
 800e8bc:	310c      	adds	r1, #12
 800e8be:	3202      	adds	r2, #2
 800e8c0:	0092      	lsls	r2, r2, #2
 800e8c2:	300c      	adds	r0, #12
 800e8c4:	f7ff fa70 	bl	800dda8 <memcpy>
 800e8c8:	2201      	movs	r2, #1
 800e8ca:	0021      	movs	r1, r4
 800e8cc:	9803      	ldr	r0, [sp, #12]
 800e8ce:	f000 fc31 	bl	800f134 <__lshift>
 800e8d2:	9b08      	ldr	r3, [sp, #32]
 800e8d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e8d6:	9306      	str	r3, [sp, #24]
 800e8d8:	3b01      	subs	r3, #1
 800e8da:	189b      	adds	r3, r3, r2
 800e8dc:	2201      	movs	r2, #1
 800e8de:	9704      	str	r7, [sp, #16]
 800e8e0:	0007      	movs	r7, r0
 800e8e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e8e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e8e6:	4013      	ands	r3, r2
 800e8e8:	930e      	str	r3, [sp, #56]	@ 0x38
 800e8ea:	0031      	movs	r1, r6
 800e8ec:	9805      	ldr	r0, [sp, #20]
 800e8ee:	f7ff fa64 	bl	800ddba <quorem>
 800e8f2:	9904      	ldr	r1, [sp, #16]
 800e8f4:	0005      	movs	r5, r0
 800e8f6:	900a      	str	r0, [sp, #40]	@ 0x28
 800e8f8:	9805      	ldr	r0, [sp, #20]
 800e8fa:	f000 fc87 	bl	800f20c <__mcmp>
 800e8fe:	003a      	movs	r2, r7
 800e900:	900d      	str	r0, [sp, #52]	@ 0x34
 800e902:	0031      	movs	r1, r6
 800e904:	9803      	ldr	r0, [sp, #12]
 800e906:	f000 fc9d 	bl	800f244 <__mdiff>
 800e90a:	2201      	movs	r2, #1
 800e90c:	68c3      	ldr	r3, [r0, #12]
 800e90e:	0004      	movs	r4, r0
 800e910:	3530      	adds	r5, #48	@ 0x30
 800e912:	9209      	str	r2, [sp, #36]	@ 0x24
 800e914:	2b00      	cmp	r3, #0
 800e916:	d104      	bne.n	800e922 <_dtoa_r+0xa4a>
 800e918:	0001      	movs	r1, r0
 800e91a:	9805      	ldr	r0, [sp, #20]
 800e91c:	f000 fc76 	bl	800f20c <__mcmp>
 800e920:	9009      	str	r0, [sp, #36]	@ 0x24
 800e922:	0021      	movs	r1, r4
 800e924:	9803      	ldr	r0, [sp, #12]
 800e926:	f000 fa27 	bl	800ed78 <_Bfree>
 800e92a:	9b06      	ldr	r3, [sp, #24]
 800e92c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e92e:	1c5c      	adds	r4, r3, #1
 800e930:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800e932:	4313      	orrs	r3, r2
 800e934:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e936:	4313      	orrs	r3, r2
 800e938:	d116      	bne.n	800e968 <_dtoa_r+0xa90>
 800e93a:	2d39      	cmp	r5, #57	@ 0x39
 800e93c:	d02f      	beq.n	800e99e <_dtoa_r+0xac6>
 800e93e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e940:	2b00      	cmp	r3, #0
 800e942:	dd01      	ble.n	800e948 <_dtoa_r+0xa70>
 800e944:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800e946:	3531      	adds	r5, #49	@ 0x31
 800e948:	9b06      	ldr	r3, [sp, #24]
 800e94a:	701d      	strb	r5, [r3, #0]
 800e94c:	e638      	b.n	800e5c0 <_dtoa_r+0x6e8>
 800e94e:	46c0      	nop			@ (mov r8, r8)
 800e950:	40240000 	.word	0x40240000
 800e954:	00000433 	.word	0x00000433
 800e958:	7ff00000 	.word	0x7ff00000
 800e95c:	0801090f 	.word	0x0801090f
 800e960:	080108b7 	.word	0x080108b7
 800e964:	000002ef 	.word	0x000002ef
 800e968:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e96a:	2b00      	cmp	r3, #0
 800e96c:	db04      	blt.n	800e978 <_dtoa_r+0xaa0>
 800e96e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800e970:	4313      	orrs	r3, r2
 800e972:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e974:	4313      	orrs	r3, r2
 800e976:	d11e      	bne.n	800e9b6 <_dtoa_r+0xade>
 800e978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	dde4      	ble.n	800e948 <_dtoa_r+0xa70>
 800e97e:	9905      	ldr	r1, [sp, #20]
 800e980:	2201      	movs	r2, #1
 800e982:	9803      	ldr	r0, [sp, #12]
 800e984:	f000 fbd6 	bl	800f134 <__lshift>
 800e988:	0031      	movs	r1, r6
 800e98a:	9005      	str	r0, [sp, #20]
 800e98c:	f000 fc3e 	bl	800f20c <__mcmp>
 800e990:	2800      	cmp	r0, #0
 800e992:	dc02      	bgt.n	800e99a <_dtoa_r+0xac2>
 800e994:	d1d8      	bne.n	800e948 <_dtoa_r+0xa70>
 800e996:	07eb      	lsls	r3, r5, #31
 800e998:	d5d6      	bpl.n	800e948 <_dtoa_r+0xa70>
 800e99a:	2d39      	cmp	r5, #57	@ 0x39
 800e99c:	d1d2      	bne.n	800e944 <_dtoa_r+0xa6c>
 800e99e:	2339      	movs	r3, #57	@ 0x39
 800e9a0:	9a06      	ldr	r2, [sp, #24]
 800e9a2:	7013      	strb	r3, [r2, #0]
 800e9a4:	0023      	movs	r3, r4
 800e9a6:	001c      	movs	r4, r3
 800e9a8:	3b01      	subs	r3, #1
 800e9aa:	781a      	ldrb	r2, [r3, #0]
 800e9ac:	2a39      	cmp	r2, #57	@ 0x39
 800e9ae:	d04f      	beq.n	800ea50 <_dtoa_r+0xb78>
 800e9b0:	3201      	adds	r2, #1
 800e9b2:	701a      	strb	r2, [r3, #0]
 800e9b4:	e604      	b.n	800e5c0 <_dtoa_r+0x6e8>
 800e9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	dd03      	ble.n	800e9c4 <_dtoa_r+0xaec>
 800e9bc:	2d39      	cmp	r5, #57	@ 0x39
 800e9be:	d0ee      	beq.n	800e99e <_dtoa_r+0xac6>
 800e9c0:	3501      	adds	r5, #1
 800e9c2:	e7c1      	b.n	800e948 <_dtoa_r+0xa70>
 800e9c4:	9b06      	ldr	r3, [sp, #24]
 800e9c6:	9a06      	ldr	r2, [sp, #24]
 800e9c8:	701d      	strb	r5, [r3, #0]
 800e9ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e9cc:	4293      	cmp	r3, r2
 800e9ce:	d02a      	beq.n	800ea26 <_dtoa_r+0xb4e>
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	220a      	movs	r2, #10
 800e9d4:	9905      	ldr	r1, [sp, #20]
 800e9d6:	9803      	ldr	r0, [sp, #12]
 800e9d8:	f000 f9f2 	bl	800edc0 <__multadd>
 800e9dc:	9b04      	ldr	r3, [sp, #16]
 800e9de:	9005      	str	r0, [sp, #20]
 800e9e0:	42bb      	cmp	r3, r7
 800e9e2:	d109      	bne.n	800e9f8 <_dtoa_r+0xb20>
 800e9e4:	2300      	movs	r3, #0
 800e9e6:	220a      	movs	r2, #10
 800e9e8:	9904      	ldr	r1, [sp, #16]
 800e9ea:	9803      	ldr	r0, [sp, #12]
 800e9ec:	f000 f9e8 	bl	800edc0 <__multadd>
 800e9f0:	9004      	str	r0, [sp, #16]
 800e9f2:	0007      	movs	r7, r0
 800e9f4:	9406      	str	r4, [sp, #24]
 800e9f6:	e778      	b.n	800e8ea <_dtoa_r+0xa12>
 800e9f8:	9904      	ldr	r1, [sp, #16]
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	220a      	movs	r2, #10
 800e9fe:	9803      	ldr	r0, [sp, #12]
 800ea00:	f000 f9de 	bl	800edc0 <__multadd>
 800ea04:	2300      	movs	r3, #0
 800ea06:	9004      	str	r0, [sp, #16]
 800ea08:	220a      	movs	r2, #10
 800ea0a:	0039      	movs	r1, r7
 800ea0c:	9803      	ldr	r0, [sp, #12]
 800ea0e:	f000 f9d7 	bl	800edc0 <__multadd>
 800ea12:	e7ee      	b.n	800e9f2 <_dtoa_r+0xb1a>
 800ea14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea16:	2401      	movs	r4, #1
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	dd00      	ble.n	800ea1e <_dtoa_r+0xb46>
 800ea1c:	001c      	movs	r4, r3
 800ea1e:	9b08      	ldr	r3, [sp, #32]
 800ea20:	191c      	adds	r4, r3, r4
 800ea22:	2300      	movs	r3, #0
 800ea24:	9304      	str	r3, [sp, #16]
 800ea26:	9905      	ldr	r1, [sp, #20]
 800ea28:	2201      	movs	r2, #1
 800ea2a:	9803      	ldr	r0, [sp, #12]
 800ea2c:	f000 fb82 	bl	800f134 <__lshift>
 800ea30:	0031      	movs	r1, r6
 800ea32:	9005      	str	r0, [sp, #20]
 800ea34:	f000 fbea 	bl	800f20c <__mcmp>
 800ea38:	2800      	cmp	r0, #0
 800ea3a:	dcb3      	bgt.n	800e9a4 <_dtoa_r+0xacc>
 800ea3c:	d101      	bne.n	800ea42 <_dtoa_r+0xb6a>
 800ea3e:	07ed      	lsls	r5, r5, #31
 800ea40:	d4b0      	bmi.n	800e9a4 <_dtoa_r+0xacc>
 800ea42:	0023      	movs	r3, r4
 800ea44:	001c      	movs	r4, r3
 800ea46:	3b01      	subs	r3, #1
 800ea48:	781a      	ldrb	r2, [r3, #0]
 800ea4a:	2a30      	cmp	r2, #48	@ 0x30
 800ea4c:	d0fa      	beq.n	800ea44 <_dtoa_r+0xb6c>
 800ea4e:	e5b7      	b.n	800e5c0 <_dtoa_r+0x6e8>
 800ea50:	9a08      	ldr	r2, [sp, #32]
 800ea52:	429a      	cmp	r2, r3
 800ea54:	d1a7      	bne.n	800e9a6 <_dtoa_r+0xace>
 800ea56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ea58:	3301      	adds	r3, #1
 800ea5a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ea5c:	2331      	movs	r3, #49	@ 0x31
 800ea5e:	7013      	strb	r3, [r2, #0]
 800ea60:	e5ae      	b.n	800e5c0 <_dtoa_r+0x6e8>
 800ea62:	4b15      	ldr	r3, [pc, #84]	@ (800eab8 <_dtoa_r+0xbe0>)
 800ea64:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ea66:	9308      	str	r3, [sp, #32]
 800ea68:	4b14      	ldr	r3, [pc, #80]	@ (800eabc <_dtoa_r+0xbe4>)
 800ea6a:	2a00      	cmp	r2, #0
 800ea6c:	d001      	beq.n	800ea72 <_dtoa_r+0xb9a>
 800ea6e:	f7ff fa7b 	bl	800df68 <_dtoa_r+0x90>
 800ea72:	f7ff fa7b 	bl	800df6c <_dtoa_r+0x94>
 800ea76:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ea78:	2b01      	cmp	r3, #1
 800ea7a:	dc00      	bgt.n	800ea7e <_dtoa_r+0xba6>
 800ea7c:	e648      	b.n	800e710 <_dtoa_r+0x838>
 800ea7e:	2001      	movs	r0, #1
 800ea80:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800ea82:	e665      	b.n	800e750 <_dtoa_r+0x878>
 800ea84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	dc00      	bgt.n	800ea8c <_dtoa_r+0xbb4>
 800ea8a:	e6d6      	b.n	800e83a <_dtoa_r+0x962>
 800ea8c:	2400      	movs	r4, #0
 800ea8e:	0031      	movs	r1, r6
 800ea90:	9805      	ldr	r0, [sp, #20]
 800ea92:	f7ff f992 	bl	800ddba <quorem>
 800ea96:	9b08      	ldr	r3, [sp, #32]
 800ea98:	3030      	adds	r0, #48	@ 0x30
 800ea9a:	5518      	strb	r0, [r3, r4]
 800ea9c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ea9e:	3401      	adds	r4, #1
 800eaa0:	0005      	movs	r5, r0
 800eaa2:	429c      	cmp	r4, r3
 800eaa4:	dab6      	bge.n	800ea14 <_dtoa_r+0xb3c>
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	220a      	movs	r2, #10
 800eaaa:	9905      	ldr	r1, [sp, #20]
 800eaac:	9803      	ldr	r0, [sp, #12]
 800eaae:	f000 f987 	bl	800edc0 <__multadd>
 800eab2:	9005      	str	r0, [sp, #20]
 800eab4:	e7eb      	b.n	800ea8e <_dtoa_r+0xbb6>
 800eab6:	46c0      	nop			@ (mov r8, r8)
 800eab8:	08010893 	.word	0x08010893
 800eabc:	0801089b 	.word	0x0801089b

0800eac0 <_free_r>:
 800eac0:	b570      	push	{r4, r5, r6, lr}
 800eac2:	0005      	movs	r5, r0
 800eac4:	1e0c      	subs	r4, r1, #0
 800eac6:	d010      	beq.n	800eaea <_free_r+0x2a>
 800eac8:	3c04      	subs	r4, #4
 800eaca:	6823      	ldr	r3, [r4, #0]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	da00      	bge.n	800ead2 <_free_r+0x12>
 800ead0:	18e4      	adds	r4, r4, r3
 800ead2:	0028      	movs	r0, r5
 800ead4:	f000 f8fc 	bl	800ecd0 <__malloc_lock>
 800ead8:	4a1d      	ldr	r2, [pc, #116]	@ (800eb50 <_free_r+0x90>)
 800eada:	6813      	ldr	r3, [r2, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d105      	bne.n	800eaec <_free_r+0x2c>
 800eae0:	6063      	str	r3, [r4, #4]
 800eae2:	6014      	str	r4, [r2, #0]
 800eae4:	0028      	movs	r0, r5
 800eae6:	f000 f8fb 	bl	800ece0 <__malloc_unlock>
 800eaea:	bd70      	pop	{r4, r5, r6, pc}
 800eaec:	42a3      	cmp	r3, r4
 800eaee:	d908      	bls.n	800eb02 <_free_r+0x42>
 800eaf0:	6820      	ldr	r0, [r4, #0]
 800eaf2:	1821      	adds	r1, r4, r0
 800eaf4:	428b      	cmp	r3, r1
 800eaf6:	d1f3      	bne.n	800eae0 <_free_r+0x20>
 800eaf8:	6819      	ldr	r1, [r3, #0]
 800eafa:	685b      	ldr	r3, [r3, #4]
 800eafc:	1809      	adds	r1, r1, r0
 800eafe:	6021      	str	r1, [r4, #0]
 800eb00:	e7ee      	b.n	800eae0 <_free_r+0x20>
 800eb02:	001a      	movs	r2, r3
 800eb04:	685b      	ldr	r3, [r3, #4]
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d001      	beq.n	800eb0e <_free_r+0x4e>
 800eb0a:	42a3      	cmp	r3, r4
 800eb0c:	d9f9      	bls.n	800eb02 <_free_r+0x42>
 800eb0e:	6811      	ldr	r1, [r2, #0]
 800eb10:	1850      	adds	r0, r2, r1
 800eb12:	42a0      	cmp	r0, r4
 800eb14:	d10b      	bne.n	800eb2e <_free_r+0x6e>
 800eb16:	6820      	ldr	r0, [r4, #0]
 800eb18:	1809      	adds	r1, r1, r0
 800eb1a:	1850      	adds	r0, r2, r1
 800eb1c:	6011      	str	r1, [r2, #0]
 800eb1e:	4283      	cmp	r3, r0
 800eb20:	d1e0      	bne.n	800eae4 <_free_r+0x24>
 800eb22:	6818      	ldr	r0, [r3, #0]
 800eb24:	685b      	ldr	r3, [r3, #4]
 800eb26:	1841      	adds	r1, r0, r1
 800eb28:	6011      	str	r1, [r2, #0]
 800eb2a:	6053      	str	r3, [r2, #4]
 800eb2c:	e7da      	b.n	800eae4 <_free_r+0x24>
 800eb2e:	42a0      	cmp	r0, r4
 800eb30:	d902      	bls.n	800eb38 <_free_r+0x78>
 800eb32:	230c      	movs	r3, #12
 800eb34:	602b      	str	r3, [r5, #0]
 800eb36:	e7d5      	b.n	800eae4 <_free_r+0x24>
 800eb38:	6820      	ldr	r0, [r4, #0]
 800eb3a:	1821      	adds	r1, r4, r0
 800eb3c:	428b      	cmp	r3, r1
 800eb3e:	d103      	bne.n	800eb48 <_free_r+0x88>
 800eb40:	6819      	ldr	r1, [r3, #0]
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	1809      	adds	r1, r1, r0
 800eb46:	6021      	str	r1, [r4, #0]
 800eb48:	6063      	str	r3, [r4, #4]
 800eb4a:	6054      	str	r4, [r2, #4]
 800eb4c:	e7ca      	b.n	800eae4 <_free_r+0x24>
 800eb4e:	46c0      	nop			@ (mov r8, r8)
 800eb50:	20001000 	.word	0x20001000

0800eb54 <malloc>:
 800eb54:	b510      	push	{r4, lr}
 800eb56:	4b03      	ldr	r3, [pc, #12]	@ (800eb64 <malloc+0x10>)
 800eb58:	0001      	movs	r1, r0
 800eb5a:	6818      	ldr	r0, [r3, #0]
 800eb5c:	f000 f826 	bl	800ebac <_malloc_r>
 800eb60:	bd10      	pop	{r4, pc}
 800eb62:	46c0      	nop			@ (mov r8, r8)
 800eb64:	2000031c 	.word	0x2000031c

0800eb68 <sbrk_aligned>:
 800eb68:	b570      	push	{r4, r5, r6, lr}
 800eb6a:	4e0f      	ldr	r6, [pc, #60]	@ (800eba8 <sbrk_aligned+0x40>)
 800eb6c:	000d      	movs	r5, r1
 800eb6e:	6831      	ldr	r1, [r6, #0]
 800eb70:	0004      	movs	r4, r0
 800eb72:	2900      	cmp	r1, #0
 800eb74:	d102      	bne.n	800eb7c <sbrk_aligned+0x14>
 800eb76:	f000 fe8f 	bl	800f898 <_sbrk_r>
 800eb7a:	6030      	str	r0, [r6, #0]
 800eb7c:	0029      	movs	r1, r5
 800eb7e:	0020      	movs	r0, r4
 800eb80:	f000 fe8a 	bl	800f898 <_sbrk_r>
 800eb84:	1c43      	adds	r3, r0, #1
 800eb86:	d103      	bne.n	800eb90 <sbrk_aligned+0x28>
 800eb88:	2501      	movs	r5, #1
 800eb8a:	426d      	negs	r5, r5
 800eb8c:	0028      	movs	r0, r5
 800eb8e:	bd70      	pop	{r4, r5, r6, pc}
 800eb90:	2303      	movs	r3, #3
 800eb92:	1cc5      	adds	r5, r0, #3
 800eb94:	439d      	bics	r5, r3
 800eb96:	42a8      	cmp	r0, r5
 800eb98:	d0f8      	beq.n	800eb8c <sbrk_aligned+0x24>
 800eb9a:	1a29      	subs	r1, r5, r0
 800eb9c:	0020      	movs	r0, r4
 800eb9e:	f000 fe7b 	bl	800f898 <_sbrk_r>
 800eba2:	3001      	adds	r0, #1
 800eba4:	d1f2      	bne.n	800eb8c <sbrk_aligned+0x24>
 800eba6:	e7ef      	b.n	800eb88 <sbrk_aligned+0x20>
 800eba8:	20000ffc 	.word	0x20000ffc

0800ebac <_malloc_r>:
 800ebac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebae:	2203      	movs	r2, #3
 800ebb0:	1ccb      	adds	r3, r1, #3
 800ebb2:	4393      	bics	r3, r2
 800ebb4:	3308      	adds	r3, #8
 800ebb6:	0005      	movs	r5, r0
 800ebb8:	001f      	movs	r7, r3
 800ebba:	2b0c      	cmp	r3, #12
 800ebbc:	d234      	bcs.n	800ec28 <_malloc_r+0x7c>
 800ebbe:	270c      	movs	r7, #12
 800ebc0:	42b9      	cmp	r1, r7
 800ebc2:	d833      	bhi.n	800ec2c <_malloc_r+0x80>
 800ebc4:	0028      	movs	r0, r5
 800ebc6:	f000 f883 	bl	800ecd0 <__malloc_lock>
 800ebca:	4e37      	ldr	r6, [pc, #220]	@ (800eca8 <_malloc_r+0xfc>)
 800ebcc:	6833      	ldr	r3, [r6, #0]
 800ebce:	001c      	movs	r4, r3
 800ebd0:	2c00      	cmp	r4, #0
 800ebd2:	d12f      	bne.n	800ec34 <_malloc_r+0x88>
 800ebd4:	0039      	movs	r1, r7
 800ebd6:	0028      	movs	r0, r5
 800ebd8:	f7ff ffc6 	bl	800eb68 <sbrk_aligned>
 800ebdc:	0004      	movs	r4, r0
 800ebde:	1c43      	adds	r3, r0, #1
 800ebe0:	d15f      	bne.n	800eca2 <_malloc_r+0xf6>
 800ebe2:	6834      	ldr	r4, [r6, #0]
 800ebe4:	9400      	str	r4, [sp, #0]
 800ebe6:	9b00      	ldr	r3, [sp, #0]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	d14a      	bne.n	800ec82 <_malloc_r+0xd6>
 800ebec:	2c00      	cmp	r4, #0
 800ebee:	d052      	beq.n	800ec96 <_malloc_r+0xea>
 800ebf0:	6823      	ldr	r3, [r4, #0]
 800ebf2:	0028      	movs	r0, r5
 800ebf4:	18e3      	adds	r3, r4, r3
 800ebf6:	9900      	ldr	r1, [sp, #0]
 800ebf8:	9301      	str	r3, [sp, #4]
 800ebfa:	f000 fe4d 	bl	800f898 <_sbrk_r>
 800ebfe:	9b01      	ldr	r3, [sp, #4]
 800ec00:	4283      	cmp	r3, r0
 800ec02:	d148      	bne.n	800ec96 <_malloc_r+0xea>
 800ec04:	6823      	ldr	r3, [r4, #0]
 800ec06:	0028      	movs	r0, r5
 800ec08:	1aff      	subs	r7, r7, r3
 800ec0a:	0039      	movs	r1, r7
 800ec0c:	f7ff ffac 	bl	800eb68 <sbrk_aligned>
 800ec10:	3001      	adds	r0, #1
 800ec12:	d040      	beq.n	800ec96 <_malloc_r+0xea>
 800ec14:	6823      	ldr	r3, [r4, #0]
 800ec16:	19db      	adds	r3, r3, r7
 800ec18:	6023      	str	r3, [r4, #0]
 800ec1a:	6833      	ldr	r3, [r6, #0]
 800ec1c:	685a      	ldr	r2, [r3, #4]
 800ec1e:	2a00      	cmp	r2, #0
 800ec20:	d133      	bne.n	800ec8a <_malloc_r+0xde>
 800ec22:	9b00      	ldr	r3, [sp, #0]
 800ec24:	6033      	str	r3, [r6, #0]
 800ec26:	e019      	b.n	800ec5c <_malloc_r+0xb0>
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	dac9      	bge.n	800ebc0 <_malloc_r+0x14>
 800ec2c:	230c      	movs	r3, #12
 800ec2e:	602b      	str	r3, [r5, #0]
 800ec30:	2000      	movs	r0, #0
 800ec32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec34:	6821      	ldr	r1, [r4, #0]
 800ec36:	1bc9      	subs	r1, r1, r7
 800ec38:	d420      	bmi.n	800ec7c <_malloc_r+0xd0>
 800ec3a:	290b      	cmp	r1, #11
 800ec3c:	d90a      	bls.n	800ec54 <_malloc_r+0xa8>
 800ec3e:	19e2      	adds	r2, r4, r7
 800ec40:	6027      	str	r7, [r4, #0]
 800ec42:	42a3      	cmp	r3, r4
 800ec44:	d104      	bne.n	800ec50 <_malloc_r+0xa4>
 800ec46:	6032      	str	r2, [r6, #0]
 800ec48:	6863      	ldr	r3, [r4, #4]
 800ec4a:	6011      	str	r1, [r2, #0]
 800ec4c:	6053      	str	r3, [r2, #4]
 800ec4e:	e005      	b.n	800ec5c <_malloc_r+0xb0>
 800ec50:	605a      	str	r2, [r3, #4]
 800ec52:	e7f9      	b.n	800ec48 <_malloc_r+0x9c>
 800ec54:	6862      	ldr	r2, [r4, #4]
 800ec56:	42a3      	cmp	r3, r4
 800ec58:	d10e      	bne.n	800ec78 <_malloc_r+0xcc>
 800ec5a:	6032      	str	r2, [r6, #0]
 800ec5c:	0028      	movs	r0, r5
 800ec5e:	f000 f83f 	bl	800ece0 <__malloc_unlock>
 800ec62:	0020      	movs	r0, r4
 800ec64:	2207      	movs	r2, #7
 800ec66:	300b      	adds	r0, #11
 800ec68:	1d23      	adds	r3, r4, #4
 800ec6a:	4390      	bics	r0, r2
 800ec6c:	1ac2      	subs	r2, r0, r3
 800ec6e:	4298      	cmp	r0, r3
 800ec70:	d0df      	beq.n	800ec32 <_malloc_r+0x86>
 800ec72:	1a1b      	subs	r3, r3, r0
 800ec74:	50a3      	str	r3, [r4, r2]
 800ec76:	e7dc      	b.n	800ec32 <_malloc_r+0x86>
 800ec78:	605a      	str	r2, [r3, #4]
 800ec7a:	e7ef      	b.n	800ec5c <_malloc_r+0xb0>
 800ec7c:	0023      	movs	r3, r4
 800ec7e:	6864      	ldr	r4, [r4, #4]
 800ec80:	e7a6      	b.n	800ebd0 <_malloc_r+0x24>
 800ec82:	9c00      	ldr	r4, [sp, #0]
 800ec84:	6863      	ldr	r3, [r4, #4]
 800ec86:	9300      	str	r3, [sp, #0]
 800ec88:	e7ad      	b.n	800ebe6 <_malloc_r+0x3a>
 800ec8a:	001a      	movs	r2, r3
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	42a3      	cmp	r3, r4
 800ec90:	d1fb      	bne.n	800ec8a <_malloc_r+0xde>
 800ec92:	2300      	movs	r3, #0
 800ec94:	e7da      	b.n	800ec4c <_malloc_r+0xa0>
 800ec96:	230c      	movs	r3, #12
 800ec98:	0028      	movs	r0, r5
 800ec9a:	602b      	str	r3, [r5, #0]
 800ec9c:	f000 f820 	bl	800ece0 <__malloc_unlock>
 800eca0:	e7c6      	b.n	800ec30 <_malloc_r+0x84>
 800eca2:	6007      	str	r7, [r0, #0]
 800eca4:	e7da      	b.n	800ec5c <_malloc_r+0xb0>
 800eca6:	46c0      	nop			@ (mov r8, r8)
 800eca8:	20001000 	.word	0x20001000

0800ecac <__ascii_mbtowc>:
 800ecac:	b082      	sub	sp, #8
 800ecae:	2900      	cmp	r1, #0
 800ecb0:	d100      	bne.n	800ecb4 <__ascii_mbtowc+0x8>
 800ecb2:	a901      	add	r1, sp, #4
 800ecb4:	1e10      	subs	r0, r2, #0
 800ecb6:	d006      	beq.n	800ecc6 <__ascii_mbtowc+0x1a>
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d006      	beq.n	800ecca <__ascii_mbtowc+0x1e>
 800ecbc:	7813      	ldrb	r3, [r2, #0]
 800ecbe:	600b      	str	r3, [r1, #0]
 800ecc0:	7810      	ldrb	r0, [r2, #0]
 800ecc2:	1e43      	subs	r3, r0, #1
 800ecc4:	4198      	sbcs	r0, r3
 800ecc6:	b002      	add	sp, #8
 800ecc8:	4770      	bx	lr
 800ecca:	2002      	movs	r0, #2
 800eccc:	4240      	negs	r0, r0
 800ecce:	e7fa      	b.n	800ecc6 <__ascii_mbtowc+0x1a>

0800ecd0 <__malloc_lock>:
 800ecd0:	b510      	push	{r4, lr}
 800ecd2:	4802      	ldr	r0, [pc, #8]	@ (800ecdc <__malloc_lock+0xc>)
 800ecd4:	f7ff f853 	bl	800dd7e <__retarget_lock_acquire_recursive>
 800ecd8:	bd10      	pop	{r4, pc}
 800ecda:	46c0      	nop			@ (mov r8, r8)
 800ecdc:	20000ff8 	.word	0x20000ff8

0800ece0 <__malloc_unlock>:
 800ece0:	b510      	push	{r4, lr}
 800ece2:	4802      	ldr	r0, [pc, #8]	@ (800ecec <__malloc_unlock+0xc>)
 800ece4:	f7ff f84c 	bl	800dd80 <__retarget_lock_release_recursive>
 800ece8:	bd10      	pop	{r4, pc}
 800ecea:	46c0      	nop			@ (mov r8, r8)
 800ecec:	20000ff8 	.word	0x20000ff8

0800ecf0 <_Balloc>:
 800ecf0:	b570      	push	{r4, r5, r6, lr}
 800ecf2:	69c5      	ldr	r5, [r0, #28]
 800ecf4:	0006      	movs	r6, r0
 800ecf6:	000c      	movs	r4, r1
 800ecf8:	2d00      	cmp	r5, #0
 800ecfa:	d10e      	bne.n	800ed1a <_Balloc+0x2a>
 800ecfc:	2010      	movs	r0, #16
 800ecfe:	f7ff ff29 	bl	800eb54 <malloc>
 800ed02:	1e02      	subs	r2, r0, #0
 800ed04:	61f0      	str	r0, [r6, #28]
 800ed06:	d104      	bne.n	800ed12 <_Balloc+0x22>
 800ed08:	216b      	movs	r1, #107	@ 0x6b
 800ed0a:	4b19      	ldr	r3, [pc, #100]	@ (800ed70 <_Balloc+0x80>)
 800ed0c:	4819      	ldr	r0, [pc, #100]	@ (800ed74 <_Balloc+0x84>)
 800ed0e:	f000 fdd5 	bl	800f8bc <__assert_func>
 800ed12:	6045      	str	r5, [r0, #4]
 800ed14:	6085      	str	r5, [r0, #8]
 800ed16:	6005      	str	r5, [r0, #0]
 800ed18:	60c5      	str	r5, [r0, #12]
 800ed1a:	69f5      	ldr	r5, [r6, #28]
 800ed1c:	68eb      	ldr	r3, [r5, #12]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d013      	beq.n	800ed4a <_Balloc+0x5a>
 800ed22:	69f3      	ldr	r3, [r6, #28]
 800ed24:	00a2      	lsls	r2, r4, #2
 800ed26:	68db      	ldr	r3, [r3, #12]
 800ed28:	189b      	adds	r3, r3, r2
 800ed2a:	6818      	ldr	r0, [r3, #0]
 800ed2c:	2800      	cmp	r0, #0
 800ed2e:	d118      	bne.n	800ed62 <_Balloc+0x72>
 800ed30:	2101      	movs	r1, #1
 800ed32:	000d      	movs	r5, r1
 800ed34:	40a5      	lsls	r5, r4
 800ed36:	1d6a      	adds	r2, r5, #5
 800ed38:	0030      	movs	r0, r6
 800ed3a:	0092      	lsls	r2, r2, #2
 800ed3c:	f000 fddc 	bl	800f8f8 <_calloc_r>
 800ed40:	2800      	cmp	r0, #0
 800ed42:	d00c      	beq.n	800ed5e <_Balloc+0x6e>
 800ed44:	6044      	str	r4, [r0, #4]
 800ed46:	6085      	str	r5, [r0, #8]
 800ed48:	e00d      	b.n	800ed66 <_Balloc+0x76>
 800ed4a:	2221      	movs	r2, #33	@ 0x21
 800ed4c:	2104      	movs	r1, #4
 800ed4e:	0030      	movs	r0, r6
 800ed50:	f000 fdd2 	bl	800f8f8 <_calloc_r>
 800ed54:	69f3      	ldr	r3, [r6, #28]
 800ed56:	60e8      	str	r0, [r5, #12]
 800ed58:	68db      	ldr	r3, [r3, #12]
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d1e1      	bne.n	800ed22 <_Balloc+0x32>
 800ed5e:	2000      	movs	r0, #0
 800ed60:	bd70      	pop	{r4, r5, r6, pc}
 800ed62:	6802      	ldr	r2, [r0, #0]
 800ed64:	601a      	str	r2, [r3, #0]
 800ed66:	2300      	movs	r3, #0
 800ed68:	6103      	str	r3, [r0, #16]
 800ed6a:	60c3      	str	r3, [r0, #12]
 800ed6c:	e7f8      	b.n	800ed60 <_Balloc+0x70>
 800ed6e:	46c0      	nop			@ (mov r8, r8)
 800ed70:	080108a0 	.word	0x080108a0
 800ed74:	08010920 	.word	0x08010920

0800ed78 <_Bfree>:
 800ed78:	b570      	push	{r4, r5, r6, lr}
 800ed7a:	69c6      	ldr	r6, [r0, #28]
 800ed7c:	0005      	movs	r5, r0
 800ed7e:	000c      	movs	r4, r1
 800ed80:	2e00      	cmp	r6, #0
 800ed82:	d10e      	bne.n	800eda2 <_Bfree+0x2a>
 800ed84:	2010      	movs	r0, #16
 800ed86:	f7ff fee5 	bl	800eb54 <malloc>
 800ed8a:	1e02      	subs	r2, r0, #0
 800ed8c:	61e8      	str	r0, [r5, #28]
 800ed8e:	d104      	bne.n	800ed9a <_Bfree+0x22>
 800ed90:	218f      	movs	r1, #143	@ 0x8f
 800ed92:	4b09      	ldr	r3, [pc, #36]	@ (800edb8 <_Bfree+0x40>)
 800ed94:	4809      	ldr	r0, [pc, #36]	@ (800edbc <_Bfree+0x44>)
 800ed96:	f000 fd91 	bl	800f8bc <__assert_func>
 800ed9a:	6046      	str	r6, [r0, #4]
 800ed9c:	6086      	str	r6, [r0, #8]
 800ed9e:	6006      	str	r6, [r0, #0]
 800eda0:	60c6      	str	r6, [r0, #12]
 800eda2:	2c00      	cmp	r4, #0
 800eda4:	d007      	beq.n	800edb6 <_Bfree+0x3e>
 800eda6:	69eb      	ldr	r3, [r5, #28]
 800eda8:	6862      	ldr	r2, [r4, #4]
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	0092      	lsls	r2, r2, #2
 800edae:	189b      	adds	r3, r3, r2
 800edb0:	681a      	ldr	r2, [r3, #0]
 800edb2:	6022      	str	r2, [r4, #0]
 800edb4:	601c      	str	r4, [r3, #0]
 800edb6:	bd70      	pop	{r4, r5, r6, pc}
 800edb8:	080108a0 	.word	0x080108a0
 800edbc:	08010920 	.word	0x08010920

0800edc0 <__multadd>:
 800edc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800edc2:	000f      	movs	r7, r1
 800edc4:	9001      	str	r0, [sp, #4]
 800edc6:	000c      	movs	r4, r1
 800edc8:	001e      	movs	r6, r3
 800edca:	2000      	movs	r0, #0
 800edcc:	690d      	ldr	r5, [r1, #16]
 800edce:	3714      	adds	r7, #20
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	3001      	adds	r0, #1
 800edd4:	b299      	uxth	r1, r3
 800edd6:	4351      	muls	r1, r2
 800edd8:	0c1b      	lsrs	r3, r3, #16
 800edda:	4353      	muls	r3, r2
 800eddc:	1989      	adds	r1, r1, r6
 800edde:	0c0e      	lsrs	r6, r1, #16
 800ede0:	199b      	adds	r3, r3, r6
 800ede2:	0c1e      	lsrs	r6, r3, #16
 800ede4:	b289      	uxth	r1, r1
 800ede6:	041b      	lsls	r3, r3, #16
 800ede8:	185b      	adds	r3, r3, r1
 800edea:	c708      	stmia	r7!, {r3}
 800edec:	4285      	cmp	r5, r0
 800edee:	dcef      	bgt.n	800edd0 <__multadd+0x10>
 800edf0:	2e00      	cmp	r6, #0
 800edf2:	d022      	beq.n	800ee3a <__multadd+0x7a>
 800edf4:	68a3      	ldr	r3, [r4, #8]
 800edf6:	42ab      	cmp	r3, r5
 800edf8:	dc19      	bgt.n	800ee2e <__multadd+0x6e>
 800edfa:	6861      	ldr	r1, [r4, #4]
 800edfc:	9801      	ldr	r0, [sp, #4]
 800edfe:	3101      	adds	r1, #1
 800ee00:	f7ff ff76 	bl	800ecf0 <_Balloc>
 800ee04:	1e07      	subs	r7, r0, #0
 800ee06:	d105      	bne.n	800ee14 <__multadd+0x54>
 800ee08:	003a      	movs	r2, r7
 800ee0a:	21ba      	movs	r1, #186	@ 0xba
 800ee0c:	4b0c      	ldr	r3, [pc, #48]	@ (800ee40 <__multadd+0x80>)
 800ee0e:	480d      	ldr	r0, [pc, #52]	@ (800ee44 <__multadd+0x84>)
 800ee10:	f000 fd54 	bl	800f8bc <__assert_func>
 800ee14:	0021      	movs	r1, r4
 800ee16:	6922      	ldr	r2, [r4, #16]
 800ee18:	310c      	adds	r1, #12
 800ee1a:	3202      	adds	r2, #2
 800ee1c:	0092      	lsls	r2, r2, #2
 800ee1e:	300c      	adds	r0, #12
 800ee20:	f7fe ffc2 	bl	800dda8 <memcpy>
 800ee24:	0021      	movs	r1, r4
 800ee26:	9801      	ldr	r0, [sp, #4]
 800ee28:	f7ff ffa6 	bl	800ed78 <_Bfree>
 800ee2c:	003c      	movs	r4, r7
 800ee2e:	1d2b      	adds	r3, r5, #4
 800ee30:	009b      	lsls	r3, r3, #2
 800ee32:	18e3      	adds	r3, r4, r3
 800ee34:	3501      	adds	r5, #1
 800ee36:	605e      	str	r6, [r3, #4]
 800ee38:	6125      	str	r5, [r4, #16]
 800ee3a:	0020      	movs	r0, r4
 800ee3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ee3e:	46c0      	nop			@ (mov r8, r8)
 800ee40:	0801090f 	.word	0x0801090f
 800ee44:	08010920 	.word	0x08010920

0800ee48 <__hi0bits>:
 800ee48:	2280      	movs	r2, #128	@ 0x80
 800ee4a:	0003      	movs	r3, r0
 800ee4c:	0252      	lsls	r2, r2, #9
 800ee4e:	2000      	movs	r0, #0
 800ee50:	4293      	cmp	r3, r2
 800ee52:	d201      	bcs.n	800ee58 <__hi0bits+0x10>
 800ee54:	041b      	lsls	r3, r3, #16
 800ee56:	3010      	adds	r0, #16
 800ee58:	2280      	movs	r2, #128	@ 0x80
 800ee5a:	0452      	lsls	r2, r2, #17
 800ee5c:	4293      	cmp	r3, r2
 800ee5e:	d201      	bcs.n	800ee64 <__hi0bits+0x1c>
 800ee60:	3008      	adds	r0, #8
 800ee62:	021b      	lsls	r3, r3, #8
 800ee64:	2280      	movs	r2, #128	@ 0x80
 800ee66:	0552      	lsls	r2, r2, #21
 800ee68:	4293      	cmp	r3, r2
 800ee6a:	d201      	bcs.n	800ee70 <__hi0bits+0x28>
 800ee6c:	3004      	adds	r0, #4
 800ee6e:	011b      	lsls	r3, r3, #4
 800ee70:	2280      	movs	r2, #128	@ 0x80
 800ee72:	05d2      	lsls	r2, r2, #23
 800ee74:	4293      	cmp	r3, r2
 800ee76:	d201      	bcs.n	800ee7c <__hi0bits+0x34>
 800ee78:	3002      	adds	r0, #2
 800ee7a:	009b      	lsls	r3, r3, #2
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	db03      	blt.n	800ee88 <__hi0bits+0x40>
 800ee80:	3001      	adds	r0, #1
 800ee82:	4213      	tst	r3, r2
 800ee84:	d100      	bne.n	800ee88 <__hi0bits+0x40>
 800ee86:	2020      	movs	r0, #32
 800ee88:	4770      	bx	lr

0800ee8a <__lo0bits>:
 800ee8a:	6803      	ldr	r3, [r0, #0]
 800ee8c:	0001      	movs	r1, r0
 800ee8e:	2207      	movs	r2, #7
 800ee90:	0018      	movs	r0, r3
 800ee92:	4010      	ands	r0, r2
 800ee94:	4213      	tst	r3, r2
 800ee96:	d00d      	beq.n	800eeb4 <__lo0bits+0x2a>
 800ee98:	3a06      	subs	r2, #6
 800ee9a:	2000      	movs	r0, #0
 800ee9c:	4213      	tst	r3, r2
 800ee9e:	d105      	bne.n	800eeac <__lo0bits+0x22>
 800eea0:	3002      	adds	r0, #2
 800eea2:	4203      	tst	r3, r0
 800eea4:	d003      	beq.n	800eeae <__lo0bits+0x24>
 800eea6:	40d3      	lsrs	r3, r2
 800eea8:	0010      	movs	r0, r2
 800eeaa:	600b      	str	r3, [r1, #0]
 800eeac:	4770      	bx	lr
 800eeae:	089b      	lsrs	r3, r3, #2
 800eeb0:	600b      	str	r3, [r1, #0]
 800eeb2:	e7fb      	b.n	800eeac <__lo0bits+0x22>
 800eeb4:	b29a      	uxth	r2, r3
 800eeb6:	2a00      	cmp	r2, #0
 800eeb8:	d101      	bne.n	800eebe <__lo0bits+0x34>
 800eeba:	2010      	movs	r0, #16
 800eebc:	0c1b      	lsrs	r3, r3, #16
 800eebe:	b2da      	uxtb	r2, r3
 800eec0:	2a00      	cmp	r2, #0
 800eec2:	d101      	bne.n	800eec8 <__lo0bits+0x3e>
 800eec4:	3008      	adds	r0, #8
 800eec6:	0a1b      	lsrs	r3, r3, #8
 800eec8:	071a      	lsls	r2, r3, #28
 800eeca:	d101      	bne.n	800eed0 <__lo0bits+0x46>
 800eecc:	3004      	adds	r0, #4
 800eece:	091b      	lsrs	r3, r3, #4
 800eed0:	079a      	lsls	r2, r3, #30
 800eed2:	d101      	bne.n	800eed8 <__lo0bits+0x4e>
 800eed4:	3002      	adds	r0, #2
 800eed6:	089b      	lsrs	r3, r3, #2
 800eed8:	07da      	lsls	r2, r3, #31
 800eeda:	d4e9      	bmi.n	800eeb0 <__lo0bits+0x26>
 800eedc:	3001      	adds	r0, #1
 800eede:	085b      	lsrs	r3, r3, #1
 800eee0:	d1e6      	bne.n	800eeb0 <__lo0bits+0x26>
 800eee2:	2020      	movs	r0, #32
 800eee4:	e7e2      	b.n	800eeac <__lo0bits+0x22>
	...

0800eee8 <__i2b>:
 800eee8:	b510      	push	{r4, lr}
 800eeea:	000c      	movs	r4, r1
 800eeec:	2101      	movs	r1, #1
 800eeee:	f7ff feff 	bl	800ecf0 <_Balloc>
 800eef2:	2800      	cmp	r0, #0
 800eef4:	d107      	bne.n	800ef06 <__i2b+0x1e>
 800eef6:	2146      	movs	r1, #70	@ 0x46
 800eef8:	4c05      	ldr	r4, [pc, #20]	@ (800ef10 <__i2b+0x28>)
 800eefa:	0002      	movs	r2, r0
 800eefc:	4b05      	ldr	r3, [pc, #20]	@ (800ef14 <__i2b+0x2c>)
 800eefe:	0020      	movs	r0, r4
 800ef00:	31ff      	adds	r1, #255	@ 0xff
 800ef02:	f000 fcdb 	bl	800f8bc <__assert_func>
 800ef06:	2301      	movs	r3, #1
 800ef08:	6144      	str	r4, [r0, #20]
 800ef0a:	6103      	str	r3, [r0, #16]
 800ef0c:	bd10      	pop	{r4, pc}
 800ef0e:	46c0      	nop			@ (mov r8, r8)
 800ef10:	08010920 	.word	0x08010920
 800ef14:	0801090f 	.word	0x0801090f

0800ef18 <__multiply>:
 800ef18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef1a:	0014      	movs	r4, r2
 800ef1c:	690a      	ldr	r2, [r1, #16]
 800ef1e:	6923      	ldr	r3, [r4, #16]
 800ef20:	000d      	movs	r5, r1
 800ef22:	b08b      	sub	sp, #44	@ 0x2c
 800ef24:	429a      	cmp	r2, r3
 800ef26:	db02      	blt.n	800ef2e <__multiply+0x16>
 800ef28:	0023      	movs	r3, r4
 800ef2a:	000c      	movs	r4, r1
 800ef2c:	001d      	movs	r5, r3
 800ef2e:	6927      	ldr	r7, [r4, #16]
 800ef30:	692e      	ldr	r6, [r5, #16]
 800ef32:	6861      	ldr	r1, [r4, #4]
 800ef34:	19bb      	adds	r3, r7, r6
 800ef36:	9303      	str	r3, [sp, #12]
 800ef38:	68a3      	ldr	r3, [r4, #8]
 800ef3a:	19ba      	adds	r2, r7, r6
 800ef3c:	4293      	cmp	r3, r2
 800ef3e:	da00      	bge.n	800ef42 <__multiply+0x2a>
 800ef40:	3101      	adds	r1, #1
 800ef42:	f7ff fed5 	bl	800ecf0 <_Balloc>
 800ef46:	9002      	str	r0, [sp, #8]
 800ef48:	2800      	cmp	r0, #0
 800ef4a:	d106      	bne.n	800ef5a <__multiply+0x42>
 800ef4c:	21b1      	movs	r1, #177	@ 0xb1
 800ef4e:	4b49      	ldr	r3, [pc, #292]	@ (800f074 <__multiply+0x15c>)
 800ef50:	4849      	ldr	r0, [pc, #292]	@ (800f078 <__multiply+0x160>)
 800ef52:	9a02      	ldr	r2, [sp, #8]
 800ef54:	0049      	lsls	r1, r1, #1
 800ef56:	f000 fcb1 	bl	800f8bc <__assert_func>
 800ef5a:	9b02      	ldr	r3, [sp, #8]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	3314      	adds	r3, #20
 800ef60:	469c      	mov	ip, r3
 800ef62:	19bb      	adds	r3, r7, r6
 800ef64:	009b      	lsls	r3, r3, #2
 800ef66:	4463      	add	r3, ip
 800ef68:	9304      	str	r3, [sp, #16]
 800ef6a:	4663      	mov	r3, ip
 800ef6c:	9904      	ldr	r1, [sp, #16]
 800ef6e:	428b      	cmp	r3, r1
 800ef70:	d32a      	bcc.n	800efc8 <__multiply+0xb0>
 800ef72:	0023      	movs	r3, r4
 800ef74:	00bf      	lsls	r7, r7, #2
 800ef76:	3314      	adds	r3, #20
 800ef78:	3514      	adds	r5, #20
 800ef7a:	9308      	str	r3, [sp, #32]
 800ef7c:	00b6      	lsls	r6, r6, #2
 800ef7e:	19db      	adds	r3, r3, r7
 800ef80:	9305      	str	r3, [sp, #20]
 800ef82:	19ab      	adds	r3, r5, r6
 800ef84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef86:	2304      	movs	r3, #4
 800ef88:	9306      	str	r3, [sp, #24]
 800ef8a:	0023      	movs	r3, r4
 800ef8c:	9a05      	ldr	r2, [sp, #20]
 800ef8e:	3315      	adds	r3, #21
 800ef90:	9501      	str	r5, [sp, #4]
 800ef92:	429a      	cmp	r2, r3
 800ef94:	d305      	bcc.n	800efa2 <__multiply+0x8a>
 800ef96:	1b13      	subs	r3, r2, r4
 800ef98:	3b15      	subs	r3, #21
 800ef9a:	089b      	lsrs	r3, r3, #2
 800ef9c:	3301      	adds	r3, #1
 800ef9e:	009b      	lsls	r3, r3, #2
 800efa0:	9306      	str	r3, [sp, #24]
 800efa2:	9b01      	ldr	r3, [sp, #4]
 800efa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efa6:	4293      	cmp	r3, r2
 800efa8:	d310      	bcc.n	800efcc <__multiply+0xb4>
 800efaa:	9b03      	ldr	r3, [sp, #12]
 800efac:	2b00      	cmp	r3, #0
 800efae:	dd05      	ble.n	800efbc <__multiply+0xa4>
 800efb0:	9b04      	ldr	r3, [sp, #16]
 800efb2:	3b04      	subs	r3, #4
 800efb4:	9304      	str	r3, [sp, #16]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d056      	beq.n	800f06a <__multiply+0x152>
 800efbc:	9b02      	ldr	r3, [sp, #8]
 800efbe:	9a03      	ldr	r2, [sp, #12]
 800efc0:	0018      	movs	r0, r3
 800efc2:	611a      	str	r2, [r3, #16]
 800efc4:	b00b      	add	sp, #44	@ 0x2c
 800efc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efc8:	c304      	stmia	r3!, {r2}
 800efca:	e7cf      	b.n	800ef6c <__multiply+0x54>
 800efcc:	9b01      	ldr	r3, [sp, #4]
 800efce:	6818      	ldr	r0, [r3, #0]
 800efd0:	b280      	uxth	r0, r0
 800efd2:	2800      	cmp	r0, #0
 800efd4:	d01e      	beq.n	800f014 <__multiply+0xfc>
 800efd6:	4667      	mov	r7, ip
 800efd8:	2500      	movs	r5, #0
 800efda:	9e08      	ldr	r6, [sp, #32]
 800efdc:	ce02      	ldmia	r6!, {r1}
 800efde:	683b      	ldr	r3, [r7, #0]
 800efe0:	9307      	str	r3, [sp, #28]
 800efe2:	b28b      	uxth	r3, r1
 800efe4:	4343      	muls	r3, r0
 800efe6:	001a      	movs	r2, r3
 800efe8:	466b      	mov	r3, sp
 800efea:	0c09      	lsrs	r1, r1, #16
 800efec:	8b9b      	ldrh	r3, [r3, #28]
 800efee:	4341      	muls	r1, r0
 800eff0:	18d3      	adds	r3, r2, r3
 800eff2:	9a07      	ldr	r2, [sp, #28]
 800eff4:	195b      	adds	r3, r3, r5
 800eff6:	0c12      	lsrs	r2, r2, #16
 800eff8:	1889      	adds	r1, r1, r2
 800effa:	0c1a      	lsrs	r2, r3, #16
 800effc:	188a      	adds	r2, r1, r2
 800effe:	b29b      	uxth	r3, r3
 800f000:	0c15      	lsrs	r5, r2, #16
 800f002:	0412      	lsls	r2, r2, #16
 800f004:	431a      	orrs	r2, r3
 800f006:	9b05      	ldr	r3, [sp, #20]
 800f008:	c704      	stmia	r7!, {r2}
 800f00a:	42b3      	cmp	r3, r6
 800f00c:	d8e6      	bhi.n	800efdc <__multiply+0xc4>
 800f00e:	4663      	mov	r3, ip
 800f010:	9a06      	ldr	r2, [sp, #24]
 800f012:	509d      	str	r5, [r3, r2]
 800f014:	9b01      	ldr	r3, [sp, #4]
 800f016:	6818      	ldr	r0, [r3, #0]
 800f018:	0c00      	lsrs	r0, r0, #16
 800f01a:	d020      	beq.n	800f05e <__multiply+0x146>
 800f01c:	4663      	mov	r3, ip
 800f01e:	0025      	movs	r5, r4
 800f020:	4661      	mov	r1, ip
 800f022:	2700      	movs	r7, #0
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	3514      	adds	r5, #20
 800f028:	682a      	ldr	r2, [r5, #0]
 800f02a:	680e      	ldr	r6, [r1, #0]
 800f02c:	b292      	uxth	r2, r2
 800f02e:	4342      	muls	r2, r0
 800f030:	0c36      	lsrs	r6, r6, #16
 800f032:	1992      	adds	r2, r2, r6
 800f034:	19d2      	adds	r2, r2, r7
 800f036:	0416      	lsls	r6, r2, #16
 800f038:	b29b      	uxth	r3, r3
 800f03a:	431e      	orrs	r6, r3
 800f03c:	600e      	str	r6, [r1, #0]
 800f03e:	cd40      	ldmia	r5!, {r6}
 800f040:	684b      	ldr	r3, [r1, #4]
 800f042:	0c36      	lsrs	r6, r6, #16
 800f044:	4346      	muls	r6, r0
 800f046:	b29b      	uxth	r3, r3
 800f048:	0c12      	lsrs	r2, r2, #16
 800f04a:	18f3      	adds	r3, r6, r3
 800f04c:	189b      	adds	r3, r3, r2
 800f04e:	9a05      	ldr	r2, [sp, #20]
 800f050:	0c1f      	lsrs	r7, r3, #16
 800f052:	3104      	adds	r1, #4
 800f054:	42aa      	cmp	r2, r5
 800f056:	d8e7      	bhi.n	800f028 <__multiply+0x110>
 800f058:	4662      	mov	r2, ip
 800f05a:	9906      	ldr	r1, [sp, #24]
 800f05c:	5053      	str	r3, [r2, r1]
 800f05e:	9b01      	ldr	r3, [sp, #4]
 800f060:	3304      	adds	r3, #4
 800f062:	9301      	str	r3, [sp, #4]
 800f064:	2304      	movs	r3, #4
 800f066:	449c      	add	ip, r3
 800f068:	e79b      	b.n	800efa2 <__multiply+0x8a>
 800f06a:	9b03      	ldr	r3, [sp, #12]
 800f06c:	3b01      	subs	r3, #1
 800f06e:	9303      	str	r3, [sp, #12]
 800f070:	e79b      	b.n	800efaa <__multiply+0x92>
 800f072:	46c0      	nop			@ (mov r8, r8)
 800f074:	0801090f 	.word	0x0801090f
 800f078:	08010920 	.word	0x08010920

0800f07c <__pow5mult>:
 800f07c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f07e:	2303      	movs	r3, #3
 800f080:	0015      	movs	r5, r2
 800f082:	0007      	movs	r7, r0
 800f084:	000e      	movs	r6, r1
 800f086:	401a      	ands	r2, r3
 800f088:	421d      	tst	r5, r3
 800f08a:	d008      	beq.n	800f09e <__pow5mult+0x22>
 800f08c:	4925      	ldr	r1, [pc, #148]	@ (800f124 <__pow5mult+0xa8>)
 800f08e:	3a01      	subs	r2, #1
 800f090:	0092      	lsls	r2, r2, #2
 800f092:	5852      	ldr	r2, [r2, r1]
 800f094:	2300      	movs	r3, #0
 800f096:	0031      	movs	r1, r6
 800f098:	f7ff fe92 	bl	800edc0 <__multadd>
 800f09c:	0006      	movs	r6, r0
 800f09e:	10ad      	asrs	r5, r5, #2
 800f0a0:	d03d      	beq.n	800f11e <__pow5mult+0xa2>
 800f0a2:	69fc      	ldr	r4, [r7, #28]
 800f0a4:	2c00      	cmp	r4, #0
 800f0a6:	d10f      	bne.n	800f0c8 <__pow5mult+0x4c>
 800f0a8:	2010      	movs	r0, #16
 800f0aa:	f7ff fd53 	bl	800eb54 <malloc>
 800f0ae:	1e02      	subs	r2, r0, #0
 800f0b0:	61f8      	str	r0, [r7, #28]
 800f0b2:	d105      	bne.n	800f0c0 <__pow5mult+0x44>
 800f0b4:	21b4      	movs	r1, #180	@ 0xb4
 800f0b6:	4b1c      	ldr	r3, [pc, #112]	@ (800f128 <__pow5mult+0xac>)
 800f0b8:	481c      	ldr	r0, [pc, #112]	@ (800f12c <__pow5mult+0xb0>)
 800f0ba:	31ff      	adds	r1, #255	@ 0xff
 800f0bc:	f000 fbfe 	bl	800f8bc <__assert_func>
 800f0c0:	6044      	str	r4, [r0, #4]
 800f0c2:	6084      	str	r4, [r0, #8]
 800f0c4:	6004      	str	r4, [r0, #0]
 800f0c6:	60c4      	str	r4, [r0, #12]
 800f0c8:	69fb      	ldr	r3, [r7, #28]
 800f0ca:	689c      	ldr	r4, [r3, #8]
 800f0cc:	9301      	str	r3, [sp, #4]
 800f0ce:	2c00      	cmp	r4, #0
 800f0d0:	d108      	bne.n	800f0e4 <__pow5mult+0x68>
 800f0d2:	0038      	movs	r0, r7
 800f0d4:	4916      	ldr	r1, [pc, #88]	@ (800f130 <__pow5mult+0xb4>)
 800f0d6:	f7ff ff07 	bl	800eee8 <__i2b>
 800f0da:	9b01      	ldr	r3, [sp, #4]
 800f0dc:	0004      	movs	r4, r0
 800f0de:	6098      	str	r0, [r3, #8]
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	6003      	str	r3, [r0, #0]
 800f0e4:	2301      	movs	r3, #1
 800f0e6:	421d      	tst	r5, r3
 800f0e8:	d00a      	beq.n	800f100 <__pow5mult+0x84>
 800f0ea:	0031      	movs	r1, r6
 800f0ec:	0022      	movs	r2, r4
 800f0ee:	0038      	movs	r0, r7
 800f0f0:	f7ff ff12 	bl	800ef18 <__multiply>
 800f0f4:	0031      	movs	r1, r6
 800f0f6:	9001      	str	r0, [sp, #4]
 800f0f8:	0038      	movs	r0, r7
 800f0fa:	f7ff fe3d 	bl	800ed78 <_Bfree>
 800f0fe:	9e01      	ldr	r6, [sp, #4]
 800f100:	106d      	asrs	r5, r5, #1
 800f102:	d00c      	beq.n	800f11e <__pow5mult+0xa2>
 800f104:	6820      	ldr	r0, [r4, #0]
 800f106:	2800      	cmp	r0, #0
 800f108:	d107      	bne.n	800f11a <__pow5mult+0x9e>
 800f10a:	0022      	movs	r2, r4
 800f10c:	0021      	movs	r1, r4
 800f10e:	0038      	movs	r0, r7
 800f110:	f7ff ff02 	bl	800ef18 <__multiply>
 800f114:	2300      	movs	r3, #0
 800f116:	6020      	str	r0, [r4, #0]
 800f118:	6003      	str	r3, [r0, #0]
 800f11a:	0004      	movs	r4, r0
 800f11c:	e7e2      	b.n	800f0e4 <__pow5mult+0x68>
 800f11e:	0030      	movs	r0, r6
 800f120:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f122:	46c0      	nop			@ (mov r8, r8)
 800f124:	0801097c 	.word	0x0801097c
 800f128:	080108a0 	.word	0x080108a0
 800f12c:	08010920 	.word	0x08010920
 800f130:	00000271 	.word	0x00000271

0800f134 <__lshift>:
 800f134:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f136:	000c      	movs	r4, r1
 800f138:	0016      	movs	r6, r2
 800f13a:	6923      	ldr	r3, [r4, #16]
 800f13c:	1157      	asrs	r7, r2, #5
 800f13e:	b085      	sub	sp, #20
 800f140:	18fb      	adds	r3, r7, r3
 800f142:	9301      	str	r3, [sp, #4]
 800f144:	3301      	adds	r3, #1
 800f146:	9300      	str	r3, [sp, #0]
 800f148:	6849      	ldr	r1, [r1, #4]
 800f14a:	68a3      	ldr	r3, [r4, #8]
 800f14c:	9002      	str	r0, [sp, #8]
 800f14e:	9a00      	ldr	r2, [sp, #0]
 800f150:	4293      	cmp	r3, r2
 800f152:	db10      	blt.n	800f176 <__lshift+0x42>
 800f154:	9802      	ldr	r0, [sp, #8]
 800f156:	f7ff fdcb 	bl	800ecf0 <_Balloc>
 800f15a:	2300      	movs	r3, #0
 800f15c:	0001      	movs	r1, r0
 800f15e:	0005      	movs	r5, r0
 800f160:	001a      	movs	r2, r3
 800f162:	3114      	adds	r1, #20
 800f164:	4298      	cmp	r0, r3
 800f166:	d10c      	bne.n	800f182 <__lshift+0x4e>
 800f168:	21ef      	movs	r1, #239	@ 0xef
 800f16a:	002a      	movs	r2, r5
 800f16c:	4b25      	ldr	r3, [pc, #148]	@ (800f204 <__lshift+0xd0>)
 800f16e:	4826      	ldr	r0, [pc, #152]	@ (800f208 <__lshift+0xd4>)
 800f170:	0049      	lsls	r1, r1, #1
 800f172:	f000 fba3 	bl	800f8bc <__assert_func>
 800f176:	3101      	adds	r1, #1
 800f178:	005b      	lsls	r3, r3, #1
 800f17a:	e7e8      	b.n	800f14e <__lshift+0x1a>
 800f17c:	0098      	lsls	r0, r3, #2
 800f17e:	500a      	str	r2, [r1, r0]
 800f180:	3301      	adds	r3, #1
 800f182:	42bb      	cmp	r3, r7
 800f184:	dbfa      	blt.n	800f17c <__lshift+0x48>
 800f186:	43fb      	mvns	r3, r7
 800f188:	17db      	asrs	r3, r3, #31
 800f18a:	401f      	ands	r7, r3
 800f18c:	00bf      	lsls	r7, r7, #2
 800f18e:	0023      	movs	r3, r4
 800f190:	201f      	movs	r0, #31
 800f192:	19c9      	adds	r1, r1, r7
 800f194:	0037      	movs	r7, r6
 800f196:	6922      	ldr	r2, [r4, #16]
 800f198:	3314      	adds	r3, #20
 800f19a:	0092      	lsls	r2, r2, #2
 800f19c:	189a      	adds	r2, r3, r2
 800f19e:	4007      	ands	r7, r0
 800f1a0:	4206      	tst	r6, r0
 800f1a2:	d029      	beq.n	800f1f8 <__lshift+0xc4>
 800f1a4:	3001      	adds	r0, #1
 800f1a6:	1bc0      	subs	r0, r0, r7
 800f1a8:	9003      	str	r0, [sp, #12]
 800f1aa:	468c      	mov	ip, r1
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	681e      	ldr	r6, [r3, #0]
 800f1b0:	40be      	lsls	r6, r7
 800f1b2:	4306      	orrs	r6, r0
 800f1b4:	4660      	mov	r0, ip
 800f1b6:	c040      	stmia	r0!, {r6}
 800f1b8:	4684      	mov	ip, r0
 800f1ba:	9e03      	ldr	r6, [sp, #12]
 800f1bc:	cb01      	ldmia	r3!, {r0}
 800f1be:	40f0      	lsrs	r0, r6
 800f1c0:	429a      	cmp	r2, r3
 800f1c2:	d8f4      	bhi.n	800f1ae <__lshift+0x7a>
 800f1c4:	0026      	movs	r6, r4
 800f1c6:	3615      	adds	r6, #21
 800f1c8:	2304      	movs	r3, #4
 800f1ca:	42b2      	cmp	r2, r6
 800f1cc:	d304      	bcc.n	800f1d8 <__lshift+0xa4>
 800f1ce:	1b13      	subs	r3, r2, r4
 800f1d0:	3b15      	subs	r3, #21
 800f1d2:	089b      	lsrs	r3, r3, #2
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	009b      	lsls	r3, r3, #2
 800f1d8:	50c8      	str	r0, [r1, r3]
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	d002      	beq.n	800f1e4 <__lshift+0xb0>
 800f1de:	9b01      	ldr	r3, [sp, #4]
 800f1e0:	3302      	adds	r3, #2
 800f1e2:	9300      	str	r3, [sp, #0]
 800f1e4:	9b00      	ldr	r3, [sp, #0]
 800f1e6:	9802      	ldr	r0, [sp, #8]
 800f1e8:	3b01      	subs	r3, #1
 800f1ea:	0021      	movs	r1, r4
 800f1ec:	612b      	str	r3, [r5, #16]
 800f1ee:	f7ff fdc3 	bl	800ed78 <_Bfree>
 800f1f2:	0028      	movs	r0, r5
 800f1f4:	b005      	add	sp, #20
 800f1f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1f8:	cb01      	ldmia	r3!, {r0}
 800f1fa:	c101      	stmia	r1!, {r0}
 800f1fc:	429a      	cmp	r2, r3
 800f1fe:	d8fb      	bhi.n	800f1f8 <__lshift+0xc4>
 800f200:	e7f0      	b.n	800f1e4 <__lshift+0xb0>
 800f202:	46c0      	nop			@ (mov r8, r8)
 800f204:	0801090f 	.word	0x0801090f
 800f208:	08010920 	.word	0x08010920

0800f20c <__mcmp>:
 800f20c:	b530      	push	{r4, r5, lr}
 800f20e:	690b      	ldr	r3, [r1, #16]
 800f210:	6904      	ldr	r4, [r0, #16]
 800f212:	0002      	movs	r2, r0
 800f214:	1ae0      	subs	r0, r4, r3
 800f216:	429c      	cmp	r4, r3
 800f218:	d10f      	bne.n	800f23a <__mcmp+0x2e>
 800f21a:	3214      	adds	r2, #20
 800f21c:	009b      	lsls	r3, r3, #2
 800f21e:	3114      	adds	r1, #20
 800f220:	0014      	movs	r4, r2
 800f222:	18c9      	adds	r1, r1, r3
 800f224:	18d2      	adds	r2, r2, r3
 800f226:	3a04      	subs	r2, #4
 800f228:	3904      	subs	r1, #4
 800f22a:	6815      	ldr	r5, [r2, #0]
 800f22c:	680b      	ldr	r3, [r1, #0]
 800f22e:	429d      	cmp	r5, r3
 800f230:	d004      	beq.n	800f23c <__mcmp+0x30>
 800f232:	2001      	movs	r0, #1
 800f234:	429d      	cmp	r5, r3
 800f236:	d200      	bcs.n	800f23a <__mcmp+0x2e>
 800f238:	3802      	subs	r0, #2
 800f23a:	bd30      	pop	{r4, r5, pc}
 800f23c:	4294      	cmp	r4, r2
 800f23e:	d3f2      	bcc.n	800f226 <__mcmp+0x1a>
 800f240:	e7fb      	b.n	800f23a <__mcmp+0x2e>
	...

0800f244 <__mdiff>:
 800f244:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f246:	000c      	movs	r4, r1
 800f248:	b087      	sub	sp, #28
 800f24a:	9000      	str	r0, [sp, #0]
 800f24c:	0011      	movs	r1, r2
 800f24e:	0020      	movs	r0, r4
 800f250:	0017      	movs	r7, r2
 800f252:	f7ff ffdb 	bl	800f20c <__mcmp>
 800f256:	1e05      	subs	r5, r0, #0
 800f258:	d110      	bne.n	800f27c <__mdiff+0x38>
 800f25a:	0001      	movs	r1, r0
 800f25c:	9800      	ldr	r0, [sp, #0]
 800f25e:	f7ff fd47 	bl	800ecf0 <_Balloc>
 800f262:	1e02      	subs	r2, r0, #0
 800f264:	d104      	bne.n	800f270 <__mdiff+0x2c>
 800f266:	4b40      	ldr	r3, [pc, #256]	@ (800f368 <__mdiff+0x124>)
 800f268:	4840      	ldr	r0, [pc, #256]	@ (800f36c <__mdiff+0x128>)
 800f26a:	4941      	ldr	r1, [pc, #260]	@ (800f370 <__mdiff+0x12c>)
 800f26c:	f000 fb26 	bl	800f8bc <__assert_func>
 800f270:	2301      	movs	r3, #1
 800f272:	6145      	str	r5, [r0, #20]
 800f274:	6103      	str	r3, [r0, #16]
 800f276:	0010      	movs	r0, r2
 800f278:	b007      	add	sp, #28
 800f27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f27c:	2600      	movs	r6, #0
 800f27e:	42b0      	cmp	r0, r6
 800f280:	da03      	bge.n	800f28a <__mdiff+0x46>
 800f282:	0023      	movs	r3, r4
 800f284:	003c      	movs	r4, r7
 800f286:	001f      	movs	r7, r3
 800f288:	3601      	adds	r6, #1
 800f28a:	6861      	ldr	r1, [r4, #4]
 800f28c:	9800      	ldr	r0, [sp, #0]
 800f28e:	f7ff fd2f 	bl	800ecf0 <_Balloc>
 800f292:	1e02      	subs	r2, r0, #0
 800f294:	d103      	bne.n	800f29e <__mdiff+0x5a>
 800f296:	4b34      	ldr	r3, [pc, #208]	@ (800f368 <__mdiff+0x124>)
 800f298:	4834      	ldr	r0, [pc, #208]	@ (800f36c <__mdiff+0x128>)
 800f29a:	4936      	ldr	r1, [pc, #216]	@ (800f374 <__mdiff+0x130>)
 800f29c:	e7e6      	b.n	800f26c <__mdiff+0x28>
 800f29e:	6923      	ldr	r3, [r4, #16]
 800f2a0:	3414      	adds	r4, #20
 800f2a2:	9300      	str	r3, [sp, #0]
 800f2a4:	009b      	lsls	r3, r3, #2
 800f2a6:	18e3      	adds	r3, r4, r3
 800f2a8:	0021      	movs	r1, r4
 800f2aa:	9401      	str	r4, [sp, #4]
 800f2ac:	003c      	movs	r4, r7
 800f2ae:	9302      	str	r3, [sp, #8]
 800f2b0:	693b      	ldr	r3, [r7, #16]
 800f2b2:	3414      	adds	r4, #20
 800f2b4:	009b      	lsls	r3, r3, #2
 800f2b6:	18e3      	adds	r3, r4, r3
 800f2b8:	9303      	str	r3, [sp, #12]
 800f2ba:	0003      	movs	r3, r0
 800f2bc:	60c6      	str	r6, [r0, #12]
 800f2be:	468c      	mov	ip, r1
 800f2c0:	2000      	movs	r0, #0
 800f2c2:	3314      	adds	r3, #20
 800f2c4:	9304      	str	r3, [sp, #16]
 800f2c6:	9305      	str	r3, [sp, #20]
 800f2c8:	4663      	mov	r3, ip
 800f2ca:	cb20      	ldmia	r3!, {r5}
 800f2cc:	b2a9      	uxth	r1, r5
 800f2ce:	000e      	movs	r6, r1
 800f2d0:	469c      	mov	ip, r3
 800f2d2:	cc08      	ldmia	r4!, {r3}
 800f2d4:	0c2d      	lsrs	r5, r5, #16
 800f2d6:	b299      	uxth	r1, r3
 800f2d8:	1a71      	subs	r1, r6, r1
 800f2da:	1809      	adds	r1, r1, r0
 800f2dc:	0c1b      	lsrs	r3, r3, #16
 800f2de:	1408      	asrs	r0, r1, #16
 800f2e0:	1aeb      	subs	r3, r5, r3
 800f2e2:	181b      	adds	r3, r3, r0
 800f2e4:	1418      	asrs	r0, r3, #16
 800f2e6:	b289      	uxth	r1, r1
 800f2e8:	041b      	lsls	r3, r3, #16
 800f2ea:	4319      	orrs	r1, r3
 800f2ec:	9b05      	ldr	r3, [sp, #20]
 800f2ee:	c302      	stmia	r3!, {r1}
 800f2f0:	9305      	str	r3, [sp, #20]
 800f2f2:	9b03      	ldr	r3, [sp, #12]
 800f2f4:	42a3      	cmp	r3, r4
 800f2f6:	d8e7      	bhi.n	800f2c8 <__mdiff+0x84>
 800f2f8:	0039      	movs	r1, r7
 800f2fa:	9c03      	ldr	r4, [sp, #12]
 800f2fc:	3115      	adds	r1, #21
 800f2fe:	2304      	movs	r3, #4
 800f300:	428c      	cmp	r4, r1
 800f302:	d304      	bcc.n	800f30e <__mdiff+0xca>
 800f304:	1be3      	subs	r3, r4, r7
 800f306:	3b15      	subs	r3, #21
 800f308:	089b      	lsrs	r3, r3, #2
 800f30a:	3301      	adds	r3, #1
 800f30c:	009b      	lsls	r3, r3, #2
 800f30e:	9901      	ldr	r1, [sp, #4]
 800f310:	18cd      	adds	r5, r1, r3
 800f312:	9904      	ldr	r1, [sp, #16]
 800f314:	002e      	movs	r6, r5
 800f316:	18cb      	adds	r3, r1, r3
 800f318:	001f      	movs	r7, r3
 800f31a:	9902      	ldr	r1, [sp, #8]
 800f31c:	428e      	cmp	r6, r1
 800f31e:	d311      	bcc.n	800f344 <__mdiff+0x100>
 800f320:	9c02      	ldr	r4, [sp, #8]
 800f322:	1ee9      	subs	r1, r5, #3
 800f324:	2000      	movs	r0, #0
 800f326:	428c      	cmp	r4, r1
 800f328:	d304      	bcc.n	800f334 <__mdiff+0xf0>
 800f32a:	0021      	movs	r1, r4
 800f32c:	3103      	adds	r1, #3
 800f32e:	1b49      	subs	r1, r1, r5
 800f330:	0889      	lsrs	r1, r1, #2
 800f332:	0088      	lsls	r0, r1, #2
 800f334:	181b      	adds	r3, r3, r0
 800f336:	3b04      	subs	r3, #4
 800f338:	6819      	ldr	r1, [r3, #0]
 800f33a:	2900      	cmp	r1, #0
 800f33c:	d010      	beq.n	800f360 <__mdiff+0x11c>
 800f33e:	9b00      	ldr	r3, [sp, #0]
 800f340:	6113      	str	r3, [r2, #16]
 800f342:	e798      	b.n	800f276 <__mdiff+0x32>
 800f344:	4684      	mov	ip, r0
 800f346:	ce02      	ldmia	r6!, {r1}
 800f348:	b288      	uxth	r0, r1
 800f34a:	4460      	add	r0, ip
 800f34c:	1400      	asrs	r0, r0, #16
 800f34e:	0c0c      	lsrs	r4, r1, #16
 800f350:	1904      	adds	r4, r0, r4
 800f352:	4461      	add	r1, ip
 800f354:	1420      	asrs	r0, r4, #16
 800f356:	b289      	uxth	r1, r1
 800f358:	0424      	lsls	r4, r4, #16
 800f35a:	4321      	orrs	r1, r4
 800f35c:	c702      	stmia	r7!, {r1}
 800f35e:	e7dc      	b.n	800f31a <__mdiff+0xd6>
 800f360:	9900      	ldr	r1, [sp, #0]
 800f362:	3901      	subs	r1, #1
 800f364:	9100      	str	r1, [sp, #0]
 800f366:	e7e6      	b.n	800f336 <__mdiff+0xf2>
 800f368:	0801090f 	.word	0x0801090f
 800f36c:	08010920 	.word	0x08010920
 800f370:	00000237 	.word	0x00000237
 800f374:	00000245 	.word	0x00000245

0800f378 <__d2b>:
 800f378:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f37a:	2101      	movs	r1, #1
 800f37c:	0016      	movs	r6, r2
 800f37e:	001f      	movs	r7, r3
 800f380:	f7ff fcb6 	bl	800ecf0 <_Balloc>
 800f384:	1e04      	subs	r4, r0, #0
 800f386:	d105      	bne.n	800f394 <__d2b+0x1c>
 800f388:	0022      	movs	r2, r4
 800f38a:	4b25      	ldr	r3, [pc, #148]	@ (800f420 <__d2b+0xa8>)
 800f38c:	4825      	ldr	r0, [pc, #148]	@ (800f424 <__d2b+0xac>)
 800f38e:	4926      	ldr	r1, [pc, #152]	@ (800f428 <__d2b+0xb0>)
 800f390:	f000 fa94 	bl	800f8bc <__assert_func>
 800f394:	033b      	lsls	r3, r7, #12
 800f396:	007d      	lsls	r5, r7, #1
 800f398:	0b1b      	lsrs	r3, r3, #12
 800f39a:	0d6d      	lsrs	r5, r5, #21
 800f39c:	d002      	beq.n	800f3a4 <__d2b+0x2c>
 800f39e:	2280      	movs	r2, #128	@ 0x80
 800f3a0:	0352      	lsls	r2, r2, #13
 800f3a2:	4313      	orrs	r3, r2
 800f3a4:	9301      	str	r3, [sp, #4]
 800f3a6:	2e00      	cmp	r6, #0
 800f3a8:	d025      	beq.n	800f3f6 <__d2b+0x7e>
 800f3aa:	4668      	mov	r0, sp
 800f3ac:	9600      	str	r6, [sp, #0]
 800f3ae:	f7ff fd6c 	bl	800ee8a <__lo0bits>
 800f3b2:	9b01      	ldr	r3, [sp, #4]
 800f3b4:	9900      	ldr	r1, [sp, #0]
 800f3b6:	2800      	cmp	r0, #0
 800f3b8:	d01b      	beq.n	800f3f2 <__d2b+0x7a>
 800f3ba:	2220      	movs	r2, #32
 800f3bc:	001e      	movs	r6, r3
 800f3be:	1a12      	subs	r2, r2, r0
 800f3c0:	4096      	lsls	r6, r2
 800f3c2:	0032      	movs	r2, r6
 800f3c4:	40c3      	lsrs	r3, r0
 800f3c6:	430a      	orrs	r2, r1
 800f3c8:	6162      	str	r2, [r4, #20]
 800f3ca:	9301      	str	r3, [sp, #4]
 800f3cc:	9e01      	ldr	r6, [sp, #4]
 800f3ce:	61a6      	str	r6, [r4, #24]
 800f3d0:	1e73      	subs	r3, r6, #1
 800f3d2:	419e      	sbcs	r6, r3
 800f3d4:	3601      	adds	r6, #1
 800f3d6:	6126      	str	r6, [r4, #16]
 800f3d8:	2d00      	cmp	r5, #0
 800f3da:	d014      	beq.n	800f406 <__d2b+0x8e>
 800f3dc:	2635      	movs	r6, #53	@ 0x35
 800f3de:	4b13      	ldr	r3, [pc, #76]	@ (800f42c <__d2b+0xb4>)
 800f3e0:	18ed      	adds	r5, r5, r3
 800f3e2:	9b08      	ldr	r3, [sp, #32]
 800f3e4:	182d      	adds	r5, r5, r0
 800f3e6:	601d      	str	r5, [r3, #0]
 800f3e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3ea:	1a36      	subs	r6, r6, r0
 800f3ec:	601e      	str	r6, [r3, #0]
 800f3ee:	0020      	movs	r0, r4
 800f3f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f3f2:	6161      	str	r1, [r4, #20]
 800f3f4:	e7ea      	b.n	800f3cc <__d2b+0x54>
 800f3f6:	a801      	add	r0, sp, #4
 800f3f8:	f7ff fd47 	bl	800ee8a <__lo0bits>
 800f3fc:	9b01      	ldr	r3, [sp, #4]
 800f3fe:	2601      	movs	r6, #1
 800f400:	6163      	str	r3, [r4, #20]
 800f402:	3020      	adds	r0, #32
 800f404:	e7e7      	b.n	800f3d6 <__d2b+0x5e>
 800f406:	4b0a      	ldr	r3, [pc, #40]	@ (800f430 <__d2b+0xb8>)
 800f408:	18c0      	adds	r0, r0, r3
 800f40a:	9b08      	ldr	r3, [sp, #32]
 800f40c:	6018      	str	r0, [r3, #0]
 800f40e:	4b09      	ldr	r3, [pc, #36]	@ (800f434 <__d2b+0xbc>)
 800f410:	18f3      	adds	r3, r6, r3
 800f412:	009b      	lsls	r3, r3, #2
 800f414:	18e3      	adds	r3, r4, r3
 800f416:	6958      	ldr	r0, [r3, #20]
 800f418:	f7ff fd16 	bl	800ee48 <__hi0bits>
 800f41c:	0176      	lsls	r6, r6, #5
 800f41e:	e7e3      	b.n	800f3e8 <__d2b+0x70>
 800f420:	0801090f 	.word	0x0801090f
 800f424:	08010920 	.word	0x08010920
 800f428:	0000030f 	.word	0x0000030f
 800f42c:	fffffbcd 	.word	0xfffffbcd
 800f430:	fffffbce 	.word	0xfffffbce
 800f434:	3fffffff 	.word	0x3fffffff

0800f438 <__ascii_wctomb>:
 800f438:	0003      	movs	r3, r0
 800f43a:	1e08      	subs	r0, r1, #0
 800f43c:	d005      	beq.n	800f44a <__ascii_wctomb+0x12>
 800f43e:	2aff      	cmp	r2, #255	@ 0xff
 800f440:	d904      	bls.n	800f44c <__ascii_wctomb+0x14>
 800f442:	228a      	movs	r2, #138	@ 0x8a
 800f444:	2001      	movs	r0, #1
 800f446:	601a      	str	r2, [r3, #0]
 800f448:	4240      	negs	r0, r0
 800f44a:	4770      	bx	lr
 800f44c:	2001      	movs	r0, #1
 800f44e:	700a      	strb	r2, [r1, #0]
 800f450:	e7fb      	b.n	800f44a <__ascii_wctomb+0x12>
	...

0800f454 <__ssputs_r>:
 800f454:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f456:	688e      	ldr	r6, [r1, #8]
 800f458:	b085      	sub	sp, #20
 800f45a:	001f      	movs	r7, r3
 800f45c:	000c      	movs	r4, r1
 800f45e:	680b      	ldr	r3, [r1, #0]
 800f460:	9002      	str	r0, [sp, #8]
 800f462:	9203      	str	r2, [sp, #12]
 800f464:	42be      	cmp	r6, r7
 800f466:	d830      	bhi.n	800f4ca <__ssputs_r+0x76>
 800f468:	210c      	movs	r1, #12
 800f46a:	5e62      	ldrsh	r2, [r4, r1]
 800f46c:	2190      	movs	r1, #144	@ 0x90
 800f46e:	00c9      	lsls	r1, r1, #3
 800f470:	420a      	tst	r2, r1
 800f472:	d028      	beq.n	800f4c6 <__ssputs_r+0x72>
 800f474:	2003      	movs	r0, #3
 800f476:	6921      	ldr	r1, [r4, #16]
 800f478:	1a5b      	subs	r3, r3, r1
 800f47a:	9301      	str	r3, [sp, #4]
 800f47c:	6963      	ldr	r3, [r4, #20]
 800f47e:	4343      	muls	r3, r0
 800f480:	9801      	ldr	r0, [sp, #4]
 800f482:	0fdd      	lsrs	r5, r3, #31
 800f484:	18ed      	adds	r5, r5, r3
 800f486:	1c7b      	adds	r3, r7, #1
 800f488:	181b      	adds	r3, r3, r0
 800f48a:	106d      	asrs	r5, r5, #1
 800f48c:	42ab      	cmp	r3, r5
 800f48e:	d900      	bls.n	800f492 <__ssputs_r+0x3e>
 800f490:	001d      	movs	r5, r3
 800f492:	0552      	lsls	r2, r2, #21
 800f494:	d528      	bpl.n	800f4e8 <__ssputs_r+0x94>
 800f496:	0029      	movs	r1, r5
 800f498:	9802      	ldr	r0, [sp, #8]
 800f49a:	f7ff fb87 	bl	800ebac <_malloc_r>
 800f49e:	1e06      	subs	r6, r0, #0
 800f4a0:	d02c      	beq.n	800f4fc <__ssputs_r+0xa8>
 800f4a2:	9a01      	ldr	r2, [sp, #4]
 800f4a4:	6921      	ldr	r1, [r4, #16]
 800f4a6:	f7fe fc7f 	bl	800dda8 <memcpy>
 800f4aa:	89a2      	ldrh	r2, [r4, #12]
 800f4ac:	4b18      	ldr	r3, [pc, #96]	@ (800f510 <__ssputs_r+0xbc>)
 800f4ae:	401a      	ands	r2, r3
 800f4b0:	2380      	movs	r3, #128	@ 0x80
 800f4b2:	4313      	orrs	r3, r2
 800f4b4:	81a3      	strh	r3, [r4, #12]
 800f4b6:	9b01      	ldr	r3, [sp, #4]
 800f4b8:	6126      	str	r6, [r4, #16]
 800f4ba:	18f6      	adds	r6, r6, r3
 800f4bc:	6026      	str	r6, [r4, #0]
 800f4be:	003e      	movs	r6, r7
 800f4c0:	6165      	str	r5, [r4, #20]
 800f4c2:	1aed      	subs	r5, r5, r3
 800f4c4:	60a5      	str	r5, [r4, #8]
 800f4c6:	42be      	cmp	r6, r7
 800f4c8:	d900      	bls.n	800f4cc <__ssputs_r+0x78>
 800f4ca:	003e      	movs	r6, r7
 800f4cc:	0032      	movs	r2, r6
 800f4ce:	9903      	ldr	r1, [sp, #12]
 800f4d0:	6820      	ldr	r0, [r4, #0]
 800f4d2:	f000 f9ce 	bl	800f872 <memmove>
 800f4d6:	2000      	movs	r0, #0
 800f4d8:	68a3      	ldr	r3, [r4, #8]
 800f4da:	1b9b      	subs	r3, r3, r6
 800f4dc:	60a3      	str	r3, [r4, #8]
 800f4de:	6823      	ldr	r3, [r4, #0]
 800f4e0:	199b      	adds	r3, r3, r6
 800f4e2:	6023      	str	r3, [r4, #0]
 800f4e4:	b005      	add	sp, #20
 800f4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f4e8:	002a      	movs	r2, r5
 800f4ea:	9802      	ldr	r0, [sp, #8]
 800f4ec:	f000 fa31 	bl	800f952 <_realloc_r>
 800f4f0:	1e06      	subs	r6, r0, #0
 800f4f2:	d1e0      	bne.n	800f4b6 <__ssputs_r+0x62>
 800f4f4:	6921      	ldr	r1, [r4, #16]
 800f4f6:	9802      	ldr	r0, [sp, #8]
 800f4f8:	f7ff fae2 	bl	800eac0 <_free_r>
 800f4fc:	230c      	movs	r3, #12
 800f4fe:	2001      	movs	r0, #1
 800f500:	9a02      	ldr	r2, [sp, #8]
 800f502:	4240      	negs	r0, r0
 800f504:	6013      	str	r3, [r2, #0]
 800f506:	89a2      	ldrh	r2, [r4, #12]
 800f508:	3334      	adds	r3, #52	@ 0x34
 800f50a:	4313      	orrs	r3, r2
 800f50c:	81a3      	strh	r3, [r4, #12]
 800f50e:	e7e9      	b.n	800f4e4 <__ssputs_r+0x90>
 800f510:	fffffb7f 	.word	0xfffffb7f

0800f514 <_svfiprintf_r>:
 800f514:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f516:	b0a1      	sub	sp, #132	@ 0x84
 800f518:	9003      	str	r0, [sp, #12]
 800f51a:	001d      	movs	r5, r3
 800f51c:	898b      	ldrh	r3, [r1, #12]
 800f51e:	000f      	movs	r7, r1
 800f520:	0016      	movs	r6, r2
 800f522:	061b      	lsls	r3, r3, #24
 800f524:	d511      	bpl.n	800f54a <_svfiprintf_r+0x36>
 800f526:	690b      	ldr	r3, [r1, #16]
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d10e      	bne.n	800f54a <_svfiprintf_r+0x36>
 800f52c:	2140      	movs	r1, #64	@ 0x40
 800f52e:	f7ff fb3d 	bl	800ebac <_malloc_r>
 800f532:	6038      	str	r0, [r7, #0]
 800f534:	6138      	str	r0, [r7, #16]
 800f536:	2800      	cmp	r0, #0
 800f538:	d105      	bne.n	800f546 <_svfiprintf_r+0x32>
 800f53a:	230c      	movs	r3, #12
 800f53c:	9a03      	ldr	r2, [sp, #12]
 800f53e:	6013      	str	r3, [r2, #0]
 800f540:	2001      	movs	r0, #1
 800f542:	4240      	negs	r0, r0
 800f544:	e0cf      	b.n	800f6e6 <_svfiprintf_r+0x1d2>
 800f546:	2340      	movs	r3, #64	@ 0x40
 800f548:	617b      	str	r3, [r7, #20]
 800f54a:	2300      	movs	r3, #0
 800f54c:	ac08      	add	r4, sp, #32
 800f54e:	6163      	str	r3, [r4, #20]
 800f550:	3320      	adds	r3, #32
 800f552:	7663      	strb	r3, [r4, #25]
 800f554:	3310      	adds	r3, #16
 800f556:	76a3      	strb	r3, [r4, #26]
 800f558:	9507      	str	r5, [sp, #28]
 800f55a:	0035      	movs	r5, r6
 800f55c:	782b      	ldrb	r3, [r5, #0]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d001      	beq.n	800f566 <_svfiprintf_r+0x52>
 800f562:	2b25      	cmp	r3, #37	@ 0x25
 800f564:	d148      	bne.n	800f5f8 <_svfiprintf_r+0xe4>
 800f566:	1bab      	subs	r3, r5, r6
 800f568:	9305      	str	r3, [sp, #20]
 800f56a:	42b5      	cmp	r5, r6
 800f56c:	d00b      	beq.n	800f586 <_svfiprintf_r+0x72>
 800f56e:	0032      	movs	r2, r6
 800f570:	0039      	movs	r1, r7
 800f572:	9803      	ldr	r0, [sp, #12]
 800f574:	f7ff ff6e 	bl	800f454 <__ssputs_r>
 800f578:	3001      	adds	r0, #1
 800f57a:	d100      	bne.n	800f57e <_svfiprintf_r+0x6a>
 800f57c:	e0ae      	b.n	800f6dc <_svfiprintf_r+0x1c8>
 800f57e:	6963      	ldr	r3, [r4, #20]
 800f580:	9a05      	ldr	r2, [sp, #20]
 800f582:	189b      	adds	r3, r3, r2
 800f584:	6163      	str	r3, [r4, #20]
 800f586:	782b      	ldrb	r3, [r5, #0]
 800f588:	2b00      	cmp	r3, #0
 800f58a:	d100      	bne.n	800f58e <_svfiprintf_r+0x7a>
 800f58c:	e0a6      	b.n	800f6dc <_svfiprintf_r+0x1c8>
 800f58e:	2201      	movs	r2, #1
 800f590:	2300      	movs	r3, #0
 800f592:	4252      	negs	r2, r2
 800f594:	6062      	str	r2, [r4, #4]
 800f596:	a904      	add	r1, sp, #16
 800f598:	3254      	adds	r2, #84	@ 0x54
 800f59a:	1852      	adds	r2, r2, r1
 800f59c:	1c6e      	adds	r6, r5, #1
 800f59e:	6023      	str	r3, [r4, #0]
 800f5a0:	60e3      	str	r3, [r4, #12]
 800f5a2:	60a3      	str	r3, [r4, #8]
 800f5a4:	7013      	strb	r3, [r2, #0]
 800f5a6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800f5a8:	4b54      	ldr	r3, [pc, #336]	@ (800f6fc <_svfiprintf_r+0x1e8>)
 800f5aa:	2205      	movs	r2, #5
 800f5ac:	0018      	movs	r0, r3
 800f5ae:	7831      	ldrb	r1, [r6, #0]
 800f5b0:	9305      	str	r3, [sp, #20]
 800f5b2:	f7fe fbee 	bl	800dd92 <memchr>
 800f5b6:	1c75      	adds	r5, r6, #1
 800f5b8:	2800      	cmp	r0, #0
 800f5ba:	d11f      	bne.n	800f5fc <_svfiprintf_r+0xe8>
 800f5bc:	6822      	ldr	r2, [r4, #0]
 800f5be:	06d3      	lsls	r3, r2, #27
 800f5c0:	d504      	bpl.n	800f5cc <_svfiprintf_r+0xb8>
 800f5c2:	2353      	movs	r3, #83	@ 0x53
 800f5c4:	a904      	add	r1, sp, #16
 800f5c6:	185b      	adds	r3, r3, r1
 800f5c8:	2120      	movs	r1, #32
 800f5ca:	7019      	strb	r1, [r3, #0]
 800f5cc:	0713      	lsls	r3, r2, #28
 800f5ce:	d504      	bpl.n	800f5da <_svfiprintf_r+0xc6>
 800f5d0:	2353      	movs	r3, #83	@ 0x53
 800f5d2:	a904      	add	r1, sp, #16
 800f5d4:	185b      	adds	r3, r3, r1
 800f5d6:	212b      	movs	r1, #43	@ 0x2b
 800f5d8:	7019      	strb	r1, [r3, #0]
 800f5da:	7833      	ldrb	r3, [r6, #0]
 800f5dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800f5de:	d016      	beq.n	800f60e <_svfiprintf_r+0xfa>
 800f5e0:	0035      	movs	r5, r6
 800f5e2:	2100      	movs	r1, #0
 800f5e4:	200a      	movs	r0, #10
 800f5e6:	68e3      	ldr	r3, [r4, #12]
 800f5e8:	782a      	ldrb	r2, [r5, #0]
 800f5ea:	1c6e      	adds	r6, r5, #1
 800f5ec:	3a30      	subs	r2, #48	@ 0x30
 800f5ee:	2a09      	cmp	r2, #9
 800f5f0:	d950      	bls.n	800f694 <_svfiprintf_r+0x180>
 800f5f2:	2900      	cmp	r1, #0
 800f5f4:	d111      	bne.n	800f61a <_svfiprintf_r+0x106>
 800f5f6:	e017      	b.n	800f628 <_svfiprintf_r+0x114>
 800f5f8:	3501      	adds	r5, #1
 800f5fa:	e7af      	b.n	800f55c <_svfiprintf_r+0x48>
 800f5fc:	9b05      	ldr	r3, [sp, #20]
 800f5fe:	6822      	ldr	r2, [r4, #0]
 800f600:	1ac0      	subs	r0, r0, r3
 800f602:	2301      	movs	r3, #1
 800f604:	4083      	lsls	r3, r0
 800f606:	4313      	orrs	r3, r2
 800f608:	002e      	movs	r6, r5
 800f60a:	6023      	str	r3, [r4, #0]
 800f60c:	e7cc      	b.n	800f5a8 <_svfiprintf_r+0x94>
 800f60e:	9b07      	ldr	r3, [sp, #28]
 800f610:	1d19      	adds	r1, r3, #4
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	9107      	str	r1, [sp, #28]
 800f616:	2b00      	cmp	r3, #0
 800f618:	db01      	blt.n	800f61e <_svfiprintf_r+0x10a>
 800f61a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f61c:	e004      	b.n	800f628 <_svfiprintf_r+0x114>
 800f61e:	425b      	negs	r3, r3
 800f620:	60e3      	str	r3, [r4, #12]
 800f622:	2302      	movs	r3, #2
 800f624:	4313      	orrs	r3, r2
 800f626:	6023      	str	r3, [r4, #0]
 800f628:	782b      	ldrb	r3, [r5, #0]
 800f62a:	2b2e      	cmp	r3, #46	@ 0x2e
 800f62c:	d10c      	bne.n	800f648 <_svfiprintf_r+0x134>
 800f62e:	786b      	ldrb	r3, [r5, #1]
 800f630:	2b2a      	cmp	r3, #42	@ 0x2a
 800f632:	d134      	bne.n	800f69e <_svfiprintf_r+0x18a>
 800f634:	9b07      	ldr	r3, [sp, #28]
 800f636:	3502      	adds	r5, #2
 800f638:	1d1a      	adds	r2, r3, #4
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	9207      	str	r2, [sp, #28]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	da01      	bge.n	800f646 <_svfiprintf_r+0x132>
 800f642:	2301      	movs	r3, #1
 800f644:	425b      	negs	r3, r3
 800f646:	9309      	str	r3, [sp, #36]	@ 0x24
 800f648:	4e2d      	ldr	r6, [pc, #180]	@ (800f700 <_svfiprintf_r+0x1ec>)
 800f64a:	2203      	movs	r2, #3
 800f64c:	0030      	movs	r0, r6
 800f64e:	7829      	ldrb	r1, [r5, #0]
 800f650:	f7fe fb9f 	bl	800dd92 <memchr>
 800f654:	2800      	cmp	r0, #0
 800f656:	d006      	beq.n	800f666 <_svfiprintf_r+0x152>
 800f658:	2340      	movs	r3, #64	@ 0x40
 800f65a:	1b80      	subs	r0, r0, r6
 800f65c:	4083      	lsls	r3, r0
 800f65e:	6822      	ldr	r2, [r4, #0]
 800f660:	3501      	adds	r5, #1
 800f662:	4313      	orrs	r3, r2
 800f664:	6023      	str	r3, [r4, #0]
 800f666:	7829      	ldrb	r1, [r5, #0]
 800f668:	2206      	movs	r2, #6
 800f66a:	4826      	ldr	r0, [pc, #152]	@ (800f704 <_svfiprintf_r+0x1f0>)
 800f66c:	1c6e      	adds	r6, r5, #1
 800f66e:	7621      	strb	r1, [r4, #24]
 800f670:	f7fe fb8f 	bl	800dd92 <memchr>
 800f674:	2800      	cmp	r0, #0
 800f676:	d038      	beq.n	800f6ea <_svfiprintf_r+0x1d6>
 800f678:	4b23      	ldr	r3, [pc, #140]	@ (800f708 <_svfiprintf_r+0x1f4>)
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d122      	bne.n	800f6c4 <_svfiprintf_r+0x1b0>
 800f67e:	2207      	movs	r2, #7
 800f680:	9b07      	ldr	r3, [sp, #28]
 800f682:	3307      	adds	r3, #7
 800f684:	4393      	bics	r3, r2
 800f686:	3308      	adds	r3, #8
 800f688:	9307      	str	r3, [sp, #28]
 800f68a:	6963      	ldr	r3, [r4, #20]
 800f68c:	9a04      	ldr	r2, [sp, #16]
 800f68e:	189b      	adds	r3, r3, r2
 800f690:	6163      	str	r3, [r4, #20]
 800f692:	e762      	b.n	800f55a <_svfiprintf_r+0x46>
 800f694:	4343      	muls	r3, r0
 800f696:	0035      	movs	r5, r6
 800f698:	2101      	movs	r1, #1
 800f69a:	189b      	adds	r3, r3, r2
 800f69c:	e7a4      	b.n	800f5e8 <_svfiprintf_r+0xd4>
 800f69e:	2300      	movs	r3, #0
 800f6a0:	200a      	movs	r0, #10
 800f6a2:	0019      	movs	r1, r3
 800f6a4:	3501      	adds	r5, #1
 800f6a6:	6063      	str	r3, [r4, #4]
 800f6a8:	782a      	ldrb	r2, [r5, #0]
 800f6aa:	1c6e      	adds	r6, r5, #1
 800f6ac:	3a30      	subs	r2, #48	@ 0x30
 800f6ae:	2a09      	cmp	r2, #9
 800f6b0:	d903      	bls.n	800f6ba <_svfiprintf_r+0x1a6>
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d0c8      	beq.n	800f648 <_svfiprintf_r+0x134>
 800f6b6:	9109      	str	r1, [sp, #36]	@ 0x24
 800f6b8:	e7c6      	b.n	800f648 <_svfiprintf_r+0x134>
 800f6ba:	4341      	muls	r1, r0
 800f6bc:	0035      	movs	r5, r6
 800f6be:	2301      	movs	r3, #1
 800f6c0:	1889      	adds	r1, r1, r2
 800f6c2:	e7f1      	b.n	800f6a8 <_svfiprintf_r+0x194>
 800f6c4:	aa07      	add	r2, sp, #28
 800f6c6:	9200      	str	r2, [sp, #0]
 800f6c8:	0021      	movs	r1, r4
 800f6ca:	003a      	movs	r2, r7
 800f6cc:	4b0f      	ldr	r3, [pc, #60]	@ (800f70c <_svfiprintf_r+0x1f8>)
 800f6ce:	9803      	ldr	r0, [sp, #12]
 800f6d0:	f7fd fdc0 	bl	800d254 <_printf_float>
 800f6d4:	9004      	str	r0, [sp, #16]
 800f6d6:	9b04      	ldr	r3, [sp, #16]
 800f6d8:	3301      	adds	r3, #1
 800f6da:	d1d6      	bne.n	800f68a <_svfiprintf_r+0x176>
 800f6dc:	89bb      	ldrh	r3, [r7, #12]
 800f6de:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800f6e0:	065b      	lsls	r3, r3, #25
 800f6e2:	d500      	bpl.n	800f6e6 <_svfiprintf_r+0x1d2>
 800f6e4:	e72c      	b.n	800f540 <_svfiprintf_r+0x2c>
 800f6e6:	b021      	add	sp, #132	@ 0x84
 800f6e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6ea:	aa07      	add	r2, sp, #28
 800f6ec:	9200      	str	r2, [sp, #0]
 800f6ee:	0021      	movs	r1, r4
 800f6f0:	003a      	movs	r2, r7
 800f6f2:	4b06      	ldr	r3, [pc, #24]	@ (800f70c <_svfiprintf_r+0x1f8>)
 800f6f4:	9803      	ldr	r0, [sp, #12]
 800f6f6:	f7fe f85b 	bl	800d7b0 <_printf_i>
 800f6fa:	e7eb      	b.n	800f6d4 <_svfiprintf_r+0x1c0>
 800f6fc:	08010a78 	.word	0x08010a78
 800f700:	08010a7e 	.word	0x08010a7e
 800f704:	08010a82 	.word	0x08010a82
 800f708:	0800d255 	.word	0x0800d255
 800f70c:	0800f455 	.word	0x0800f455

0800f710 <__sflush_r>:
 800f710:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f712:	220c      	movs	r2, #12
 800f714:	5e8b      	ldrsh	r3, [r1, r2]
 800f716:	0005      	movs	r5, r0
 800f718:	000c      	movs	r4, r1
 800f71a:	071a      	lsls	r2, r3, #28
 800f71c:	d456      	bmi.n	800f7cc <__sflush_r+0xbc>
 800f71e:	684a      	ldr	r2, [r1, #4]
 800f720:	2a00      	cmp	r2, #0
 800f722:	dc02      	bgt.n	800f72a <__sflush_r+0x1a>
 800f724:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800f726:	2a00      	cmp	r2, #0
 800f728:	dd4e      	ble.n	800f7c8 <__sflush_r+0xb8>
 800f72a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f72c:	2f00      	cmp	r7, #0
 800f72e:	d04b      	beq.n	800f7c8 <__sflush_r+0xb8>
 800f730:	2200      	movs	r2, #0
 800f732:	2080      	movs	r0, #128	@ 0x80
 800f734:	682e      	ldr	r6, [r5, #0]
 800f736:	602a      	str	r2, [r5, #0]
 800f738:	001a      	movs	r2, r3
 800f73a:	0140      	lsls	r0, r0, #5
 800f73c:	6a21      	ldr	r1, [r4, #32]
 800f73e:	4002      	ands	r2, r0
 800f740:	4203      	tst	r3, r0
 800f742:	d033      	beq.n	800f7ac <__sflush_r+0x9c>
 800f744:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f746:	89a3      	ldrh	r3, [r4, #12]
 800f748:	075b      	lsls	r3, r3, #29
 800f74a:	d506      	bpl.n	800f75a <__sflush_r+0x4a>
 800f74c:	6863      	ldr	r3, [r4, #4]
 800f74e:	1ad2      	subs	r2, r2, r3
 800f750:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f752:	2b00      	cmp	r3, #0
 800f754:	d001      	beq.n	800f75a <__sflush_r+0x4a>
 800f756:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f758:	1ad2      	subs	r2, r2, r3
 800f75a:	2300      	movs	r3, #0
 800f75c:	0028      	movs	r0, r5
 800f75e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800f760:	6a21      	ldr	r1, [r4, #32]
 800f762:	47b8      	blx	r7
 800f764:	89a2      	ldrh	r2, [r4, #12]
 800f766:	1c43      	adds	r3, r0, #1
 800f768:	d106      	bne.n	800f778 <__sflush_r+0x68>
 800f76a:	6829      	ldr	r1, [r5, #0]
 800f76c:	291d      	cmp	r1, #29
 800f76e:	d846      	bhi.n	800f7fe <__sflush_r+0xee>
 800f770:	4b29      	ldr	r3, [pc, #164]	@ (800f818 <__sflush_r+0x108>)
 800f772:	410b      	asrs	r3, r1
 800f774:	07db      	lsls	r3, r3, #31
 800f776:	d442      	bmi.n	800f7fe <__sflush_r+0xee>
 800f778:	2300      	movs	r3, #0
 800f77a:	6063      	str	r3, [r4, #4]
 800f77c:	6923      	ldr	r3, [r4, #16]
 800f77e:	6023      	str	r3, [r4, #0]
 800f780:	04d2      	lsls	r2, r2, #19
 800f782:	d505      	bpl.n	800f790 <__sflush_r+0x80>
 800f784:	1c43      	adds	r3, r0, #1
 800f786:	d102      	bne.n	800f78e <__sflush_r+0x7e>
 800f788:	682b      	ldr	r3, [r5, #0]
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d100      	bne.n	800f790 <__sflush_r+0x80>
 800f78e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f790:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f792:	602e      	str	r6, [r5, #0]
 800f794:	2900      	cmp	r1, #0
 800f796:	d017      	beq.n	800f7c8 <__sflush_r+0xb8>
 800f798:	0023      	movs	r3, r4
 800f79a:	3344      	adds	r3, #68	@ 0x44
 800f79c:	4299      	cmp	r1, r3
 800f79e:	d002      	beq.n	800f7a6 <__sflush_r+0x96>
 800f7a0:	0028      	movs	r0, r5
 800f7a2:	f7ff f98d 	bl	800eac0 <_free_r>
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800f7aa:	e00d      	b.n	800f7c8 <__sflush_r+0xb8>
 800f7ac:	2301      	movs	r3, #1
 800f7ae:	0028      	movs	r0, r5
 800f7b0:	47b8      	blx	r7
 800f7b2:	0002      	movs	r2, r0
 800f7b4:	1c43      	adds	r3, r0, #1
 800f7b6:	d1c6      	bne.n	800f746 <__sflush_r+0x36>
 800f7b8:	682b      	ldr	r3, [r5, #0]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d0c3      	beq.n	800f746 <__sflush_r+0x36>
 800f7be:	2b1d      	cmp	r3, #29
 800f7c0:	d001      	beq.n	800f7c6 <__sflush_r+0xb6>
 800f7c2:	2b16      	cmp	r3, #22
 800f7c4:	d11a      	bne.n	800f7fc <__sflush_r+0xec>
 800f7c6:	602e      	str	r6, [r5, #0]
 800f7c8:	2000      	movs	r0, #0
 800f7ca:	e01e      	b.n	800f80a <__sflush_r+0xfa>
 800f7cc:	690e      	ldr	r6, [r1, #16]
 800f7ce:	2e00      	cmp	r6, #0
 800f7d0:	d0fa      	beq.n	800f7c8 <__sflush_r+0xb8>
 800f7d2:	680f      	ldr	r7, [r1, #0]
 800f7d4:	600e      	str	r6, [r1, #0]
 800f7d6:	1bba      	subs	r2, r7, r6
 800f7d8:	9201      	str	r2, [sp, #4]
 800f7da:	2200      	movs	r2, #0
 800f7dc:	079b      	lsls	r3, r3, #30
 800f7de:	d100      	bne.n	800f7e2 <__sflush_r+0xd2>
 800f7e0:	694a      	ldr	r2, [r1, #20]
 800f7e2:	60a2      	str	r2, [r4, #8]
 800f7e4:	9b01      	ldr	r3, [sp, #4]
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	ddee      	ble.n	800f7c8 <__sflush_r+0xb8>
 800f7ea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800f7ec:	0032      	movs	r2, r6
 800f7ee:	001f      	movs	r7, r3
 800f7f0:	0028      	movs	r0, r5
 800f7f2:	9b01      	ldr	r3, [sp, #4]
 800f7f4:	6a21      	ldr	r1, [r4, #32]
 800f7f6:	47b8      	blx	r7
 800f7f8:	2800      	cmp	r0, #0
 800f7fa:	dc07      	bgt.n	800f80c <__sflush_r+0xfc>
 800f7fc:	89a2      	ldrh	r2, [r4, #12]
 800f7fe:	2340      	movs	r3, #64	@ 0x40
 800f800:	2001      	movs	r0, #1
 800f802:	4313      	orrs	r3, r2
 800f804:	b21b      	sxth	r3, r3
 800f806:	81a3      	strh	r3, [r4, #12]
 800f808:	4240      	negs	r0, r0
 800f80a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f80c:	9b01      	ldr	r3, [sp, #4]
 800f80e:	1836      	adds	r6, r6, r0
 800f810:	1a1b      	subs	r3, r3, r0
 800f812:	9301      	str	r3, [sp, #4]
 800f814:	e7e6      	b.n	800f7e4 <__sflush_r+0xd4>
 800f816:	46c0      	nop			@ (mov r8, r8)
 800f818:	dfbffffe 	.word	0xdfbffffe

0800f81c <_fflush_r>:
 800f81c:	690b      	ldr	r3, [r1, #16]
 800f81e:	b570      	push	{r4, r5, r6, lr}
 800f820:	0005      	movs	r5, r0
 800f822:	000c      	movs	r4, r1
 800f824:	2b00      	cmp	r3, #0
 800f826:	d102      	bne.n	800f82e <_fflush_r+0x12>
 800f828:	2500      	movs	r5, #0
 800f82a:	0028      	movs	r0, r5
 800f82c:	bd70      	pop	{r4, r5, r6, pc}
 800f82e:	2800      	cmp	r0, #0
 800f830:	d004      	beq.n	800f83c <_fflush_r+0x20>
 800f832:	6a03      	ldr	r3, [r0, #32]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d101      	bne.n	800f83c <_fflush_r+0x20>
 800f838:	f7fe f958 	bl	800daec <__sinit>
 800f83c:	220c      	movs	r2, #12
 800f83e:	5ea3      	ldrsh	r3, [r4, r2]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d0f1      	beq.n	800f828 <_fflush_r+0xc>
 800f844:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f846:	07d2      	lsls	r2, r2, #31
 800f848:	d404      	bmi.n	800f854 <_fflush_r+0x38>
 800f84a:	059b      	lsls	r3, r3, #22
 800f84c:	d402      	bmi.n	800f854 <_fflush_r+0x38>
 800f84e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f850:	f7fe fa95 	bl	800dd7e <__retarget_lock_acquire_recursive>
 800f854:	0028      	movs	r0, r5
 800f856:	0021      	movs	r1, r4
 800f858:	f7ff ff5a 	bl	800f710 <__sflush_r>
 800f85c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f85e:	0005      	movs	r5, r0
 800f860:	07db      	lsls	r3, r3, #31
 800f862:	d4e2      	bmi.n	800f82a <_fflush_r+0xe>
 800f864:	89a3      	ldrh	r3, [r4, #12]
 800f866:	059b      	lsls	r3, r3, #22
 800f868:	d4df      	bmi.n	800f82a <_fflush_r+0xe>
 800f86a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f86c:	f7fe fa88 	bl	800dd80 <__retarget_lock_release_recursive>
 800f870:	e7db      	b.n	800f82a <_fflush_r+0xe>

0800f872 <memmove>:
 800f872:	b510      	push	{r4, lr}
 800f874:	4288      	cmp	r0, r1
 800f876:	d806      	bhi.n	800f886 <memmove+0x14>
 800f878:	2300      	movs	r3, #0
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d008      	beq.n	800f890 <memmove+0x1e>
 800f87e:	5ccc      	ldrb	r4, [r1, r3]
 800f880:	54c4      	strb	r4, [r0, r3]
 800f882:	3301      	adds	r3, #1
 800f884:	e7f9      	b.n	800f87a <memmove+0x8>
 800f886:	188b      	adds	r3, r1, r2
 800f888:	4298      	cmp	r0, r3
 800f88a:	d2f5      	bcs.n	800f878 <memmove+0x6>
 800f88c:	3a01      	subs	r2, #1
 800f88e:	d200      	bcs.n	800f892 <memmove+0x20>
 800f890:	bd10      	pop	{r4, pc}
 800f892:	5c8b      	ldrb	r3, [r1, r2]
 800f894:	5483      	strb	r3, [r0, r2]
 800f896:	e7f9      	b.n	800f88c <memmove+0x1a>

0800f898 <_sbrk_r>:
 800f898:	2300      	movs	r3, #0
 800f89a:	b570      	push	{r4, r5, r6, lr}
 800f89c:	4d06      	ldr	r5, [pc, #24]	@ (800f8b8 <_sbrk_r+0x20>)
 800f89e:	0004      	movs	r4, r0
 800f8a0:	0008      	movs	r0, r1
 800f8a2:	602b      	str	r3, [r5, #0]
 800f8a4:	f7f6 ff10 	bl	80066c8 <_sbrk>
 800f8a8:	1c43      	adds	r3, r0, #1
 800f8aa:	d103      	bne.n	800f8b4 <_sbrk_r+0x1c>
 800f8ac:	682b      	ldr	r3, [r5, #0]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d000      	beq.n	800f8b4 <_sbrk_r+0x1c>
 800f8b2:	6023      	str	r3, [r4, #0]
 800f8b4:	bd70      	pop	{r4, r5, r6, pc}
 800f8b6:	46c0      	nop			@ (mov r8, r8)
 800f8b8:	20000ff4 	.word	0x20000ff4

0800f8bc <__assert_func>:
 800f8bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f8be:	0014      	movs	r4, r2
 800f8c0:	001a      	movs	r2, r3
 800f8c2:	4b09      	ldr	r3, [pc, #36]	@ (800f8e8 <__assert_func+0x2c>)
 800f8c4:	0005      	movs	r5, r0
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	000e      	movs	r6, r1
 800f8ca:	68d8      	ldr	r0, [r3, #12]
 800f8cc:	4b07      	ldr	r3, [pc, #28]	@ (800f8ec <__assert_func+0x30>)
 800f8ce:	2c00      	cmp	r4, #0
 800f8d0:	d101      	bne.n	800f8d6 <__assert_func+0x1a>
 800f8d2:	4b07      	ldr	r3, [pc, #28]	@ (800f8f0 <__assert_func+0x34>)
 800f8d4:	001c      	movs	r4, r3
 800f8d6:	4907      	ldr	r1, [pc, #28]	@ (800f8f4 <__assert_func+0x38>)
 800f8d8:	9301      	str	r3, [sp, #4]
 800f8da:	9402      	str	r4, [sp, #8]
 800f8dc:	002b      	movs	r3, r5
 800f8de:	9600      	str	r6, [sp, #0]
 800f8e0:	f000 f866 	bl	800f9b0 <fiprintf>
 800f8e4:	f000 f874 	bl	800f9d0 <abort>
 800f8e8:	2000031c 	.word	0x2000031c
 800f8ec:	08010a89 	.word	0x08010a89
 800f8f0:	08010ac4 	.word	0x08010ac4
 800f8f4:	08010a96 	.word	0x08010a96

0800f8f8 <_calloc_r>:
 800f8f8:	b570      	push	{r4, r5, r6, lr}
 800f8fa:	0c0b      	lsrs	r3, r1, #16
 800f8fc:	0c15      	lsrs	r5, r2, #16
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d11e      	bne.n	800f940 <_calloc_r+0x48>
 800f902:	2d00      	cmp	r5, #0
 800f904:	d10c      	bne.n	800f920 <_calloc_r+0x28>
 800f906:	b289      	uxth	r1, r1
 800f908:	b294      	uxth	r4, r2
 800f90a:	434c      	muls	r4, r1
 800f90c:	0021      	movs	r1, r4
 800f90e:	f7ff f94d 	bl	800ebac <_malloc_r>
 800f912:	1e05      	subs	r5, r0, #0
 800f914:	d01a      	beq.n	800f94c <_calloc_r+0x54>
 800f916:	0022      	movs	r2, r4
 800f918:	2100      	movs	r1, #0
 800f91a:	f7fe f987 	bl	800dc2c <memset>
 800f91e:	e016      	b.n	800f94e <_calloc_r+0x56>
 800f920:	1c2b      	adds	r3, r5, #0
 800f922:	1c0c      	adds	r4, r1, #0
 800f924:	b289      	uxth	r1, r1
 800f926:	b292      	uxth	r2, r2
 800f928:	434a      	muls	r2, r1
 800f92a:	b29b      	uxth	r3, r3
 800f92c:	b2a1      	uxth	r1, r4
 800f92e:	4359      	muls	r1, r3
 800f930:	0c14      	lsrs	r4, r2, #16
 800f932:	190c      	adds	r4, r1, r4
 800f934:	0c23      	lsrs	r3, r4, #16
 800f936:	d107      	bne.n	800f948 <_calloc_r+0x50>
 800f938:	0424      	lsls	r4, r4, #16
 800f93a:	b292      	uxth	r2, r2
 800f93c:	4314      	orrs	r4, r2
 800f93e:	e7e5      	b.n	800f90c <_calloc_r+0x14>
 800f940:	2d00      	cmp	r5, #0
 800f942:	d101      	bne.n	800f948 <_calloc_r+0x50>
 800f944:	1c14      	adds	r4, r2, #0
 800f946:	e7ed      	b.n	800f924 <_calloc_r+0x2c>
 800f948:	230c      	movs	r3, #12
 800f94a:	6003      	str	r3, [r0, #0]
 800f94c:	2500      	movs	r5, #0
 800f94e:	0028      	movs	r0, r5
 800f950:	bd70      	pop	{r4, r5, r6, pc}

0800f952 <_realloc_r>:
 800f952:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f954:	0006      	movs	r6, r0
 800f956:	000c      	movs	r4, r1
 800f958:	0015      	movs	r5, r2
 800f95a:	2900      	cmp	r1, #0
 800f95c:	d105      	bne.n	800f96a <_realloc_r+0x18>
 800f95e:	0011      	movs	r1, r2
 800f960:	f7ff f924 	bl	800ebac <_malloc_r>
 800f964:	0004      	movs	r4, r0
 800f966:	0020      	movs	r0, r4
 800f968:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f96a:	2a00      	cmp	r2, #0
 800f96c:	d103      	bne.n	800f976 <_realloc_r+0x24>
 800f96e:	f7ff f8a7 	bl	800eac0 <_free_r>
 800f972:	2400      	movs	r4, #0
 800f974:	e7f7      	b.n	800f966 <_realloc_r+0x14>
 800f976:	f000 f832 	bl	800f9de <_malloc_usable_size_r>
 800f97a:	0007      	movs	r7, r0
 800f97c:	4285      	cmp	r5, r0
 800f97e:	d802      	bhi.n	800f986 <_realloc_r+0x34>
 800f980:	0843      	lsrs	r3, r0, #1
 800f982:	42ab      	cmp	r3, r5
 800f984:	d3ef      	bcc.n	800f966 <_realloc_r+0x14>
 800f986:	0029      	movs	r1, r5
 800f988:	0030      	movs	r0, r6
 800f98a:	f7ff f90f 	bl	800ebac <_malloc_r>
 800f98e:	9001      	str	r0, [sp, #4]
 800f990:	2800      	cmp	r0, #0
 800f992:	d0ee      	beq.n	800f972 <_realloc_r+0x20>
 800f994:	002a      	movs	r2, r5
 800f996:	42bd      	cmp	r5, r7
 800f998:	d900      	bls.n	800f99c <_realloc_r+0x4a>
 800f99a:	003a      	movs	r2, r7
 800f99c:	0021      	movs	r1, r4
 800f99e:	9801      	ldr	r0, [sp, #4]
 800f9a0:	f7fe fa02 	bl	800dda8 <memcpy>
 800f9a4:	0021      	movs	r1, r4
 800f9a6:	0030      	movs	r0, r6
 800f9a8:	f7ff f88a 	bl	800eac0 <_free_r>
 800f9ac:	9c01      	ldr	r4, [sp, #4]
 800f9ae:	e7da      	b.n	800f966 <_realloc_r+0x14>

0800f9b0 <fiprintf>:
 800f9b0:	b40e      	push	{r1, r2, r3}
 800f9b2:	b517      	push	{r0, r1, r2, r4, lr}
 800f9b4:	4c05      	ldr	r4, [pc, #20]	@ (800f9cc <fiprintf+0x1c>)
 800f9b6:	ab05      	add	r3, sp, #20
 800f9b8:	cb04      	ldmia	r3!, {r2}
 800f9ba:	0001      	movs	r1, r0
 800f9bc:	6820      	ldr	r0, [r4, #0]
 800f9be:	9301      	str	r3, [sp, #4]
 800f9c0:	f000 f83c 	bl	800fa3c <_vfiprintf_r>
 800f9c4:	bc1e      	pop	{r1, r2, r3, r4}
 800f9c6:	bc08      	pop	{r3}
 800f9c8:	b003      	add	sp, #12
 800f9ca:	4718      	bx	r3
 800f9cc:	2000031c 	.word	0x2000031c

0800f9d0 <abort>:
 800f9d0:	2006      	movs	r0, #6
 800f9d2:	b510      	push	{r4, lr}
 800f9d4:	f000 fa18 	bl	800fe08 <raise>
 800f9d8:	2001      	movs	r0, #1
 800f9da:	f7f6 fe03 	bl	80065e4 <_exit>

0800f9de <_malloc_usable_size_r>:
 800f9de:	1f0b      	subs	r3, r1, #4
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	1f18      	subs	r0, r3, #4
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	da01      	bge.n	800f9ec <_malloc_usable_size_r+0xe>
 800f9e8:	580b      	ldr	r3, [r1, r0]
 800f9ea:	18c0      	adds	r0, r0, r3
 800f9ec:	4770      	bx	lr

0800f9ee <__sfputc_r>:
 800f9ee:	6893      	ldr	r3, [r2, #8]
 800f9f0:	b510      	push	{r4, lr}
 800f9f2:	3b01      	subs	r3, #1
 800f9f4:	6093      	str	r3, [r2, #8]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	da04      	bge.n	800fa04 <__sfputc_r+0x16>
 800f9fa:	6994      	ldr	r4, [r2, #24]
 800f9fc:	42a3      	cmp	r3, r4
 800f9fe:	db07      	blt.n	800fa10 <__sfputc_r+0x22>
 800fa00:	290a      	cmp	r1, #10
 800fa02:	d005      	beq.n	800fa10 <__sfputc_r+0x22>
 800fa04:	6813      	ldr	r3, [r2, #0]
 800fa06:	1c58      	adds	r0, r3, #1
 800fa08:	6010      	str	r0, [r2, #0]
 800fa0a:	7019      	strb	r1, [r3, #0]
 800fa0c:	0008      	movs	r0, r1
 800fa0e:	bd10      	pop	{r4, pc}
 800fa10:	f000 f930 	bl	800fc74 <__swbuf_r>
 800fa14:	0001      	movs	r1, r0
 800fa16:	e7f9      	b.n	800fa0c <__sfputc_r+0x1e>

0800fa18 <__sfputs_r>:
 800fa18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa1a:	0006      	movs	r6, r0
 800fa1c:	000f      	movs	r7, r1
 800fa1e:	0014      	movs	r4, r2
 800fa20:	18d5      	adds	r5, r2, r3
 800fa22:	42ac      	cmp	r4, r5
 800fa24:	d101      	bne.n	800fa2a <__sfputs_r+0x12>
 800fa26:	2000      	movs	r0, #0
 800fa28:	e007      	b.n	800fa3a <__sfputs_r+0x22>
 800fa2a:	7821      	ldrb	r1, [r4, #0]
 800fa2c:	003a      	movs	r2, r7
 800fa2e:	0030      	movs	r0, r6
 800fa30:	f7ff ffdd 	bl	800f9ee <__sfputc_r>
 800fa34:	3401      	adds	r4, #1
 800fa36:	1c43      	adds	r3, r0, #1
 800fa38:	d1f3      	bne.n	800fa22 <__sfputs_r+0xa>
 800fa3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa3c <_vfiprintf_r>:
 800fa3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fa3e:	b0a1      	sub	sp, #132	@ 0x84
 800fa40:	000f      	movs	r7, r1
 800fa42:	0015      	movs	r5, r2
 800fa44:	001e      	movs	r6, r3
 800fa46:	9003      	str	r0, [sp, #12]
 800fa48:	2800      	cmp	r0, #0
 800fa4a:	d004      	beq.n	800fa56 <_vfiprintf_r+0x1a>
 800fa4c:	6a03      	ldr	r3, [r0, #32]
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d101      	bne.n	800fa56 <_vfiprintf_r+0x1a>
 800fa52:	f7fe f84b 	bl	800daec <__sinit>
 800fa56:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa58:	07db      	lsls	r3, r3, #31
 800fa5a:	d405      	bmi.n	800fa68 <_vfiprintf_r+0x2c>
 800fa5c:	89bb      	ldrh	r3, [r7, #12]
 800fa5e:	059b      	lsls	r3, r3, #22
 800fa60:	d402      	bmi.n	800fa68 <_vfiprintf_r+0x2c>
 800fa62:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fa64:	f7fe f98b 	bl	800dd7e <__retarget_lock_acquire_recursive>
 800fa68:	89bb      	ldrh	r3, [r7, #12]
 800fa6a:	071b      	lsls	r3, r3, #28
 800fa6c:	d502      	bpl.n	800fa74 <_vfiprintf_r+0x38>
 800fa6e:	693b      	ldr	r3, [r7, #16]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d113      	bne.n	800fa9c <_vfiprintf_r+0x60>
 800fa74:	0039      	movs	r1, r7
 800fa76:	9803      	ldr	r0, [sp, #12]
 800fa78:	f000 f93e 	bl	800fcf8 <__swsetup_r>
 800fa7c:	2800      	cmp	r0, #0
 800fa7e:	d00d      	beq.n	800fa9c <_vfiprintf_r+0x60>
 800fa80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa82:	07db      	lsls	r3, r3, #31
 800fa84:	d503      	bpl.n	800fa8e <_vfiprintf_r+0x52>
 800fa86:	2001      	movs	r0, #1
 800fa88:	4240      	negs	r0, r0
 800fa8a:	b021      	add	sp, #132	@ 0x84
 800fa8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa8e:	89bb      	ldrh	r3, [r7, #12]
 800fa90:	059b      	lsls	r3, r3, #22
 800fa92:	d4f8      	bmi.n	800fa86 <_vfiprintf_r+0x4a>
 800fa94:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fa96:	f7fe f973 	bl	800dd80 <__retarget_lock_release_recursive>
 800fa9a:	e7f4      	b.n	800fa86 <_vfiprintf_r+0x4a>
 800fa9c:	2300      	movs	r3, #0
 800fa9e:	ac08      	add	r4, sp, #32
 800faa0:	6163      	str	r3, [r4, #20]
 800faa2:	3320      	adds	r3, #32
 800faa4:	7663      	strb	r3, [r4, #25]
 800faa6:	3310      	adds	r3, #16
 800faa8:	76a3      	strb	r3, [r4, #26]
 800faaa:	9607      	str	r6, [sp, #28]
 800faac:	002e      	movs	r6, r5
 800faae:	7833      	ldrb	r3, [r6, #0]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d001      	beq.n	800fab8 <_vfiprintf_r+0x7c>
 800fab4:	2b25      	cmp	r3, #37	@ 0x25
 800fab6:	d148      	bne.n	800fb4a <_vfiprintf_r+0x10e>
 800fab8:	1b73      	subs	r3, r6, r5
 800faba:	9305      	str	r3, [sp, #20]
 800fabc:	42ae      	cmp	r6, r5
 800fabe:	d00b      	beq.n	800fad8 <_vfiprintf_r+0x9c>
 800fac0:	002a      	movs	r2, r5
 800fac2:	0039      	movs	r1, r7
 800fac4:	9803      	ldr	r0, [sp, #12]
 800fac6:	f7ff ffa7 	bl	800fa18 <__sfputs_r>
 800faca:	3001      	adds	r0, #1
 800facc:	d100      	bne.n	800fad0 <_vfiprintf_r+0x94>
 800face:	e0ae      	b.n	800fc2e <_vfiprintf_r+0x1f2>
 800fad0:	6963      	ldr	r3, [r4, #20]
 800fad2:	9a05      	ldr	r2, [sp, #20]
 800fad4:	189b      	adds	r3, r3, r2
 800fad6:	6163      	str	r3, [r4, #20]
 800fad8:	7833      	ldrb	r3, [r6, #0]
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d100      	bne.n	800fae0 <_vfiprintf_r+0xa4>
 800fade:	e0a6      	b.n	800fc2e <_vfiprintf_r+0x1f2>
 800fae0:	2201      	movs	r2, #1
 800fae2:	2300      	movs	r3, #0
 800fae4:	4252      	negs	r2, r2
 800fae6:	6062      	str	r2, [r4, #4]
 800fae8:	a904      	add	r1, sp, #16
 800faea:	3254      	adds	r2, #84	@ 0x54
 800faec:	1852      	adds	r2, r2, r1
 800faee:	1c75      	adds	r5, r6, #1
 800faf0:	6023      	str	r3, [r4, #0]
 800faf2:	60e3      	str	r3, [r4, #12]
 800faf4:	60a3      	str	r3, [r4, #8]
 800faf6:	7013      	strb	r3, [r2, #0]
 800faf8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800fafa:	4b59      	ldr	r3, [pc, #356]	@ (800fc60 <_vfiprintf_r+0x224>)
 800fafc:	2205      	movs	r2, #5
 800fafe:	0018      	movs	r0, r3
 800fb00:	7829      	ldrb	r1, [r5, #0]
 800fb02:	9305      	str	r3, [sp, #20]
 800fb04:	f7fe f945 	bl	800dd92 <memchr>
 800fb08:	1c6e      	adds	r6, r5, #1
 800fb0a:	2800      	cmp	r0, #0
 800fb0c:	d11f      	bne.n	800fb4e <_vfiprintf_r+0x112>
 800fb0e:	6822      	ldr	r2, [r4, #0]
 800fb10:	06d3      	lsls	r3, r2, #27
 800fb12:	d504      	bpl.n	800fb1e <_vfiprintf_r+0xe2>
 800fb14:	2353      	movs	r3, #83	@ 0x53
 800fb16:	a904      	add	r1, sp, #16
 800fb18:	185b      	adds	r3, r3, r1
 800fb1a:	2120      	movs	r1, #32
 800fb1c:	7019      	strb	r1, [r3, #0]
 800fb1e:	0713      	lsls	r3, r2, #28
 800fb20:	d504      	bpl.n	800fb2c <_vfiprintf_r+0xf0>
 800fb22:	2353      	movs	r3, #83	@ 0x53
 800fb24:	a904      	add	r1, sp, #16
 800fb26:	185b      	adds	r3, r3, r1
 800fb28:	212b      	movs	r1, #43	@ 0x2b
 800fb2a:	7019      	strb	r1, [r3, #0]
 800fb2c:	782b      	ldrb	r3, [r5, #0]
 800fb2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb30:	d016      	beq.n	800fb60 <_vfiprintf_r+0x124>
 800fb32:	002e      	movs	r6, r5
 800fb34:	2100      	movs	r1, #0
 800fb36:	200a      	movs	r0, #10
 800fb38:	68e3      	ldr	r3, [r4, #12]
 800fb3a:	7832      	ldrb	r2, [r6, #0]
 800fb3c:	1c75      	adds	r5, r6, #1
 800fb3e:	3a30      	subs	r2, #48	@ 0x30
 800fb40:	2a09      	cmp	r2, #9
 800fb42:	d950      	bls.n	800fbe6 <_vfiprintf_r+0x1aa>
 800fb44:	2900      	cmp	r1, #0
 800fb46:	d111      	bne.n	800fb6c <_vfiprintf_r+0x130>
 800fb48:	e017      	b.n	800fb7a <_vfiprintf_r+0x13e>
 800fb4a:	3601      	adds	r6, #1
 800fb4c:	e7af      	b.n	800faae <_vfiprintf_r+0x72>
 800fb4e:	9b05      	ldr	r3, [sp, #20]
 800fb50:	6822      	ldr	r2, [r4, #0]
 800fb52:	1ac0      	subs	r0, r0, r3
 800fb54:	2301      	movs	r3, #1
 800fb56:	4083      	lsls	r3, r0
 800fb58:	4313      	orrs	r3, r2
 800fb5a:	0035      	movs	r5, r6
 800fb5c:	6023      	str	r3, [r4, #0]
 800fb5e:	e7cc      	b.n	800fafa <_vfiprintf_r+0xbe>
 800fb60:	9b07      	ldr	r3, [sp, #28]
 800fb62:	1d19      	adds	r1, r3, #4
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	9107      	str	r1, [sp, #28]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	db01      	blt.n	800fb70 <_vfiprintf_r+0x134>
 800fb6c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fb6e:	e004      	b.n	800fb7a <_vfiprintf_r+0x13e>
 800fb70:	425b      	negs	r3, r3
 800fb72:	60e3      	str	r3, [r4, #12]
 800fb74:	2302      	movs	r3, #2
 800fb76:	4313      	orrs	r3, r2
 800fb78:	6023      	str	r3, [r4, #0]
 800fb7a:	7833      	ldrb	r3, [r6, #0]
 800fb7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb7e:	d10c      	bne.n	800fb9a <_vfiprintf_r+0x15e>
 800fb80:	7873      	ldrb	r3, [r6, #1]
 800fb82:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb84:	d134      	bne.n	800fbf0 <_vfiprintf_r+0x1b4>
 800fb86:	9b07      	ldr	r3, [sp, #28]
 800fb88:	3602      	adds	r6, #2
 800fb8a:	1d1a      	adds	r2, r3, #4
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	9207      	str	r2, [sp, #28]
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	da01      	bge.n	800fb98 <_vfiprintf_r+0x15c>
 800fb94:	2301      	movs	r3, #1
 800fb96:	425b      	negs	r3, r3
 800fb98:	9309      	str	r3, [sp, #36]	@ 0x24
 800fb9a:	4d32      	ldr	r5, [pc, #200]	@ (800fc64 <_vfiprintf_r+0x228>)
 800fb9c:	2203      	movs	r2, #3
 800fb9e:	0028      	movs	r0, r5
 800fba0:	7831      	ldrb	r1, [r6, #0]
 800fba2:	f7fe f8f6 	bl	800dd92 <memchr>
 800fba6:	2800      	cmp	r0, #0
 800fba8:	d006      	beq.n	800fbb8 <_vfiprintf_r+0x17c>
 800fbaa:	2340      	movs	r3, #64	@ 0x40
 800fbac:	1b40      	subs	r0, r0, r5
 800fbae:	4083      	lsls	r3, r0
 800fbb0:	6822      	ldr	r2, [r4, #0]
 800fbb2:	3601      	adds	r6, #1
 800fbb4:	4313      	orrs	r3, r2
 800fbb6:	6023      	str	r3, [r4, #0]
 800fbb8:	7831      	ldrb	r1, [r6, #0]
 800fbba:	2206      	movs	r2, #6
 800fbbc:	482a      	ldr	r0, [pc, #168]	@ (800fc68 <_vfiprintf_r+0x22c>)
 800fbbe:	1c75      	adds	r5, r6, #1
 800fbc0:	7621      	strb	r1, [r4, #24]
 800fbc2:	f7fe f8e6 	bl	800dd92 <memchr>
 800fbc6:	2800      	cmp	r0, #0
 800fbc8:	d040      	beq.n	800fc4c <_vfiprintf_r+0x210>
 800fbca:	4b28      	ldr	r3, [pc, #160]	@ (800fc6c <_vfiprintf_r+0x230>)
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d122      	bne.n	800fc16 <_vfiprintf_r+0x1da>
 800fbd0:	2207      	movs	r2, #7
 800fbd2:	9b07      	ldr	r3, [sp, #28]
 800fbd4:	3307      	adds	r3, #7
 800fbd6:	4393      	bics	r3, r2
 800fbd8:	3308      	adds	r3, #8
 800fbda:	9307      	str	r3, [sp, #28]
 800fbdc:	6963      	ldr	r3, [r4, #20]
 800fbde:	9a04      	ldr	r2, [sp, #16]
 800fbe0:	189b      	adds	r3, r3, r2
 800fbe2:	6163      	str	r3, [r4, #20]
 800fbe4:	e762      	b.n	800faac <_vfiprintf_r+0x70>
 800fbe6:	4343      	muls	r3, r0
 800fbe8:	002e      	movs	r6, r5
 800fbea:	2101      	movs	r1, #1
 800fbec:	189b      	adds	r3, r3, r2
 800fbee:	e7a4      	b.n	800fb3a <_vfiprintf_r+0xfe>
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	200a      	movs	r0, #10
 800fbf4:	0019      	movs	r1, r3
 800fbf6:	3601      	adds	r6, #1
 800fbf8:	6063      	str	r3, [r4, #4]
 800fbfa:	7832      	ldrb	r2, [r6, #0]
 800fbfc:	1c75      	adds	r5, r6, #1
 800fbfe:	3a30      	subs	r2, #48	@ 0x30
 800fc00:	2a09      	cmp	r2, #9
 800fc02:	d903      	bls.n	800fc0c <_vfiprintf_r+0x1d0>
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d0c8      	beq.n	800fb9a <_vfiprintf_r+0x15e>
 800fc08:	9109      	str	r1, [sp, #36]	@ 0x24
 800fc0a:	e7c6      	b.n	800fb9a <_vfiprintf_r+0x15e>
 800fc0c:	4341      	muls	r1, r0
 800fc0e:	002e      	movs	r6, r5
 800fc10:	2301      	movs	r3, #1
 800fc12:	1889      	adds	r1, r1, r2
 800fc14:	e7f1      	b.n	800fbfa <_vfiprintf_r+0x1be>
 800fc16:	aa07      	add	r2, sp, #28
 800fc18:	9200      	str	r2, [sp, #0]
 800fc1a:	0021      	movs	r1, r4
 800fc1c:	003a      	movs	r2, r7
 800fc1e:	4b14      	ldr	r3, [pc, #80]	@ (800fc70 <_vfiprintf_r+0x234>)
 800fc20:	9803      	ldr	r0, [sp, #12]
 800fc22:	f7fd fb17 	bl	800d254 <_printf_float>
 800fc26:	9004      	str	r0, [sp, #16]
 800fc28:	9b04      	ldr	r3, [sp, #16]
 800fc2a:	3301      	adds	r3, #1
 800fc2c:	d1d6      	bne.n	800fbdc <_vfiprintf_r+0x1a0>
 800fc2e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fc30:	07db      	lsls	r3, r3, #31
 800fc32:	d405      	bmi.n	800fc40 <_vfiprintf_r+0x204>
 800fc34:	89bb      	ldrh	r3, [r7, #12]
 800fc36:	059b      	lsls	r3, r3, #22
 800fc38:	d402      	bmi.n	800fc40 <_vfiprintf_r+0x204>
 800fc3a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800fc3c:	f7fe f8a0 	bl	800dd80 <__retarget_lock_release_recursive>
 800fc40:	89bb      	ldrh	r3, [r7, #12]
 800fc42:	065b      	lsls	r3, r3, #25
 800fc44:	d500      	bpl.n	800fc48 <_vfiprintf_r+0x20c>
 800fc46:	e71e      	b.n	800fa86 <_vfiprintf_r+0x4a>
 800fc48:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800fc4a:	e71e      	b.n	800fa8a <_vfiprintf_r+0x4e>
 800fc4c:	aa07      	add	r2, sp, #28
 800fc4e:	9200      	str	r2, [sp, #0]
 800fc50:	0021      	movs	r1, r4
 800fc52:	003a      	movs	r2, r7
 800fc54:	4b06      	ldr	r3, [pc, #24]	@ (800fc70 <_vfiprintf_r+0x234>)
 800fc56:	9803      	ldr	r0, [sp, #12]
 800fc58:	f7fd fdaa 	bl	800d7b0 <_printf_i>
 800fc5c:	e7e3      	b.n	800fc26 <_vfiprintf_r+0x1ea>
 800fc5e:	46c0      	nop			@ (mov r8, r8)
 800fc60:	08010a78 	.word	0x08010a78
 800fc64:	08010a7e 	.word	0x08010a7e
 800fc68:	08010a82 	.word	0x08010a82
 800fc6c:	0800d255 	.word	0x0800d255
 800fc70:	0800fa19 	.word	0x0800fa19

0800fc74 <__swbuf_r>:
 800fc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc76:	0006      	movs	r6, r0
 800fc78:	000d      	movs	r5, r1
 800fc7a:	0014      	movs	r4, r2
 800fc7c:	2800      	cmp	r0, #0
 800fc7e:	d004      	beq.n	800fc8a <__swbuf_r+0x16>
 800fc80:	6a03      	ldr	r3, [r0, #32]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d101      	bne.n	800fc8a <__swbuf_r+0x16>
 800fc86:	f7fd ff31 	bl	800daec <__sinit>
 800fc8a:	69a3      	ldr	r3, [r4, #24]
 800fc8c:	60a3      	str	r3, [r4, #8]
 800fc8e:	89a3      	ldrh	r3, [r4, #12]
 800fc90:	071b      	lsls	r3, r3, #28
 800fc92:	d502      	bpl.n	800fc9a <__swbuf_r+0x26>
 800fc94:	6923      	ldr	r3, [r4, #16]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d109      	bne.n	800fcae <__swbuf_r+0x3a>
 800fc9a:	0021      	movs	r1, r4
 800fc9c:	0030      	movs	r0, r6
 800fc9e:	f000 f82b 	bl	800fcf8 <__swsetup_r>
 800fca2:	2800      	cmp	r0, #0
 800fca4:	d003      	beq.n	800fcae <__swbuf_r+0x3a>
 800fca6:	2501      	movs	r5, #1
 800fca8:	426d      	negs	r5, r5
 800fcaa:	0028      	movs	r0, r5
 800fcac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fcae:	6923      	ldr	r3, [r4, #16]
 800fcb0:	6820      	ldr	r0, [r4, #0]
 800fcb2:	b2ef      	uxtb	r7, r5
 800fcb4:	1ac0      	subs	r0, r0, r3
 800fcb6:	6963      	ldr	r3, [r4, #20]
 800fcb8:	b2ed      	uxtb	r5, r5
 800fcba:	4283      	cmp	r3, r0
 800fcbc:	dc05      	bgt.n	800fcca <__swbuf_r+0x56>
 800fcbe:	0021      	movs	r1, r4
 800fcc0:	0030      	movs	r0, r6
 800fcc2:	f7ff fdab 	bl	800f81c <_fflush_r>
 800fcc6:	2800      	cmp	r0, #0
 800fcc8:	d1ed      	bne.n	800fca6 <__swbuf_r+0x32>
 800fcca:	68a3      	ldr	r3, [r4, #8]
 800fccc:	3001      	adds	r0, #1
 800fcce:	3b01      	subs	r3, #1
 800fcd0:	60a3      	str	r3, [r4, #8]
 800fcd2:	6823      	ldr	r3, [r4, #0]
 800fcd4:	1c5a      	adds	r2, r3, #1
 800fcd6:	6022      	str	r2, [r4, #0]
 800fcd8:	701f      	strb	r7, [r3, #0]
 800fcda:	6963      	ldr	r3, [r4, #20]
 800fcdc:	4283      	cmp	r3, r0
 800fcde:	d004      	beq.n	800fcea <__swbuf_r+0x76>
 800fce0:	89a3      	ldrh	r3, [r4, #12]
 800fce2:	07db      	lsls	r3, r3, #31
 800fce4:	d5e1      	bpl.n	800fcaa <__swbuf_r+0x36>
 800fce6:	2d0a      	cmp	r5, #10
 800fce8:	d1df      	bne.n	800fcaa <__swbuf_r+0x36>
 800fcea:	0021      	movs	r1, r4
 800fcec:	0030      	movs	r0, r6
 800fcee:	f7ff fd95 	bl	800f81c <_fflush_r>
 800fcf2:	2800      	cmp	r0, #0
 800fcf4:	d0d9      	beq.n	800fcaa <__swbuf_r+0x36>
 800fcf6:	e7d6      	b.n	800fca6 <__swbuf_r+0x32>

0800fcf8 <__swsetup_r>:
 800fcf8:	4b2d      	ldr	r3, [pc, #180]	@ (800fdb0 <__swsetup_r+0xb8>)
 800fcfa:	b570      	push	{r4, r5, r6, lr}
 800fcfc:	0005      	movs	r5, r0
 800fcfe:	6818      	ldr	r0, [r3, #0]
 800fd00:	000c      	movs	r4, r1
 800fd02:	2800      	cmp	r0, #0
 800fd04:	d004      	beq.n	800fd10 <__swsetup_r+0x18>
 800fd06:	6a03      	ldr	r3, [r0, #32]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d101      	bne.n	800fd10 <__swsetup_r+0x18>
 800fd0c:	f7fd feee 	bl	800daec <__sinit>
 800fd10:	230c      	movs	r3, #12
 800fd12:	5ee2      	ldrsh	r2, [r4, r3]
 800fd14:	0713      	lsls	r3, r2, #28
 800fd16:	d423      	bmi.n	800fd60 <__swsetup_r+0x68>
 800fd18:	06d3      	lsls	r3, r2, #27
 800fd1a:	d407      	bmi.n	800fd2c <__swsetup_r+0x34>
 800fd1c:	2309      	movs	r3, #9
 800fd1e:	602b      	str	r3, [r5, #0]
 800fd20:	2340      	movs	r3, #64	@ 0x40
 800fd22:	2001      	movs	r0, #1
 800fd24:	4313      	orrs	r3, r2
 800fd26:	81a3      	strh	r3, [r4, #12]
 800fd28:	4240      	negs	r0, r0
 800fd2a:	e03a      	b.n	800fda2 <__swsetup_r+0xaa>
 800fd2c:	0752      	lsls	r2, r2, #29
 800fd2e:	d513      	bpl.n	800fd58 <__swsetup_r+0x60>
 800fd30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fd32:	2900      	cmp	r1, #0
 800fd34:	d008      	beq.n	800fd48 <__swsetup_r+0x50>
 800fd36:	0023      	movs	r3, r4
 800fd38:	3344      	adds	r3, #68	@ 0x44
 800fd3a:	4299      	cmp	r1, r3
 800fd3c:	d002      	beq.n	800fd44 <__swsetup_r+0x4c>
 800fd3e:	0028      	movs	r0, r5
 800fd40:	f7fe febe 	bl	800eac0 <_free_r>
 800fd44:	2300      	movs	r3, #0
 800fd46:	6363      	str	r3, [r4, #52]	@ 0x34
 800fd48:	2224      	movs	r2, #36	@ 0x24
 800fd4a:	89a3      	ldrh	r3, [r4, #12]
 800fd4c:	4393      	bics	r3, r2
 800fd4e:	81a3      	strh	r3, [r4, #12]
 800fd50:	2300      	movs	r3, #0
 800fd52:	6063      	str	r3, [r4, #4]
 800fd54:	6923      	ldr	r3, [r4, #16]
 800fd56:	6023      	str	r3, [r4, #0]
 800fd58:	2308      	movs	r3, #8
 800fd5a:	89a2      	ldrh	r2, [r4, #12]
 800fd5c:	4313      	orrs	r3, r2
 800fd5e:	81a3      	strh	r3, [r4, #12]
 800fd60:	6923      	ldr	r3, [r4, #16]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d10b      	bne.n	800fd7e <__swsetup_r+0x86>
 800fd66:	21a0      	movs	r1, #160	@ 0xa0
 800fd68:	2280      	movs	r2, #128	@ 0x80
 800fd6a:	89a3      	ldrh	r3, [r4, #12]
 800fd6c:	0089      	lsls	r1, r1, #2
 800fd6e:	0092      	lsls	r2, r2, #2
 800fd70:	400b      	ands	r3, r1
 800fd72:	4293      	cmp	r3, r2
 800fd74:	d003      	beq.n	800fd7e <__swsetup_r+0x86>
 800fd76:	0021      	movs	r1, r4
 800fd78:	0028      	movs	r0, r5
 800fd7a:	f000 f88f 	bl	800fe9c <__smakebuf_r>
 800fd7e:	230c      	movs	r3, #12
 800fd80:	5ee2      	ldrsh	r2, [r4, r3]
 800fd82:	2101      	movs	r1, #1
 800fd84:	0013      	movs	r3, r2
 800fd86:	400b      	ands	r3, r1
 800fd88:	420a      	tst	r2, r1
 800fd8a:	d00b      	beq.n	800fda4 <__swsetup_r+0xac>
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	60a3      	str	r3, [r4, #8]
 800fd90:	6963      	ldr	r3, [r4, #20]
 800fd92:	425b      	negs	r3, r3
 800fd94:	61a3      	str	r3, [r4, #24]
 800fd96:	2000      	movs	r0, #0
 800fd98:	6923      	ldr	r3, [r4, #16]
 800fd9a:	4283      	cmp	r3, r0
 800fd9c:	d101      	bne.n	800fda2 <__swsetup_r+0xaa>
 800fd9e:	0613      	lsls	r3, r2, #24
 800fda0:	d4be      	bmi.n	800fd20 <__swsetup_r+0x28>
 800fda2:	bd70      	pop	{r4, r5, r6, pc}
 800fda4:	0791      	lsls	r1, r2, #30
 800fda6:	d400      	bmi.n	800fdaa <__swsetup_r+0xb2>
 800fda8:	6963      	ldr	r3, [r4, #20]
 800fdaa:	60a3      	str	r3, [r4, #8]
 800fdac:	e7f3      	b.n	800fd96 <__swsetup_r+0x9e>
 800fdae:	46c0      	nop			@ (mov r8, r8)
 800fdb0:	2000031c 	.word	0x2000031c

0800fdb4 <_raise_r>:
 800fdb4:	b570      	push	{r4, r5, r6, lr}
 800fdb6:	0004      	movs	r4, r0
 800fdb8:	000d      	movs	r5, r1
 800fdba:	291f      	cmp	r1, #31
 800fdbc:	d904      	bls.n	800fdc8 <_raise_r+0x14>
 800fdbe:	2316      	movs	r3, #22
 800fdc0:	6003      	str	r3, [r0, #0]
 800fdc2:	2001      	movs	r0, #1
 800fdc4:	4240      	negs	r0, r0
 800fdc6:	bd70      	pop	{r4, r5, r6, pc}
 800fdc8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d004      	beq.n	800fdd8 <_raise_r+0x24>
 800fdce:	008a      	lsls	r2, r1, #2
 800fdd0:	189b      	adds	r3, r3, r2
 800fdd2:	681a      	ldr	r2, [r3, #0]
 800fdd4:	2a00      	cmp	r2, #0
 800fdd6:	d108      	bne.n	800fdea <_raise_r+0x36>
 800fdd8:	0020      	movs	r0, r4
 800fdda:	f000 f831 	bl	800fe40 <_getpid_r>
 800fdde:	002a      	movs	r2, r5
 800fde0:	0001      	movs	r1, r0
 800fde2:	0020      	movs	r0, r4
 800fde4:	f000 f81a 	bl	800fe1c <_kill_r>
 800fde8:	e7ed      	b.n	800fdc6 <_raise_r+0x12>
 800fdea:	2a01      	cmp	r2, #1
 800fdec:	d009      	beq.n	800fe02 <_raise_r+0x4e>
 800fdee:	1c51      	adds	r1, r2, #1
 800fdf0:	d103      	bne.n	800fdfa <_raise_r+0x46>
 800fdf2:	2316      	movs	r3, #22
 800fdf4:	6003      	str	r3, [r0, #0]
 800fdf6:	2001      	movs	r0, #1
 800fdf8:	e7e5      	b.n	800fdc6 <_raise_r+0x12>
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	0028      	movs	r0, r5
 800fdfe:	6019      	str	r1, [r3, #0]
 800fe00:	4790      	blx	r2
 800fe02:	2000      	movs	r0, #0
 800fe04:	e7df      	b.n	800fdc6 <_raise_r+0x12>
	...

0800fe08 <raise>:
 800fe08:	b510      	push	{r4, lr}
 800fe0a:	4b03      	ldr	r3, [pc, #12]	@ (800fe18 <raise+0x10>)
 800fe0c:	0001      	movs	r1, r0
 800fe0e:	6818      	ldr	r0, [r3, #0]
 800fe10:	f7ff ffd0 	bl	800fdb4 <_raise_r>
 800fe14:	bd10      	pop	{r4, pc}
 800fe16:	46c0      	nop			@ (mov r8, r8)
 800fe18:	2000031c 	.word	0x2000031c

0800fe1c <_kill_r>:
 800fe1c:	2300      	movs	r3, #0
 800fe1e:	b570      	push	{r4, r5, r6, lr}
 800fe20:	4d06      	ldr	r5, [pc, #24]	@ (800fe3c <_kill_r+0x20>)
 800fe22:	0004      	movs	r4, r0
 800fe24:	0008      	movs	r0, r1
 800fe26:	0011      	movs	r1, r2
 800fe28:	602b      	str	r3, [r5, #0]
 800fe2a:	f7f6 fbcb 	bl	80065c4 <_kill>
 800fe2e:	1c43      	adds	r3, r0, #1
 800fe30:	d103      	bne.n	800fe3a <_kill_r+0x1e>
 800fe32:	682b      	ldr	r3, [r5, #0]
 800fe34:	2b00      	cmp	r3, #0
 800fe36:	d000      	beq.n	800fe3a <_kill_r+0x1e>
 800fe38:	6023      	str	r3, [r4, #0]
 800fe3a:	bd70      	pop	{r4, r5, r6, pc}
 800fe3c:	20000ff4 	.word	0x20000ff4

0800fe40 <_getpid_r>:
 800fe40:	b510      	push	{r4, lr}
 800fe42:	f7f6 fbb9 	bl	80065b8 <_getpid>
 800fe46:	bd10      	pop	{r4, pc}

0800fe48 <__swhatbuf_r>:
 800fe48:	b570      	push	{r4, r5, r6, lr}
 800fe4a:	000e      	movs	r6, r1
 800fe4c:	001d      	movs	r5, r3
 800fe4e:	230e      	movs	r3, #14
 800fe50:	5ec9      	ldrsh	r1, [r1, r3]
 800fe52:	0014      	movs	r4, r2
 800fe54:	b096      	sub	sp, #88	@ 0x58
 800fe56:	2900      	cmp	r1, #0
 800fe58:	da0c      	bge.n	800fe74 <__swhatbuf_r+0x2c>
 800fe5a:	89b2      	ldrh	r2, [r6, #12]
 800fe5c:	2380      	movs	r3, #128	@ 0x80
 800fe5e:	0011      	movs	r1, r2
 800fe60:	4019      	ands	r1, r3
 800fe62:	421a      	tst	r2, r3
 800fe64:	d114      	bne.n	800fe90 <__swhatbuf_r+0x48>
 800fe66:	2380      	movs	r3, #128	@ 0x80
 800fe68:	00db      	lsls	r3, r3, #3
 800fe6a:	2000      	movs	r0, #0
 800fe6c:	6029      	str	r1, [r5, #0]
 800fe6e:	6023      	str	r3, [r4, #0]
 800fe70:	b016      	add	sp, #88	@ 0x58
 800fe72:	bd70      	pop	{r4, r5, r6, pc}
 800fe74:	466a      	mov	r2, sp
 800fe76:	f000 f853 	bl	800ff20 <_fstat_r>
 800fe7a:	2800      	cmp	r0, #0
 800fe7c:	dbed      	blt.n	800fe5a <__swhatbuf_r+0x12>
 800fe7e:	23f0      	movs	r3, #240	@ 0xf0
 800fe80:	9901      	ldr	r1, [sp, #4]
 800fe82:	021b      	lsls	r3, r3, #8
 800fe84:	4019      	ands	r1, r3
 800fe86:	4b04      	ldr	r3, [pc, #16]	@ (800fe98 <__swhatbuf_r+0x50>)
 800fe88:	18c9      	adds	r1, r1, r3
 800fe8a:	424b      	negs	r3, r1
 800fe8c:	4159      	adcs	r1, r3
 800fe8e:	e7ea      	b.n	800fe66 <__swhatbuf_r+0x1e>
 800fe90:	2100      	movs	r1, #0
 800fe92:	2340      	movs	r3, #64	@ 0x40
 800fe94:	e7e9      	b.n	800fe6a <__swhatbuf_r+0x22>
 800fe96:	46c0      	nop			@ (mov r8, r8)
 800fe98:	ffffe000 	.word	0xffffe000

0800fe9c <__smakebuf_r>:
 800fe9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe9e:	2602      	movs	r6, #2
 800fea0:	898b      	ldrh	r3, [r1, #12]
 800fea2:	0005      	movs	r5, r0
 800fea4:	000c      	movs	r4, r1
 800fea6:	b085      	sub	sp, #20
 800fea8:	4233      	tst	r3, r6
 800feaa:	d007      	beq.n	800febc <__smakebuf_r+0x20>
 800feac:	0023      	movs	r3, r4
 800feae:	3347      	adds	r3, #71	@ 0x47
 800feb0:	6023      	str	r3, [r4, #0]
 800feb2:	6123      	str	r3, [r4, #16]
 800feb4:	2301      	movs	r3, #1
 800feb6:	6163      	str	r3, [r4, #20]
 800feb8:	b005      	add	sp, #20
 800feba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800febc:	ab03      	add	r3, sp, #12
 800febe:	aa02      	add	r2, sp, #8
 800fec0:	f7ff ffc2 	bl	800fe48 <__swhatbuf_r>
 800fec4:	9f02      	ldr	r7, [sp, #8]
 800fec6:	9001      	str	r0, [sp, #4]
 800fec8:	0039      	movs	r1, r7
 800feca:	0028      	movs	r0, r5
 800fecc:	f7fe fe6e 	bl	800ebac <_malloc_r>
 800fed0:	2800      	cmp	r0, #0
 800fed2:	d108      	bne.n	800fee6 <__smakebuf_r+0x4a>
 800fed4:	220c      	movs	r2, #12
 800fed6:	5ea3      	ldrsh	r3, [r4, r2]
 800fed8:	059a      	lsls	r2, r3, #22
 800feda:	d4ed      	bmi.n	800feb8 <__smakebuf_r+0x1c>
 800fedc:	2203      	movs	r2, #3
 800fede:	4393      	bics	r3, r2
 800fee0:	431e      	orrs	r6, r3
 800fee2:	81a6      	strh	r6, [r4, #12]
 800fee4:	e7e2      	b.n	800feac <__smakebuf_r+0x10>
 800fee6:	2380      	movs	r3, #128	@ 0x80
 800fee8:	89a2      	ldrh	r2, [r4, #12]
 800feea:	6020      	str	r0, [r4, #0]
 800feec:	4313      	orrs	r3, r2
 800feee:	81a3      	strh	r3, [r4, #12]
 800fef0:	9b03      	ldr	r3, [sp, #12]
 800fef2:	6120      	str	r0, [r4, #16]
 800fef4:	6167      	str	r7, [r4, #20]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d00c      	beq.n	800ff14 <__smakebuf_r+0x78>
 800fefa:	0028      	movs	r0, r5
 800fefc:	230e      	movs	r3, #14
 800fefe:	5ee1      	ldrsh	r1, [r4, r3]
 800ff00:	f000 f820 	bl	800ff44 <_isatty_r>
 800ff04:	2800      	cmp	r0, #0
 800ff06:	d005      	beq.n	800ff14 <__smakebuf_r+0x78>
 800ff08:	2303      	movs	r3, #3
 800ff0a:	89a2      	ldrh	r2, [r4, #12]
 800ff0c:	439a      	bics	r2, r3
 800ff0e:	3b02      	subs	r3, #2
 800ff10:	4313      	orrs	r3, r2
 800ff12:	81a3      	strh	r3, [r4, #12]
 800ff14:	89a3      	ldrh	r3, [r4, #12]
 800ff16:	9a01      	ldr	r2, [sp, #4]
 800ff18:	4313      	orrs	r3, r2
 800ff1a:	81a3      	strh	r3, [r4, #12]
 800ff1c:	e7cc      	b.n	800feb8 <__smakebuf_r+0x1c>
	...

0800ff20 <_fstat_r>:
 800ff20:	2300      	movs	r3, #0
 800ff22:	b570      	push	{r4, r5, r6, lr}
 800ff24:	4d06      	ldr	r5, [pc, #24]	@ (800ff40 <_fstat_r+0x20>)
 800ff26:	0004      	movs	r4, r0
 800ff28:	0008      	movs	r0, r1
 800ff2a:	0011      	movs	r1, r2
 800ff2c:	602b      	str	r3, [r5, #0]
 800ff2e:	f7f6 fba9 	bl	8006684 <_fstat>
 800ff32:	1c43      	adds	r3, r0, #1
 800ff34:	d103      	bne.n	800ff3e <_fstat_r+0x1e>
 800ff36:	682b      	ldr	r3, [r5, #0]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d000      	beq.n	800ff3e <_fstat_r+0x1e>
 800ff3c:	6023      	str	r3, [r4, #0]
 800ff3e:	bd70      	pop	{r4, r5, r6, pc}
 800ff40:	20000ff4 	.word	0x20000ff4

0800ff44 <_isatty_r>:
 800ff44:	2300      	movs	r3, #0
 800ff46:	b570      	push	{r4, r5, r6, lr}
 800ff48:	4d06      	ldr	r5, [pc, #24]	@ (800ff64 <_isatty_r+0x20>)
 800ff4a:	0004      	movs	r4, r0
 800ff4c:	0008      	movs	r0, r1
 800ff4e:	602b      	str	r3, [r5, #0]
 800ff50:	f7f6 fba6 	bl	80066a0 <_isatty>
 800ff54:	1c43      	adds	r3, r0, #1
 800ff56:	d103      	bne.n	800ff60 <_isatty_r+0x1c>
 800ff58:	682b      	ldr	r3, [r5, #0]
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d000      	beq.n	800ff60 <_isatty_r+0x1c>
 800ff5e:	6023      	str	r3, [r4, #0]
 800ff60:	bd70      	pop	{r4, r5, r6, pc}
 800ff62:	46c0      	nop			@ (mov r8, r8)
 800ff64:	20000ff4 	.word	0x20000ff4

0800ff68 <_init>:
 800ff68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff6a:	46c0      	nop			@ (mov r8, r8)
 800ff6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff6e:	bc08      	pop	{r3}
 800ff70:	469e      	mov	lr, r3
 800ff72:	4770      	bx	lr

0800ff74 <_fini>:
 800ff74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff76:	46c0      	nop			@ (mov r8, r8)
 800ff78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ff7a:	bc08      	pop	{r3}
 800ff7c:	469e      	mov	lr, r3
 800ff7e:	4770      	bx	lr
