

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_4'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.437 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        6|  16.000 ns|  48.000 ns|    2|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        0|        4|         1|          1|          1|  0 ~ 4|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     597|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      82|    -|
|Register             |        -|     -|      102|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      102|     699|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U21  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln421_fu_175_p2     |         +|   0|  0|   10|           3|           1|
    |shift_1_fu_199_p2       |         +|   0|  0|   39|          32|          32|
    |sub_ln423_fu_214_p2     |         -|   0|  0|   39|           1|          32|
    |ap_condition_230        |       and|   0|  0|    2|           1|           1|
    |ap_condition_85         |       and|   0|  0|    2|           1|           1|
    |ashr_ln423_fu_232_p2    |      ashr|   0|  0|  179|          63|          63|
    |icmp_ln421_fu_169_p2    |      icmp|   0|  0|   12|           3|           4|
    |icmp_ln424_fu_257_p2    |      icmp|   0|  0|   39|          32|           5|
    |in_shift_3_fu_244_p3    |    select|   0|  0|   62|           1|          63|
    |select_ln423_fu_220_p3  |    select|   0|  0|   32|           1|          32|
    |shl_ln423_fu_238_p2     |       shl|   0|  0|  179|          63|          63|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  597|         202|         299|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_135_p4  |  14|          3|    1|          3|
    |ap_return                               |   9|          2|    1|          2|
    |i_fu_70                                 |   9|          2|    3|          6|
    |in_shift_fu_62                          |   9|          2|   63|        126|
    |shift_fu_66                             |   9|          2|   32|         64|
    |shift_out                               |  14|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  82|         18|  134|        301|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |i_fu_70                  |   3|   0|    3|          0|
    |in_shift_fu_62           |  63|   0|   63|          0|
    |shift_fu_66              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  scaled_fixed2ieee<63, 1>_Pipeline_4|  return value|
|in_val                 |   in|   63|     ap_none|                               in_val|        scalar|
|c_0_03_reload          |   in|   32|     ap_none|                        c_0_03_reload|        scalar|
|c_1_04_reload          |   in|   32|     ap_none|                        c_1_04_reload|        scalar|
|c_2_05_reload          |   in|   32|     ap_none|                        c_2_05_reload|        scalar|
|c_3_02_reload          |   in|   32|     ap_none|                        c_3_02_reload|        scalar|
|shift_out              |  out|   32|      ap_vld|                            shift_out|       pointer|
|shift_out_ap_vld       |  out|    1|      ap_vld|                            shift_out|       pointer|
|in_shift_out           |  out|   62|      ap_vld|                         in_shift_out|       pointer|
|in_shift_out_ap_vld    |  out|    1|      ap_vld|                         in_shift_out|       pointer|
|shift_1_out            |  out|   32|      ap_vld|                          shift_1_out|       pointer|
|shift_1_out_ap_vld     |  out|    1|      ap_vld|                          shift_1_out|       pointer|
|in_shift_1_out         |  out|   62|      ap_vld|                       in_shift_1_out|       pointer|
|in_shift_1_out_ap_vld  |  out|    1|      ap_vld|                       in_shift_1_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

