The following files were generated for 'vio_addend' in directory
/home/pietro/Scrivania/ISE_PROJECT/adder_chipscope/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * vio_addend.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * vio_addend.cdc
   * vio_addend.constraints/vio_addend.ucf
   * vio_addend.constraints/vio_addend.xdc
   * vio_addend.ngc
   * vio_addend.ucf
   * vio_addend.vhd
   * vio_addend.vho
   * vio_addend.xdc
   * vio_addend_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * vio_addend.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * vio_addend.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * vio_addend.gise
   * vio_addend.xise

ISE file generator:
   Add description here...

   * vio_addend_flist.txt

Deliver Readme:
   Readme file for the IP.

   * vio_addend_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * vio_addend_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

