{
  "family": "R7FA4T1BB",
  "architecture": "arm-cortex-m3",
  "vendor": "Renesas Electronics Corporation",
  "mcus": {
    "R7FA4T1BB": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "RMPU": {
          "instances": [
            {
              "name": "RMPU",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "MMPUOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "MMPU Operation After Detection Register"
            },
            "MMPUOADPT": {
              "offset": "0x04",
              "size": 16,
              "description": "MMPU Operation After Detection Protect Register"
            },
            "MMPUENDMAC": {
              "offset": "0x100",
              "size": 16,
              "description": "MMPU Enable Register for DMAC"
            },
            "MMPUENPTDMAC": {
              "offset": "0x104",
              "size": 16,
              "description": "MMPU Enable Protect Register for DMAC"
            },
            "MMPURPTDMAC": {
              "offset": "0x108",
              "size": 16,
              "description": "MMPU Regions Protect Register for DMAC"
            },
            "MMPURPTDMAC_SEC": {
              "offset": "0x10C",
              "size": 16,
              "description": "MMPU Regions Protect register for DMAC Secure"
            },
            "MMPUACDMAC%s": {
              "offset": "0x200",
              "size": 16,
              "description": "MMPU Access Control Register for DMAC"
            },
            "MMPUSDMAC%s": {
              "offset": "0x204",
              "size": 32,
              "description": "MMPU Start Address Register for DMAC"
            },
            "MMPUEDMAC%s": {
              "offset": "0x208",
              "size": 32,
              "description": "MMPU End Address Register for DMAC"
            }
          },
          "bits": {
            "MMPUOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              },
              "KEY": {
                "bit": 8,
                "description": "This bit enables or disables writes to the OAD bit.",
                "width": 8
              }
            },
            "MMPUOADPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "Key code",
                "width": 8
              }
            },
            "MMPUENDMAC": {
              "ENABLE": {
                "bit": 0,
                "description": "Bus Master MPU of DMAC enable"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the ENABLE bit.",
                "width": 8
              }
            },
            "MMPUENPTDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPURPTDMAC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPURPTDMAC_SEC": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "These bits enable or disable writes to the PROTECT bit.",
                "width": 8
              }
            },
            "MMPUACDMAC%s": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable"
              },
              "RP": {
                "bit": 1,
                "description": "Read protection"
              },
              "WP": {
                "bit": 2,
                "description": "Write protection"
              }
            },
            "MMPUSDMAC%s": {
              "MMPUS": {
                "bit": 5,
                "description": "Region start address register",
                "width": 27
              }
            },
            "MMPUEDMAC%s": {
              "MMPUE": {
                "bit": 5,
                "description": "Region end address register",
                "width": 27
              }
            }
          }
        },
        "TZF": {
          "instances": [
            {
              "name": "TZF",
              "base": "0x40000E00"
            }
          ],
          "registers": {
            "TZFOAD": {
              "offset": "0x00",
              "size": 16,
              "description": "TrustZone Filter Operation After Detection Register"
            },
            "TZFPT": {
              "offset": "0x04",
              "size": 16,
              "description": "TrustZone Filter Protect Register"
            }
          },
          "bits": {
            "TZFOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after detection"
              },
              "KEY": {
                "bit": 8,
                "description": "KeyCode",
                "width": 8
              }
            },
            "TZFPT": {
              "PROTECT": {
                "bit": 0,
                "description": "Protection of register"
              },
              "KEY": {
                "bit": 8,
                "description": "KeyCode",
                "width": 8
              }
            }
          }
        },
        "SRAM": {
          "instances": [
            {
              "name": "SRAM",
              "base": "0x40002000"
            }
          ],
          "registers": {
            "PARIOAD": {
              "offset": "0x00",
              "size": 8,
              "description": "SRAM Parity Error Operation After Detection Register"
            },
            "SRAMPRCR": {
              "offset": "0x04",
              "size": 8,
              "description": "SRAM Protection Register"
            },
            "SRAMWTSC": {
              "offset": "0x08",
              "size": 8,
              "description": "SRAM Wait State Control Register"
            },
            "SRAMPRCR2": {
              "offset": "0x0C",
              "size": 8,
              "description": "SRAM Protection Register 2"
            },
            "ECCMODE": {
              "offset": "0xC0",
              "size": 8,
              "description": "ECC Operating Mode Control Register"
            },
            "ECC2STS": {
              "offset": "0xC1",
              "size": 8,
              "description": "ECC 2-Bit Error Status Register"
            },
            "ECC1STSEN": {
              "offset": "0xC2",
              "size": 8,
              "description": "ECC 1-Bit Error Information Update Enable Register"
            },
            "ECC1STS": {
              "offset": "0xC3",
              "size": 8,
              "description": "ECC 1-Bit Error Status Register"
            },
            "ECCPRCR": {
              "offset": "0xC4",
              "size": 8,
              "description": "ECC Protection Register"
            },
            "ECCPRCR2": {
              "offset": "0xD0",
              "size": 8,
              "description": "ECC Protection Register 2"
            },
            "ECCETST": {
              "offset": "0xD4",
              "size": 8,
              "description": "ECC Test Control Register"
            },
            "ECCOAD": {
              "offset": "0xD8",
              "size": 8,
              "description": "SRAM ECC Error Operation After Detection Register"
            }
          },
          "bits": {
            "PARIOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            },
            "SRAMPRCR": {
              "SRAMPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "SRAMWTSC": {
              "SRAM0WTEN": {
                "bit": 0,
                "description": "SRAM0 wait enable"
              }
            },
            "SRAMPRCR2": {
              "SRAMPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCMODE": {
              "ECCMOD": {
                "bit": 0,
                "description": "ECC Operating Mode Select",
                "width": 2
              }
            },
            "ECC2STS": {
              "ECC2ERR": {
                "bit": 0,
                "description": "ECC 2-Bit Error Status"
              }
            },
            "ECC1STSEN": {
              "E1STSEN": {
                "bit": 0,
                "description": "ECC 1-Bit Error Information Update Enable"
              }
            },
            "ECC1STS": {
              "ECC1ERR": {
                "bit": 0,
                "description": "ECC 1-Bit Error Status"
              }
            },
            "ECCPRCR": {
              "ECCPRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCPRCR2": {
              "ECCPRCR2": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW2": {
                "bit": 1,
                "description": "Write Key Code",
                "width": 7
              }
            },
            "ECCETST": {
              "TSTBYP": {
                "bit": 0,
                "description": "ECC Bypass Select"
              }
            },
            "ECCOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation After Detection"
              }
            }
          }
        },
        "BUS": {
          "instances": [
            {
              "name": "BUS",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "BUSSCNTFHBIU": {
              "offset": "0x1100",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTFLBIU": {
              "offset": "0x1104",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTS0BIU": {
              "offset": "0x1110",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPSBIU": {
              "offset": "0x1120",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPLBIU": {
              "offset": "0x1130",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUSSCNTPHBIU": {
              "offset": "0x1134",
              "size": 16,
              "description": "Slave Bus Control Register"
            },
            "BUS%sERRADD": {
              "offset": "0x1800",
              "size": 32,
              "description": "BUS Error Address Register"
            },
            "BUS%sERRRW": {
              "offset": "0x1804",
              "size": 8,
              "description": "BUS Error Read Write Register"
            },
            "BTZF%sERRADD": {
              "offset": "0x1900",
              "size": 32,
              "description": "BUS TZF Error Address Register"
            },
            "BTZF%sERRRW": {
              "offset": "0x1904",
              "size": 8,
              "description": "BUS TZF Error Read Write Register"
            },
            "BUS%sERRSTAT": {
              "offset": "0x1A00",
              "size": 8,
              "description": "BUS Error Status Register %s"
            },
            "BUS%sERRCLR": {
              "offset": "0x1A08",
              "size": 8,
              "description": "BUS Error Clear Register %s"
            },
            "DMACDTCERRSTAT": {
              "offset": "0x1A24",
              "size": 8,
              "description": "DMAC/DTC Error Status Register"
            },
            "DMACDTCERRCLR": {
              "offset": "0x1A2C",
              "size": 8,
              "description": "DMAC/DTC Error Clear Register"
            }
          },
          "bits": {
            "BUSSCNTFHBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters",
                "width": 2
              }
            },
            "BUSSCNTFLBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters",
                "width": 2
              }
            },
            "BUSSCNTS0BIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters",
                "width": 2
              }
            },
            "BUSSCNTPSBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUSSCNTPLBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUSSCNTPHBIU": {
              "ARBS": {
                "bit": 0,
                "description": "Arbitration Select for two masters"
              }
            },
            "BUS%sERRADD": {
              "BERAD": {
                "bit": 0,
                "description": "Bus Error Address",
                "width": 32
              }
            },
            "BUS%sERRRW": {
              "RWSTAT": {
                "bit": 0,
                "description": "Error Access Read/Write Status"
              }
            },
            "BTZF%sERRADD": {
              "BTZFERAD": {
                "bit": 0,
                "description": "Bus TrustZone Filter Error Address",
                "width": 32
              }
            },
            "BTZF%sERRRW": {
              "TRWSTAT": {
                "bit": 0,
                "description": "TrustZone filter error access Read/Write Status"
              }
            },
            "BUS%sERRSTAT": {
              "SLERRSTAT": {
                "bit": 0,
                "description": "Slave bus Error Status"
              },
              "STERRSTAT": {
                "bit": 1,
                "description": "Slave TrustZone filter Error Status"
              },
              "MMERRSTAT": {
                "bit": 3,
                "description": "Master MPU Error Status"
              },
              "ILERRSTAT": {
                "bit": 4,
                "description": "Illegal address access Error Status"
              }
            },
            "BUS%sERRCLR": {
              "SLERRCLR": {
                "bit": 0,
                "description": "Slave bus Error Clear"
              },
              "STERRCLR": {
                "bit": 1,
                "description": "Slave TrustZone filter Error Clear"
              },
              "MMERRCLR": {
                "bit": 3,
                "description": "Master MPU Error Clear"
              },
              "ILERRCLR": {
                "bit": 4,
                "description": "Illegal Address Access Error Clear"
              }
            },
            "DMACDTCERRSTAT": {
              "MTERRSTAT": {
                "bit": 0,
                "description": "Master TrustZone Filter Error Status"
              }
            },
            "DMACDTCERRCLR": {
              "MTERRCLR": {
                "bit": 0,
                "description": "Master TrustZone filter Error Clear"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC0",
              "base": "0x40005000"
            },
            {
              "name": "DMAC1",
              "base": "0x40005040"
            },
            {
              "name": "DMAC2",
              "base": "0x40005080"
            },
            {
              "name": "DMAC3",
              "base": "0x400050C0"
            },
            {
              "name": "DMAC4",
              "base": "0x40005100"
            },
            {
              "name": "DMAC5",
              "base": "0x40005140"
            },
            {
              "name": "DMAC6",
              "base": "0x40005180"
            },
            {
              "name": "DMAC7",
              "base": "0x400051C0"
            },
            {
              "name": "DMA",
              "base": "0x40005200"
            }
          ],
          "registers": {
            "DMSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Source Address Register"
            },
            "DMDAR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA Destination Address Register"
            },
            "DMCRA": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA Transfer Count Register"
            },
            "DMCRB": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA Block Transfer Count Register"
            },
            "DMTMD": {
              "offset": "0x10",
              "size": 16,
              "description": "DMA Transfer Mode Register"
            },
            "DMINT": {
              "offset": "0x13",
              "size": 8,
              "description": "DMA Interrupt Setting Register"
            },
            "DMAMD": {
              "offset": "0x14",
              "size": 16,
              "description": "DMA Address Mode Register"
            },
            "DMOFR": {
              "offset": "0x18",
              "size": 32,
              "description": "DMA Offset Register"
            },
            "DMCNT": {
              "offset": "0x1C",
              "size": 8,
              "description": "DMA Transfer Enable Register"
            },
            "DMREQ": {
              "offset": "0x1D",
              "size": 8,
              "description": "DMA Software Start Register"
            },
            "DMSTS": {
              "offset": "0x1E",
              "size": 8,
              "description": "DMA Status Register"
            },
            "DMSRR": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA Source Reload Address Register"
            },
            "DMDRR": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA Destination Reload Address Register"
            },
            "DMSBS": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA Source Buffer Size Register"
            },
            "DMDBS": {
              "offset": "0x2C",
              "size": 32,
              "description": "DMA Destination Buffer Size Register"
            }
          },
          "bits": {
            "DMCRA": {
              "DMCRAL": {
                "bit": 0,
                "description": "Lower bits of transfer count",
                "width": 16
              },
              "DMCRAH": {
                "bit": 16,
                "description": "Upper bits of transfer count",
                "width": 10
              }
            },
            "DMCRB": {
              "DMCRBL": {
                "bit": 0,
                "description": "Functions as a number of block, repeat or repeat-block transfer counter.",
                "width": 16
              },
              "DMCRBH": {
                "bit": 16,
                "description": "Specifies the number of block, repeat or repeat-block transfer operations.",
                "width": 16
              }
            },
            "DMTMD": {
              "DCTG": {
                "bit": 0,
                "description": "Transfer Request Source Select",
                "width": 2
              },
              "SZ": {
                "bit": 8,
                "description": "Transfer Data Size Select",
                "width": 2
              },
              "TKP": {
                "bit": 10,
                "description": "Transfer Keeping"
              },
              "DTS": {
                "bit": 12,
                "description": "Repeat Area Select",
                "width": 2
              },
              "MD": {
                "bit": 14,
                "description": "Transfer Mode Select",
                "width": 2
              }
            },
            "DMINT": {
              "DARIE": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "SARIE": {
                "bit": 1,
                "description": "Source Address Extended Repeat Area Overflow Interrupt Enable"
              },
              "RPTIE": {
                "bit": 2,
                "description": "Repeat Size End Interrupt Enable"
              },
              "ESIE": {
                "bit": 3,
                "description": "Transfer Escape End Interrupt Enable"
              },
              "DTIE": {
                "bit": 4,
                "description": "Transfer End Interrupt Enable"
              }
            },
            "DMAMD": {
              "DARA": {
                "bit": 0,
                "description": "Destination Address Extended Repeat Area",
                "width": 5
              },
              "DADR": {
                "bit": 5,
                "description": "Destination Address Update Select After Reload"
              },
              "DM": {
                "bit": 6,
                "description": "Destination Address Update Mode",
                "width": 2
              },
              "SARA": {
                "bit": 8,
                "description": "Source Address Extended Repeat Area",
                "width": 5
              },
              "SADR": {
                "bit": 13,
                "description": "Source Address Update Select After Reload"
              },
              "SM": {
                "bit": 14,
                "description": "Source Address Update Mode",
                "width": 2
              }
            },
            "DMCNT": {
              "DTE": {
                "bit": 0,
                "description": "DMA Transfer Enable"
              }
            },
            "DMREQ": {
              "SWREQ": {
                "bit": 0,
                "description": "DMA Software Start"
              },
              "CLRS": {
                "bit": 4,
                "description": "DMA Software Start Bit Auto Clear Select"
              }
            },
            "DMSTS": {
              "ESIF": {
                "bit": 0,
                "description": "Transfer Escape End Interrupt Flag"
              },
              "DTIF": {
                "bit": 4,
                "description": "Transfer End Interrupt Flag"
              },
              "ACT": {
                "bit": 7,
                "description": "DMAC Active Flag"
              }
            },
            "DMSBS": {
              "DMSBSL": {
                "bit": 0,
                "description": "Functions as data transfer counter in repeat-block transfer mode",
                "width": 16
              },
              "DMSBSH": {
                "bit": 16,
                "description": "Specifies the repeat-area size in repeat-block transfer mode",
                "width": 16
              }
            },
            "DMDBS": {
              "DMDBSL": {
                "bit": 0,
                "description": "Functions as data transfer counter in repeat-block transfer mode.",
                "width": 16
              },
              "DMDBSH": {
                "bit": 16,
                "description": "Specifies the repeat-area size in repeat-block transfer mode.",
                "width": 16
              }
            }
          }
        },
        "DTC": {
          "instances": [
            {
              "name": "DTC",
              "base": "0x40005400"
            }
          ],
          "registers": {
            "DTCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DTC Control Register"
            },
            "DTCVBR": {
              "offset": "0x04",
              "size": 32,
              "description": "DTC Vector Base Register"
            },
            "DTCST": {
              "offset": "0x0C",
              "size": 8,
              "description": "DTC Module Start Register"
            },
            "DTCSTS": {
              "offset": "0x0E",
              "size": 16,
              "description": "DTC Status Register"
            },
            "DTCCR_SEC": {
              "offset": "0x10",
              "size": 8,
              "description": "DTC Control Register for secure Region"
            },
            "DTCVBR_SEC": {
              "offset": "0x14",
              "size": 32,
              "description": "DTC Vector Base Register for secure Region"
            },
            "DTEVR": {
              "offset": "0x20",
              "size": 32,
              "description": "DTC Error Vector Register"
            }
          },
          "bits": {
            "DTCCR": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable"
              }
            },
            "DTCST": {
              "DTCST": {
                "bit": 0,
                "description": "DTC Module Start"
              }
            },
            "DTCSTS": {
              "VECN": {
                "bit": 0,
                "description": "DTC-Activating Vector Number Monitoring",
                "width": 8
              },
              "ACT": {
                "bit": 15,
                "description": "DTC Active Flag"
              }
            },
            "DTCCR_SEC": {
              "RRS": {
                "bit": 4,
                "description": "DTC Transfer Information Read Skip Enable for Secure"
              }
            },
            "DTEVR": {
              "DTEV": {
                "bit": 0,
                "description": "DTC Error Vector Number",
                "width": 8
              },
              "DTEVSAM": {
                "bit": 8,
                "description": "DTC Error Vector Number SA Monitor"
              },
              "DTESTA": {
                "bit": 16,
                "description": "DTC Error Status Flag"
              }
            }
          }
        },
        "ICU": {
          "instances": [
            {
              "name": "ICU",
              "base": "0x40006000",
              "irq": 0
            }
          ],
          "registers": {
            "IRQCR%s": {
              "offset": "0x00",
              "size": 8,
              "description": "IRQ Control Register %s"
            },
            "NMICR": {
              "offset": "0x100",
              "size": 8,
              "description": "NMI Pin Interrupt Control Register"
            },
            "NMIER": {
              "offset": "0x120",
              "size": 16,
              "description": "Non-Maskable Interrupt Enable Register"
            },
            "NMICLR": {
              "offset": "0x130",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Clear Register"
            },
            "NMISR": {
              "offset": "0x140",
              "size": 16,
              "description": "Non-Maskable Interrupt Status Register"
            },
            "WUPEN0": {
              "offset": "0x1A0",
              "size": 32,
              "description": "Wake Up Interrupt Enable Register 0"
            },
            "WUPEN1": {
              "offset": "0x1A4",
              "size": 32,
              "description": "Wake Up Interrupt Enable Register 1"
            },
            "SELSR0": {
              "offset": "0x200",
              "size": 16,
              "description": "SYS Event Link Setting Register"
            },
            "DELSR%s": {
              "offset": "0x280",
              "size": 32,
              "description": "DMAC Event Link Setting Register %s"
            },
            "IELSR%s": {
              "offset": "0x300",
              "size": 32,
              "description": "ICU Event Link Setting Register %s"
            }
          },
          "bits": {
            "IRQCR%s": {
              "IRQMD": {
                "bit": 0,
                "description": "IRQi Detection Sense Select",
                "width": 2
              },
              "FCLKSEL": {
                "bit": 4,
                "description": "IRQi Digital Filter Sampling Clock Select",
                "width": 2
              },
              "FLTEN": {
                "bit": 7,
                "description": "IRQi Digital Filter Enable"
              }
            },
            "NMICR": {
              "NMIMD": {
                "bit": 0,
                "description": "NMI Detection Set"
              },
              "NFCLKSEL": {
                "bit": 4,
                "description": "NMI Digital Filter Sampling Clock Select",
                "width": 2
              },
              "NFLTEN": {
                "bit": 7,
                "description": "NMI Digital Filter Enable"
              }
            },
            "NMIER": {
              "IWDTEN": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Enable"
              },
              "WDTEN": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Enable"
              },
              "LVD1EN": {
                "bit": 2,
                "description": "Voltage monitor 1 Interrupt Enable"
              },
              "LVD2EN": {
                "bit": 3,
                "description": "Voltage monitor 2 Interrupt Enable"
              },
              "OSTEN": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Enable"
              },
              "NMIEN": {
                "bit": 7,
                "description": "NMI Pin Interrupt Enable"
              },
              "RPEEN": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Enable"
              },
              "RECCEN": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Enable"
              },
              "BUSMEN": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Enable"
              },
              "TZFEN": {
                "bit": 13,
                "description": "Disabled"
              },
              "CPEEN": {
                "bit": 15,
                "description": "Disabled"
              }
            },
            "NMICLR": {
              "IWDTCLR": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "WDTCLR": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag Clear"
              },
              "LVD1CLR": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag Clear"
              },
              "LVD2CLR": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag Clear"
              },
              "OSTCLR": {
                "bit": 6,
                "description": "Oscillation Stop Detection Interrupt Status Flag Clear"
              },
              "NMICLR": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag Clear"
              },
              "RPECLR": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag Clear"
              },
              "RECCCLR": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag Clear"
              },
              "BUSMCLR": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag Clear"
              },
              "TZFCLR": {
                "bit": 13,
                "description": "No effect"
              },
              "CPECLR": {
                "bit": 15,
                "description": "No effect"
              }
            },
            "NMISR": {
              "IWDTST": {
                "bit": 0,
                "description": "IWDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "WDTST": {
                "bit": 1,
                "description": "WDT Underflow/Refresh Error Interrupt Status Flag"
              },
              "LVD1ST": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Status Flag"
              },
              "LVD2ST": {
                "bit": 3,
                "description": "Voltage Monitor 2 Interrupt Status Flag"
              },
              "OSTST": {
                "bit": 6,
                "description": "Main Clock Oscillation Stop Detection Interrupt Status Flag"
              },
              "NMIST": {
                "bit": 7,
                "description": "NMI Pin Interrupt Status Flag"
              },
              "RPEST": {
                "bit": 8,
                "description": "SRAM Parity Error Interrupt Status Flag"
              },
              "RECCST": {
                "bit": 9,
                "description": "SRAM ECC Error Interrupt Status Flag"
              },
              "BUSMST": {
                "bit": 11,
                "description": "Bus Master MPU Error Interrupt Status Flag"
              },
              "TZFST": {
                "bit": 13,
                "description": "Interrupt not requested"
              },
              "CPEST": {
                "bit": 15,
                "description": "Interrupt not requested"
              }
            },
            "WUPEN0": {
              "IRQWUPEN": {
                "bit": 0,
                "description": "IRQn Interrupt Software Standby/Snooze Mode Returns Enable bit (n = 0 to 15)",
                "width": 15
              },
              "IWDTWUPEN": {
                "bit": 16,
                "description": "IWDT Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "LVD1WUPEN": {
                "bit": 18,
                "description": "LVD1 Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "LVD2WUPEN": {
                "bit": 19,
                "description": "LVD2 Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1UDWUPEN": {
                "bit": 28,
                "description": "AGT1 Underflow Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1CAWUPEN": {
                "bit": 29,
                "description": "AGT1 Compare Match A Interrupt Software Standby/Snooze Mode Returns Enable bit"
              },
              "AGT1CBWUPEN": {
                "bit": 30,
                "description": "AGT1 Compare Match B Interrupt Software Standby/Snooze Mode Returns Enable bit"
              }
            },
            "WUPEN1": {
              "I3CWUPEN": {
                "bit": 11,
                "description": "I3C Address Match Interrupt Software Standby/Snooze Mode Returns Enable bit"
              }
            },
            "DELSR%s": {
              "DELS": {
                "bit": 0,
                "description": "DMAC Event Link Select",
                "width": 9
              },
              "IR": {
                "bit": 16,
                "description": "DMAC Activation Request Status Flag"
              }
            }
          }
        },
        "CACHE": {
          "instances": [
            {
              "name": "CACHE",
              "base": "0x40007000"
            }
          ],
          "registers": {
            "CCACTL": {
              "offset": "0x00",
              "size": 32,
              "description": "C-Cache Control Register"
            },
            "CCAFCT": {
              "offset": "0x04",
              "size": 32,
              "description": "C-Cache Flush Control Register"
            },
            "CCALCF": {
              "offset": "0x08",
              "size": 32,
              "description": "C-Cache Line Configuration Register"
            },
            "SCACTL": {
              "offset": "0x40",
              "size": 32,
              "description": "S-Cache Control Register"
            },
            "SCAFCT": {
              "offset": "0x44",
              "size": 32,
              "description": "S-Cache Flush Control Register"
            },
            "SCALCF": {
              "offset": "0x48",
              "size": 32,
              "description": "S-Cache Line Configuration Register"
            },
            "CAPOAD": {
              "offset": "0x200",
              "size": 32,
              "description": "Cache Parity Error Operation After Detection Register"
            },
            "CAPRCR": {
              "offset": "0x204",
              "size": 32,
              "description": "Cache Protection Register"
            }
          },
          "bits": {
            "CCACTL": {
              "ENC": {
                "bit": 0,
                "description": "C-Cache Enable"
              }
            },
            "CCAFCT": {
              "FC": {
                "bit": 0,
                "description": "C-Cache Flush"
              }
            },
            "CCALCF": {
              "CC": {
                "bit": 0,
                "description": "C-Cache Line Size",
                "width": 2
              }
            },
            "SCACTL": {
              "ENS": {
                "bit": 0,
                "description": "S-Cache Enable"
              }
            },
            "SCAFCT": {
              "FS": {
                "bit": 0,
                "description": "S-Cache Flush"
              }
            },
            "SCALCF": {
              "CS": {
                "bit": 0,
                "description": "S-Cache Line Size",
                "width": 2
              }
            },
            "CAPOAD": {
              "OAD": {
                "bit": 0,
                "description": "Operation after Detection"
              }
            },
            "CAPRCR": {
              "PRCR": {
                "bit": 0,
                "description": "Register Write Control"
              },
              "KW": {
                "bit": 1,
                "description": "Write key code",
                "width": 7
              }
            }
          }
        },
        "CPSCU": {
          "instances": [
            {
              "name": "CPSCU",
              "base": "0x40008000"
            }
          ],
          "registers": {
            "CSAR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache Security Attribution Register"
            },
            "SRAMSAR": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM Security Attribution Register"
            },
            "DTCSAR": {
              "offset": "0x30",
              "size": 32,
              "description": "DTC Controller Security Attribution Register"
            },
            "DMACSAR": {
              "offset": "0x34",
              "size": 32,
              "description": "DMAC Controller Security Attribution Register"
            },
            "ICUSARA": {
              "offset": "0x40",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register A"
            },
            "ICUSARB": {
              "offset": "0x44",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register B"
            },
            "ICUSARC": {
              "offset": "0x48",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register C"
            },
            "ICUSARD": {
              "offset": "0x4C",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register D"
            },
            "ICUSARF": {
              "offset": "0x54",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register F"
            },
            "ICUSARG": {
              "offset": "0x70",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register G"
            },
            "ICUSARH": {
              "offset": "0x74",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register H"
            },
            "ICUSARI": {
              "offset": "0x78",
              "size": 32,
              "description": "Interrupt Controller Unit Security Attribution Register I"
            },
            "BUSSARA": {
              "offset": "0x100",
              "size": 32,
              "description": "BUS Security Attribution Register A"
            },
            "BUSSARB": {
              "offset": "0x104",
              "size": 32,
              "description": "BUS Security Attribution Register B"
            },
            "MMPUSARA": {
              "offset": "0x130",
              "size": 32,
              "description": "Master Memory Protection Unit Security Attribution Register A"
            },
            "MMPUSARB": {
              "offset": "0x134",
              "size": 32,
              "description": "Master Memory Protection Unit Security Attribution Register B"
            },
            "TZFSAR": {
              "offset": "0x180",
              "size": 32,
              "description": "TrustZone Filter Security Attribution Register"
            },
            "CPUDSAR": {
              "offset": "0x1B0",
              "size": 32,
              "description": "CPU Debug Security Attribution Register"
            }
          },
          "bits": {
            "CSAR": {
              "CACHESA": {
                "bit": 0,
                "description": "Security Attributes of Registers for Cache Control"
              },
              "CACHELSA": {
                "bit": 1,
                "description": "Security Attributes of Registers for Cache Line Configuration"
              },
              "CACHEESA": {
                "bit": 2,
                "description": "Security Attributes of Registers for Cache Error"
              }
            },
            "SRAMSAR": {
              "SRAMSA0": {
                "bit": 0,
                "description": "Security attributes of registers for SRAM Protection"
              },
              "SRAMSA1": {
                "bit": 1,
                "description": "Security attributes of registers for SRAM Protection 2"
              },
              "SRAMSA2": {
                "bit": 2,
                "description": "Security attributes of registers for ECC Relation"
              }
            },
            "DTCSAR": {
              "DTCSTSA": {
                "bit": 0,
                "description": "DTC Security Attribution"
              }
            },
            "DMACSAR": {
              "DMASTSA": {
                "bit": 0,
                "description": "DMAST Security Attribution"
              }
            },
            "ICUSARA": {
              "SAIRQCR00": {
                "bit": 0,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR01": {
                "bit": 1,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR02": {
                "bit": 2,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR03": {
                "bit": 3,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR04": {
                "bit": 4,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR05": {
                "bit": 5,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR06": {
                "bit": 6,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR07": {
                "bit": 7,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR08": {
                "bit": 8,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR09": {
                "bit": 9,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR10": {
                "bit": 10,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR11": {
                "bit": 11,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR12": {
                "bit": 12,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR13": {
                "bit": 13,
                "description": "Security attributes of registers for the IRQCRn register"
              },
              "SAIRQCR14": {
                "bit": 14,
                "description": "Security attributes of registers for the IRQCRn register"
              }
            },
            "ICUSARB": {
              "SANMI": {
                "bit": 0,
                "description": "Security attributes of registers for nonmaskable interrupt"
              }
            },
            "ICUSARC": {
              "SADMAC0": {
                "bit": 0,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC1": {
                "bit": 1,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC2": {
                "bit": 2,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC3": {
                "bit": 3,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC4": {
                "bit": 4,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC5": {
                "bit": 5,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC6": {
                "bit": 6,
                "description": "Security attributes of registers for DMAC channel"
              },
              "SADMAC7": {
                "bit": 7,
                "description": "Security attributes of registers for DMAC channel"
              }
            },
            "ICUSARD": {
              "SASELSR0": {
                "bit": 0,
                "description": "Security attributes of registers for SELSR0"
              }
            },
            "ICUSARF": {
              "SAI3CWUP": {
                "bit": 11,
                "description": "Security attributes of registers for WUPEN1.b11"
              }
            },
            "ICUSARG": {
              "SAIELSR00": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR01": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR02": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR03": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR04": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR05": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR06": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR07": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR08": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR09": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR10": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR11": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR12": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR13": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR14": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR15": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR16": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR17": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR18": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR19": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR20": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR21": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR22": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR23": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR24": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR25": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR26": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR27": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR28": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR29": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR30": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              },
              "SAIELSR31": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR31 to IELSR0"
              }
            },
            "ICUSARH": {
              "SAIELSR32": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR33": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR34": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR35": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR36": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR37": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR38": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR39": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR40": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR41": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR42": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR43": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR44": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR45": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR46": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR47": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR48": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR49": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR50": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR51": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR52": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR53": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR54": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR55": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR56": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR57": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR58": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR59": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR60": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR61": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR62": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              },
              "SAIELSR63": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR63 to IELSR32"
              }
            },
            "ICUSARI": {
              "SAIELSR64": {
                "bit": 0,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR65": {
                "bit": 1,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR66": {
                "bit": 2,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR67": {
                "bit": 3,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR68": {
                "bit": 4,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR69": {
                "bit": 5,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR70": {
                "bit": 6,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR71": {
                "bit": 7,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR72": {
                "bit": 8,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR73": {
                "bit": 9,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR74": {
                "bit": 10,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR75": {
                "bit": 11,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR76": {
                "bit": 12,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR77": {
                "bit": 13,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR78": {
                "bit": 14,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR79": {
                "bit": 15,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR80": {
                "bit": 16,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR81": {
                "bit": 17,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR82": {
                "bit": 18,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR83": {
                "bit": 19,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR84": {
                "bit": 20,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR85": {
                "bit": 21,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR86": {
                "bit": 22,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR87": {
                "bit": 23,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR88": {
                "bit": 24,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR89": {
                "bit": 25,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR90": {
                "bit": 26,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR91": {
                "bit": 27,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR92": {
                "bit": 28,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR93": {
                "bit": 29,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR94": {
                "bit": 30,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              },
              "SAIELSR95": {
                "bit": 31,
                "description": "Security attributes of registers for IELSR95 to IELSR64"
              }
            },
            "BUSSARA": {
              "BUSSA0": {
                "bit": 0,
                "description": "BUS Security Attribution A0"
              }
            },
            "BUSSARB": {
              "BUSSB0": {
                "bit": 0,
                "description": "BUS Security Attribution B0"
              }
            },
            "MMPUSARA": {
              "MMPUASAn": {
                "bit": 0,
                "description": "MMPUA Security Attribution (n = 0 to 7)",
                "width": 8
              }
            },
            "MMPUSARB": {
              "MMPUBSA0": {
                "bit": 0,
                "description": "MMPUB Security Attribution"
              }
            },
            "TZFSAR": {
              "TZFSA0": {
                "bit": 0,
                "description": "Security attributes of registers for TrustZone Filter"
              }
            },
            "CPUDSAR": {
              "CPUDSA0": {
                "bit": 0,
                "description": "CPU Debug Security Attribution 0"
              }
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0x4001B000"
            }
          ],
          "registers": {
            "DBGSTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Status Register"
            },
            "DBGSTOPCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug Stop Control Register"
            }
          },
          "bits": {
            "DBGSTR": {
              "CDBGPWRUPREQ": {
                "bit": 28,
                "description": "Debug power-up request"
              },
              "CDBGPWRUPACK": {
                "bit": 29,
                "description": "Debug power-up acknowledge"
              }
            },
            "DBGSTOPCR": {
              "DBGSTOP_IWDT": {
                "bit": 0,
                "description": "Mask bit for IWDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_WDT": {
                "bit": 1,
                "description": "Mask bit for WDT reset/interrupt in the OCD run mode"
              },
              "DBGSTOP_LVD0": {
                "bit": 16,
                "description": "Mask bit for LVD0 reset"
              },
              "DBGSTOP_LVD1": {
                "bit": 17,
                "description": "Mask bit for LVD1 reset/interrupt"
              },
              "DBGSTOP_LVD2": {
                "bit": 18,
                "description": "Mask bit for LVD2 reset/interrupt"
              },
              "DBGSTOP_RPER": {
                "bit": 24,
                "description": "Mask bit for SRAM parity error reset/interrupt"
              },
              "DBGSTOP_RECCR": {
                "bit": 25,
                "description": "Mask bit for SRAM ECC error reset/interrupt"
              },
              "DBGSTOP_CPER": {
                "bit": 31,
                "description": "Mask bit for Cache SRAM parity error reset/interrupt"
              }
            }
          }
        },
        "FCACHE": {
          "instances": [
            {
              "name": "FCACHE",
              "base": "0x4001C100"
            }
          ],
          "registers": {
            "FCACHEE": {
              "offset": "0x00",
              "size": 16,
              "description": "Flash Cache Enable Register"
            },
            "FCACHEIV": {
              "offset": "0x04",
              "size": 16,
              "description": "Flash Cache Invalidate Register"
            },
            "FLWT": {
              "offset": "0x1C",
              "size": 8,
              "description": "Flash Wait Cycle Register"
            },
            "FSAR": {
              "offset": "0x40",
              "size": 16,
              "description": "Flash Security Attribution Register"
            }
          },
          "bits": {
            "FCACHEE": {
              "FCACHEEN": {
                "bit": 0,
                "description": "Flash Cache Enable"
              }
            },
            "FCACHEIV": {
              "FCACHEIV": {
                "bit": 0,
                "description": "Flash Cache Invalidate"
              }
            },
            "FLWT": {
              "FLWT": {
                "bit": 0,
                "description": "Flash Wait Cycle",
                "width": 3
              }
            },
            "FSAR": {
              "FLWTSA": {
                "bit": 0,
                "description": "FLWT Security Attribution"
              },
              "FCKMHZSA": {
                "bit": 8,
                "description": "FCKMHZ Security Attribution"
              }
            }
          }
        },
        "SYSC": {
          "instances": [
            {
              "name": "SYSC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "SBYCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Standby Control Register"
            },
            "SCKDIVCR": {
              "offset": "0x20",
              "size": 32,
              "description": "System Clock Division Control Register"
            },
            "SCKSCR": {
              "offset": "0x26",
              "size": 8,
              "description": "System Clock Source Control Register"
            },
            "PLLCCR": {
              "offset": "0x28",
              "size": 16,
              "description": "PLL Clock Control Register"
            },
            "PLLCR": {
              "offset": "0x2A",
              "size": 8,
              "description": "PLL Control Register"
            },
            "MOSCCR": {
              "offset": "0x32",
              "size": 8,
              "description": "Main Clock Oscillator Control Register"
            },
            "HOCOCR": {
              "offset": "0x36",
              "size": 8,
              "description": "High-Speed On-Chip Oscillator Control Register"
            },
            "MOCOCR": {
              "offset": "0x38",
              "size": 8,
              "description": "Middle-Speed On-Chip Oscillator Control Register"
            },
            "FLLCR1": {
              "offset": "0x39",
              "size": 8,
              "description": "FLL Control Register1"
            },
            "FLLCR2": {
              "offset": "0x3A",
              "size": 16,
              "description": "FLL Control Register2"
            },
            "OSCSF": {
              "offset": "0x3C",
              "size": 8,
              "description": "Oscillation Stabilization Flag Register"
            },
            "CKOCR": {
              "offset": "0x3E",
              "size": 8,
              "description": "Clock Out Control Register"
            },
            "OSTDCR": {
              "offset": "0x40",
              "size": 8,
              "description": "Oscillation Stop Detection Control Register"
            },
            "OSTDSR": {
              "offset": "0x41",
              "size": 8,
              "description": "Oscillation Stop Detection Status Register"
            },
            "MOCOUTCR": {
              "offset": "0x61",
              "size": 8,
              "description": "MOCO User Trimming Control Register"
            },
            "HOCOUTCR": {
              "offset": "0x62",
              "size": 8,
              "description": "HOCO User Trimming Control Register"
            },
            "CANFDCKDIVCR": {
              "offset": "0x6E",
              "size": 8,
              "description": "CANFD Clock Division Control Register"
            },
            "I3CCKDIVCR": {
              "offset": "0x71",
              "size": 8,
              "description": "I3C Clock Division Control Register"
            },
            "CANFDCKCR": {
              "offset": "0x76",
              "size": 8,
              "description": "CANFD Clock Control Register"
            },
            "I3CCKCR": {
              "offset": "0x79",
              "size": 8,
              "description": "I3C Clock Control Register"
            },
            "SNZCR": {
              "offset": "0x92",
              "size": 8,
              "description": "Snooze Control Register"
            },
            "SNZEDCR0": {
              "offset": "0x94",
              "size": 8,
              "description": "Snooze End Control Register 0"
            },
            "SNZREQCR0": {
              "offset": "0x98",
              "size": 32,
              "description": "Snooze Request Control Register 0"
            },
            "OPCCR": {
              "offset": "0xA0",
              "size": 8,
              "description": "Operating Power Control Register"
            },
            "MOSCWTCR": {
              "offset": "0xA2",
              "size": 8,
              "description": "Main Clock Oscillator Wait Control Register"
            },
            "SOPCCR": {
              "offset": "0xAA",
              "size": 8,
              "description": "Sub Operating Power Control Register"
            },
            "RSTSR1": {
              "offset": "0xC0",
              "size": 16,
              "description": "Reset Status Register 1"
            },
            "LVD1CR1": {
              "offset": "0xE0",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register"
            },
            "LVD1SR": {
              "offset": "0xE1",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Status Register"
            },
            "LVD2CR1": {
              "offset": "0xE2",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 1"
            },
            "LVD2SR": {
              "offset": "0xE3",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Status Register"
            },
            "CGFSAR": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Clock Generation Function Security Attribute Register"
            },
            "RSTSAR": {
              "offset": "0x3C4",
              "size": 32,
              "description": "Reset Security Attribution Register"
            },
            "LPMSAR": {
              "offset": "0x3C8",
              "size": 32,
              "description": "Low Power Mode Security Attribution Register"
            },
            "LVDSAR": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Low Voltage Detection Security Attribution Register"
            },
            "DPFSAR": {
              "offset": "0x3E0",
              "size": 32,
              "description": "Deep Standby Interrupt Factor Security Attribution Register"
            },
            "PRCR": {
              "offset": "0x3FE",
              "size": 16,
              "description": "Protect Register"
            },
            "DPSBYCR": {
              "offset": "0x400",
              "size": 8,
              "description": "Deep Standby Control Register"
            },
            "DPSWCR": {
              "offset": "0x401",
              "size": 8,
              "description": "Deep Standby Wait Control Register"
            },
            "DPSIER0": {
              "offset": "0x402",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 0"
            },
            "DPSIER1": {
              "offset": "0x403",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 1"
            },
            "DPSIER2": {
              "offset": "0x404",
              "size": 8,
              "description": "Deep Software Standby Interrupt Enable Register 2"
            },
            "DPSIER3": {
              "offset": "0x405",
              "size": 8,
              "description": "Deep Standby Interrupt Enable Register 3"
            },
            "DPSIFR0": {
              "offset": "0x406",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 0"
            },
            "DPSIFR1": {
              "offset": "0x407",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 1"
            },
            "DPSIFR2": {
              "offset": "0x408",
              "size": 8,
              "description": "Deep Software Standby Interrupt Flag Register 2"
            },
            "DPSIFR3": {
              "offset": "0x409",
              "size": 8,
              "description": "Deep Standby Interrupt Flag Register 3"
            },
            "DPSIEGR0": {
              "offset": "0x40A",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 0"
            },
            "DPSIEGR1": {
              "offset": "0x40B",
              "size": 8,
              "description": "Deep Standby Interrupt Edge Register 1"
            },
            "DPSIEGR2": {
              "offset": "0x40C",
              "size": 8,
              "description": "Deep Software Standby Interrupt Edge Register 2"
            },
            "SYOCDCR": {
              "offset": "0x40E",
              "size": 8,
              "description": "System Control OCD Control Register"
            },
            "RSTSR0": {
              "offset": "0x410",
              "size": 8,
              "description": "Reset Status Register 0"
            },
            "RSTSR2": {
              "offset": "0x411",
              "size": 8,
              "description": "Reset Status Register 2"
            },
            "MOMCR": {
              "offset": "0x413",
              "size": 8,
              "description": "Main Clock Oscillator Mode Oscillation Control Register"
            },
            "FWEPROR": {
              "offset": "0x416",
              "size": 8,
              "description": "Flash P/E Protect Register"
            },
            "LVD1CMPCR": {
              "offset": "0x417",
              "size": 8,
              "description": "Voltage Monitoring 1 Comparator Control Register"
            },
            "LVD2CMPCR": {
              "offset": "0x418",
              "size": 8,
              "description": "Voltage Monitoring 2 Comparator Control Register"
            },
            "LVD1CR0": {
              "offset": "0x41A",
              "size": 8,
              "description": "Voltage Monitor 1 Circuit Control Register 0"
            },
            "LVD2CR0": {
              "offset": "0x41B",
              "size": 8,
              "description": "Voltage Monitor 2 Circuit Control Register 0"
            },
            "SOSCCR": {
              "offset": "0x480",
              "size": 8,
              "description": "Sub-Clock Oscillator Control Register"
            },
            "SOMCR": {
              "offset": "0x481",
              "size": 8,
              "description": "Sub-Clock Oscillator Mode Control Register"
            },
            "LOCOCR": {
              "offset": "0x490",
              "size": 8,
              "description": "Low-Speed On-Chip Oscillator Control Register"
            },
            "LOCOUTCR": {
              "offset": "0x492",
              "size": 8,
              "description": "LOCO User Trimming Control Register"
            }
          },
          "bits": {
            "SBYCR": {
              "SSBY": {
                "bit": 15,
                "description": "Software Standby Mode Select"
              }
            },
            "SCKDIVCR": {
              "PCKD": {
                "bit": 0,
                "description": "Peripheral Module Clock D (PCLKD) Select",
                "width": 3
              },
              "PCKC": {
                "bit": 4,
                "description": "Peripheral Module Clock C (PCLKC) Select",
                "width": 3
              },
              "PCKB": {
                "bit": 8,
                "description": "Peripheral Module Clock B (PCLKB) Select",
                "width": 3
              },
              "PCKA": {
                "bit": 12,
                "description": "Peripheral Module Clock A (PCLKA) Select",
                "width": 3
              },
              "ICK": {
                "bit": 24,
                "description": "System Clock (ICLK) Select",
                "width": 3
              },
              "FCK": {
                "bit": 28,
                "description": "FlashIF Clock (FCLK) Select",
                "width": 3
              }
            },
            "SCKSCR": {
              "CKSEL": {
                "bit": 0,
                "description": "Clock Source Select",
                "width": 3
              }
            },
            "PLLCCR": {
              "PLIDIV": {
                "bit": 0,
                "description": "PLL Input Frequency Division Ratio Select",
                "width": 2
              },
              "PLSRCSEL": {
                "bit": 4,
                "description": "PLL Clock Source Select"
              },
              "PLLMUL": {
                "bit": 8,
                "description": "PLL Frequency Multiplication Factor Select",
                "width": 6
              }
            },
            "PLLCR": {
              "PLLSTP": {
                "bit": 0,
                "description": "PLL Stop Control"
              }
            },
            "MOSCCR": {
              "MOSTP": {
                "bit": 0,
                "description": "Main Clock Oscillator Stop"
              }
            },
            "HOCOCR": {
              "HCSTP": {
                "bit": 0,
                "description": "HOCO Stop"
              }
            },
            "MOCOCR": {
              "MCSTP": {
                "bit": 0,
                "description": "MOCO Stop"
              }
            },
            "FLLCR1": {
              "FLLEN": {
                "bit": 0,
                "description": "FLL Enable"
              }
            },
            "FLLCR2": {
              "FLLCNTL": {
                "bit": 0,
                "description": "FLL Multiplication Control",
                "width": 11
              }
            },
            "OSCSF": {
              "HOCOSF": {
                "bit": 0,
                "description": "HOCO Clock Oscillation Stabilization Flag"
              },
              "MOSCSF": {
                "bit": 3,
                "description": "Main Clock Oscillation Stabilization Flag"
              },
              "PLLSF": {
                "bit": 5,
                "description": "PLL Clock Oscillation Stabilization Flag"
              }
            },
            "CKOCR": {
              "CKOSEL": {
                "bit": 0,
                "description": "Clock Out Source Select",
                "width": 3
              },
              "CKODIV": {
                "bit": 4,
                "description": "Clock Output Frequency Division Ratio",
                "width": 3
              },
              "CKOEN": {
                "bit": 7,
                "description": "Clock Out Enable"
              }
            },
            "OSTDCR": {
              "OSTDIE": {
                "bit": 0,
                "description": "Oscillation Stop Detection Interrupt Enable"
              },
              "OSTDE": {
                "bit": 7,
                "description": "Oscillation Stop Detection Function Enable"
              }
            },
            "OSTDSR": {
              "OSTDF": {
                "bit": 0,
                "description": "Oscillation Stop Detection Flag"
              }
            },
            "MOCOUTCR": {
              "MOCOUTRM": {
                "bit": 0,
                "description": "MOCO User Trimming",
                "width": 8
              }
            },
            "HOCOUTCR": {
              "HOCOUTRM": {
                "bit": 0,
                "description": "HOCO User Trimming",
                "width": 8
              }
            },
            "CANFDCKDIVCR": {
              "CANFDCKDIV": {
                "bit": 0,
                "description": "CANFD clock (CANFDCLK) Division Select",
                "width": 3
              }
            },
            "I3CCKDIVCR": {
              "I3CCKDIV": {
                "bit": 0,
                "description": "I3C clock (I3CCLK) division select",
                "width": 3
              }
            },
            "CANFDCKCR": {
              "CANFDCKSEL": {
                "bit": 0,
                "description": "CANFD clock (CANFDCLK) Source Select",
                "width": 3
              },
              "CANFDCKSREQ": {
                "bit": 6,
                "description": "CANFD clock (CANFDCLK) Switching Request"
              },
              "CANFDCKSRDY": {
                "bit": 7,
                "description": "CANFD clock (CANFDCLK) Switching Ready state flag"
              }
            },
            "I3CCKCR": {
              "I3CCKSEL": {
                "bit": 0,
                "description": "I3C clock (I3CCLK) source select",
                "width": 3
              },
              "I3CCKSREQ": {
                "bit": 6,
                "description": "I3C clock (I3CCLK) switching request"
              },
              "I3CCKSRDY": {
                "bit": 7,
                "description": "I3C clock (I3CCLK) switching ready state flag"
              }
            },
            "SNZCR": {
              "RXDREQEN": {
                "bit": 0,
                "description": "RXD0 Snooze Request Enable"
              },
              "SNZDTCEN": {
                "bit": 1,
                "description": "DTC Enable in Snooze mode"
              },
              "SNZE": {
                "bit": 7,
                "description": "Snooze mode Enable"
              }
            },
            "SNZEDCR0": {
              "AGTUNFED": {
                "bit": 0,
                "description": "AGT1 Underflow Snooze End Enable"
              },
              "DTCZRED": {
                "bit": 1,
                "description": "Last DTC Transmission Completion Snooze End Enable"
              },
              "DTCNZRED": {
                "bit": 2,
                "description": "Not Last DTC Transmission Completion Snooze End Enable"
              },
              "AD0MATED": {
                "bit": 3,
                "description": "ADC120 Compare Match Snooze End Enable"
              },
              "AD0UMTED": {
                "bit": 4,
                "description": "ADC120 Compare Mismatch Snooze End Enable"
              },
              "SCI0UMTED": {
                "bit": 7,
                "description": "SCI0 Address Mismatch Snooze End Enable"
              }
            },
            "SNZREQCR0": {
              "SNZREQEN0": {
                "bit": 0,
                "description": "Enable IRQ0 pin snooze request"
              },
              "SNZREQEN1": {
                "bit": 1,
                "description": "Enable IRQ1 pin snooze request"
              },
              "SNZREQEN2": {
                "bit": 2,
                "description": "Enable IRQ2 pin snooze request"
              },
              "SNZREQEN3": {
                "bit": 3,
                "description": "Enable IRQ3 pin snooze request"
              },
              "SNZREQEN4": {
                "bit": 4,
                "description": "Enable IRQ4 pin snooze request"
              },
              "SNZREQEN5": {
                "bit": 5,
                "description": "Enable IRQ5 pin snooze request"
              },
              "SNZREQEN6": {
                "bit": 6,
                "description": "Enable IRQ6 pin snooze request"
              },
              "SNZREQEN7": {
                "bit": 7,
                "description": "Enable IRQ7 pin snooze request"
              },
              "SNZREQEN8": {
                "bit": 8,
                "description": "Enable IRQ8 pin snooze request"
              },
              "SNZREQEN9": {
                "bit": 9,
                "description": "Enable IRQ9 pin snooze request"
              },
              "SNZREQEN10": {
                "bit": 10,
                "description": "Enable IRQ10 pin snooze request"
              },
              "SNZREQEN11": {
                "bit": 11,
                "description": "Enable IRQ11 pin snooze request"
              },
              "SNZREQEN12": {
                "bit": 12,
                "description": "Enable IRQ12 pin snooze request"
              },
              "SNZREQEN13": {
                "bit": 13,
                "description": "Enable IRQ13 pin snooze request"
              },
              "SNZREQEN14": {
                "bit": 14,
                "description": "Enable IRQ14 pin snooze request"
              },
              "SNZREQEN22": {
                "bit": 22,
                "description": "Enable ACMPHS0 alarm snooze request"
              },
              "SNZREQEN28": {
                "bit": 28,
                "description": "Enable AGT1 underflow snooze request"
              },
              "SNZREQEN29": {
                "bit": 29,
                "description": "Enable AGT1 compare match A snooze request"
              },
              "SNZREQEN30": {
                "bit": 30,
                "description": "Enable AGT1 compare match B snooze request"
              }
            },
            "OPCCR": {
              "OPCM": {
                "bit": 0,
                "description": "Operating Power Control Mode Select",
                "width": 2
              },
              "OPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "MOSCWTCR": {
              "MSTS": {
                "bit": 0,
                "description": "Main Clock Oscillator Wait Time Setting",
                "width": 4
              }
            },
            "SOPCCR": {
              "SOPCM": {
                "bit": 0,
                "description": "Sub Operating Power Control Mode Select"
              },
              "SOPCMTSF": {
                "bit": 4,
                "description": "Operating Power Control Mode Transition Status Flag"
              }
            },
            "RSTSR1": {
              "IWDTRF": {
                "bit": 0,
                "description": "Independent Watchdog Timer Reset Detect Flag"
              },
              "WDTRF": {
                "bit": 1,
                "description": "Watchdog Timer Reset Detect Flag"
              },
              "SWRF": {
                "bit": 2,
                "description": "Software Reset Detect Flag"
              },
              "RPERF": {
                "bit": 8,
                "description": "SRAM Parity Error Reset Detect Flag"
              },
              "REERF": {
                "bit": 9,
                "description": "SRAM ECC Error Reset Detect Flag"
              },
              "BUSMRF": {
                "bit": 11,
                "description": "Bus Master MPU Error Reset Detect Flag"
              },
              "TZERF": {
                "bit": 13,
                "description": "TrustZone Error Reset Detect Flag"
              },
              "CPERF": {
                "bit": 15,
                "description": "Cache Parity Error Reset Detect Flag"
              }
            },
            "LVD1CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 1 Interrupt Type Select"
              }
            },
            "LVD1SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 1 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 1 Signal Monitor Flag"
              }
            },
            "LVD2CR1": {
              "IDTSEL": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt Generation Condition Select",
                "width": 2
              },
              "IRQSEL": {
                "bit": 2,
                "description": "Voltage Monitor 2 Interrupt Type Select"
              }
            },
            "LVD2SR": {
              "DET": {
                "bit": 0,
                "description": "Voltage Monitor 2 Voltage Variation Detection Flag"
              },
              "MON": {
                "bit": 1,
                "description": "Voltage Monitor 2 Signal Monitor Flag"
              }
            },
            "CGFSAR": {
              "NONSEC00": {
                "bit": 0,
                "description": "Non Secure Attribute bit 00"
              },
              "NONSEC02": {
                "bit": 2,
                "description": "Non Secure Attribute bit 02"
              },
              "NONSEC03": {
                "bit": 3,
                "description": "Non Secure Attribute bit 03"
              },
              "NONSEC04": {
                "bit": 4,
                "description": "Non Secure Attribute bit 04"
              },
              "NONSEC05": {
                "bit": 5,
                "description": "Non Secure Attribute bit 05"
              },
              "NONSEC06": {
                "bit": 6,
                "description": "Non Secure Attribute bit 06"
              },
              "NONSEC07": {
                "bit": 7,
                "description": "Non Secure Attribute bit 07"
              },
              "NONSEC08": {
                "bit": 8,
                "description": "Non Secure Attribute bit 08"
              },
              "NONSEC11": {
                "bit": 11,
                "description": "Non Secure Attribute bit 11"
              },
              "NONSEC18": {
                "bit": 18,
                "description": "Non Secure Attribute bit 18"
              }
            },
            "RSTSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC1": {
                "bit": 1,
                "description": "Non Secure Attribute bit 1"
              },
              "NONSEC2": {
                "bit": 2,
                "description": "Non Secure Attribute bit 2"
              }
            },
            "LPMSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC2": {
                "bit": 2,
                "description": "Non Secure Attribute bit 2"
              },
              "NONSEC4": {
                "bit": 4,
                "description": "Non Secure Attribute bit 4"
              },
              "NONSEC8": {
                "bit": 8,
                "description": "Non Secure Attribute bit 8"
              },
              "NONSEC9": {
                "bit": 9,
                "description": "Non Secure Attribute bit 9"
              }
            },
            "LVDSAR": {
              "NONSEC0": {
                "bit": 0,
                "description": "Non Secure Attribute bit 0"
              },
              "NONSEC1": {
                "bit": 1,
                "description": "Non Secure Attribute bit 1"
              }
            },
            "DPFSAR": {
              "DPFSA0": {
                "bit": 0,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 0"
              },
              "DPFSA1": {
                "bit": 1,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 1"
              },
              "DPFSA04": {
                "bit": 4,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA05": {
                "bit": 5,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA06": {
                "bit": 6,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA07": {
                "bit": 7,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA08": {
                "bit": 8,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA09": {
                "bit": 9,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA10": {
                "bit": 10,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA11": {
                "bit": 11,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA12": {
                "bit": 12,
                "description": "Deep Standby Interrupt Factor Security Attribute bit n (n = 4 to 12)"
              },
              "DPFSA14": {
                "bit": 14,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 14"
              },
              "DPFSA16": {
                "bit": 16,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 16"
              },
              "DPFSA17": {
                "bit": 17,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 17"
              },
              "DPFSA20": {
                "bit": 20,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 20"
              },
              "DPFSA26": {
                "bit": 26,
                "description": "Deep Standby Interrupt Factor Security Attribute bit 26"
              }
            },
            "PRCR": {
              "PRC0": {
                "bit": 0,
                "description": "Enable writing to the registers related to the clock generation circuit"
              },
              "PRC1": {
                "bit": 1,
                "description": "Enable writing to the registers related to the low power modes"
              },
              "PRC3": {
                "bit": 3,
                "description": "Enable writing to the registers related to the LVD"
              },
              "PRC4": {
                "bit": 4,
                "description": "Disable writes"
              },
              "PRKEY": {
                "bit": 8,
                "description": "PRC Key Code",
                "width": 8
              }
            },
            "DPSBYCR": {
              "DEEPCUT": {
                "bit": 0,
                "description": "Power-Supply Control",
                "width": 2
              },
              "IOKEEP": {
                "bit": 6,
                "description": "I/O Port Rentention"
              },
              "DPSBY": {
                "bit": 7,
                "description": "Deep Software Standby"
              }
            },
            "DPSWCR": {
              "WTSTS": {
                "bit": 0,
                "description": "Deep Software Wait Standby Time Setting Bit",
                "width": 6
              }
            },
            "DPSIER0": {
              "DIRQ0E": {
                "bit": 0,
                "description": "IRQ0-DS Pin Enable"
              },
              "DIRQ1E": {
                "bit": 1,
                "description": "IRQ1-DS Pin Enable"
              },
              "DIRQ4E": {
                "bit": 4,
                "description": "IRQ4-DS Pin Enable"
              },
              "DIRQ5E": {
                "bit": 5,
                "description": "IRQ5-DS Pin Enable"
              },
              "DIRQ6E": {
                "bit": 6,
                "description": "IRQ6-DS Pin Enable"
              },
              "DIRQ7E": {
                "bit": 7,
                "description": "IRQ7-DS Pin Enable"
              }
            },
            "DPSIER1": {
              "DIRQ8E": {
                "bit": 0,
                "description": "IRQ8-DS Pin Enable"
              },
              "DIRQ9E": {
                "bit": 1,
                "description": "IRQ9-DS Pin Enable"
              },
              "DIRQ10E": {
                "bit": 2,
                "description": "IRQ10-DS Pin Enable"
              },
              "DIRQ11E": {
                "bit": 3,
                "description": "IRQ11-DS Pin Enable"
              },
              "DIRQ12E": {
                "bit": 4,
                "description": "IRQ12-DS Pin Enable"
              },
              "DIRQ14E": {
                "bit": 6,
                "description": "IRQ14-DS Pin Enable"
              }
            },
            "DPSIER2": {
              "DLVD1IE": {
                "bit": 0,
                "description": "LVD1 Deep Software Standby Cancel Signal Enable"
              },
              "DLVD2IE": {
                "bit": 1,
                "description": "LVD2 Deep Software Standby Cancel Signal Enable"
              },
              "DNMIE": {
                "bit": 4,
                "description": "NMI Pin Enable"
              }
            },
            "DPSIER3": {
              "DAGT1IE": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Signal Enable"
              }
            },
            "DPSIFR0": {
              "DIRQ0F": {
                "bit": 0,
                "description": "IRQ0-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ1F": {
                "bit": 1,
                "description": "IRQ1-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ4F": {
                "bit": 4,
                "description": "IRQ4-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ5F": {
                "bit": 5,
                "description": "IRQ5-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ6F": {
                "bit": 6,
                "description": "IRQ6-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ7F": {
                "bit": 7,
                "description": "IRQ7-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR1": {
              "DIRQ8F": {
                "bit": 0,
                "description": "IRQ8-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ9F": {
                "bit": 1,
                "description": "IRQ9-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ10F": {
                "bit": 2,
                "description": "IRQ10-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ11F": {
                "bit": 3,
                "description": "IRQ11-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ12F": {
                "bit": 4,
                "description": "IRQ12-DS Pin Deep Standby Cancel Flag"
              },
              "DIRQ14F": {
                "bit": 6,
                "description": "IRQ14-DS Pin Deep Standby Cancel Flag"
              }
            },
            "DPSIFR2": {
              "DLVD1IF": {
                "bit": 0,
                "description": "LVD1 Deep Software Standby Cancel Flag"
              },
              "DLVD2IF": {
                "bit": 1,
                "description": "LVD2 Deep Software Standby Cancel Flag"
              },
              "DNMIF": {
                "bit": 4,
                "description": "NMI Pin Deep Software Standby Cancel Flag"
              }
            },
            "DPSIFR3": {
              "DAGT1IF": {
                "bit": 2,
                "description": "AGT1 Underflow Deep Standby Cancel Flag"
              }
            },
            "DPSIEGR0": {
              "DIRQ0EG": {
                "bit": 0,
                "description": "IRQ0-DS Pin Edge Select"
              },
              "DIRQ1EG": {
                "bit": 1,
                "description": "IRQ1-DS Pin Edge Select"
              },
              "DIRQ4EG": {
                "bit": 4,
                "description": "IRQ4-DS Pin Edge Select"
              },
              "DIRQ5EG": {
                "bit": 5,
                "description": "IRQ5-DS Pin Edge Select"
              },
              "DIRQ6EG": {
                "bit": 6,
                "description": "IRQ6-DS Pin Edge Select"
              },
              "DIRQ7EG": {
                "bit": 7,
                "description": "IRQ7-DS Pin Edge Select"
              }
            },
            "DPSIEGR1": {
              "DIRQ8EG": {
                "bit": 0,
                "description": "IRQ8-DS Pin Edge Select"
              },
              "DIRQ9EG": {
                "bit": 1,
                "description": "IRQ9-DS Pin Edge Select"
              },
              "DIRQ10EG": {
                "bit": 2,
                "description": "IRQ10-DS Pin Edge Select"
              },
              "DIRQ11EG": {
                "bit": 3,
                "description": "IRQ11-DS Pin Edge Select"
              },
              "DIRQ12EG": {
                "bit": 4,
                "description": "IRQ12-DS Pin Edge Select"
              },
              "DIRQ14EG": {
                "bit": 6,
                "description": "IRQ14-DS Pin Edge Select"
              }
            },
            "DPSIEGR2": {
              "DLVD1EG": {
                "bit": 0,
                "description": "LVD1 Edge Select"
              },
              "DLVD2EG": {
                "bit": 1,
                "description": "LVD2 Edge Select"
              },
              "DNMIEG": {
                "bit": 4,
                "description": "NMI Pin Edge Select"
              }
            },
            "SYOCDCR": {
              "DOCDF": {
                "bit": 0,
                "description": "Deep Software Standby OCD flag"
              },
              "DBGEN": {
                "bit": 7,
                "description": "Debugger Enable bit"
              }
            },
            "RSTSR0": {
              "PORF": {
                "bit": 0,
                "description": "Power-On Reset Detect Flag"
              },
              "LVD0RF": {
                "bit": 1,
                "description": "Voltage Monitor 0 Reset Detect Flag"
              },
              "LVD1RF": {
                "bit": 2,
                "description": "Voltage Monitor 1 Reset Detect Flag"
              },
              "LVD2RF": {
                "bit": 3,
                "description": "Voltage Monitor 2 Reset Detect Flag"
              },
              "DPSRSTF": {
                "bit": 7,
                "description": "Deep Software Standby Reset Detect Flag"
              }
            },
            "RSTSR2": {
              "CWSF": {
                "bit": 0,
                "description": "Cold/Warm Start Determination Flag"
              }
            },
            "MOMCR": {
              "MODRV": {
                "bit": 4,
                "description": "Main Clock Oscillator Drive Capability 0 Switching",
                "width": 2
              },
              "MOSEL": {
                "bit": 6,
                "description": "Main Clock Oscillator Switching"
              }
            },
            "FWEPROR": {
              "FLWE": {
                "bit": 0,
                "description": "Flash Programming and Erasure",
                "width": 2
              }
            },
            "LVD1CMPCR": {
              "LVD1LVL": {
                "bit": 0,
                "description": "Voltage Detection 1 Level Select (Standard voltage during drop in voltage)",
                "width": 5
              },
              "LVD1E": {
                "bit": 7,
                "description": "Voltage Detection 1 Enable"
              }
            },
            "LVD2CMPCR": {
              "LVD2LVL": {
                "bit": 0,
                "description": "Voltage Detection 2 Level Select (Standard voltage during drop in voltage)",
                "width": 3
              },
              "LVD2E": {
                "bit": 7,
                "description": "Voltage Detection 2 Enable"
              }
            },
            "LVD1CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 1 Interrupt/Reset Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage monitor 1 Digital Filter Disabled Mode Select"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 1 Circuit Comparison Result Output Enable"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 1 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 1 Reset Negate Select"
              }
            },
            "LVD2CR0": {
              "RIE": {
                "bit": 0,
                "description": "Voltage Monitor 2 Interrupt/Reset Enable"
              },
              "DFDIS": {
                "bit": 1,
                "description": "Voltage monitor 2 Digital Filter Disabled Mode Select"
              },
              "CMPE": {
                "bit": 2,
                "description": "Voltage Monitor 2 Circuit Comparison Result Output Enable"
              },
              "FSAMP": {
                "bit": 4,
                "description": "Sampling Clock Select",
                "width": 2
              },
              "RI": {
                "bit": 6,
                "description": "Voltage Monitor 2 Circuit Mode Select"
              },
              "RN": {
                "bit": 7,
                "description": "Voltage Monitor 2 Reset Negate Select"
              }
            },
            "SOSCCR": {
              "SOSTP": {
                "bit": 0,
                "description": "Sub Clock Oscillator Stop"
              }
            },
            "SOMCR": {
              "SODRV": {
                "bit": 1,
                "description": "Sub-Clock Oscillator Drive Capability Switching"
              }
            },
            "LOCOCR": {
              "LCSTP": {
                "bit": 0,
                "description": "LOCO Stop"
              }
            },
            "LOCOUTCR": {
              "LOCOUTRM": {
                "bit": 0,
                "description": "LOCO User Trimming",
                "width": 8
              }
            }
          }
        },
        "TFU": {
          "instances": [
            {
              "name": "TFU",
              "base": "0x40021000"
            }
          ],
          "registers": {
            "TRGSTS": {
              "offset": "0x08",
              "size": 8,
              "description": "Trigonometric Status Register"
            },
            "SCDT0": {
              "offset": "0x10",
              "size": 32,
              "description": "Sine Cosine Data Register 0"
            },
            "SCDT1": {
              "offset": "0x14",
              "size": 32,
              "description": "Sine Cosine Data Register 1"
            },
            "ATDT0": {
              "offset": "0x18",
              "size": 32,
              "description": "Arctangent Data Register 0"
            },
            "ATDT1": {
              "offset": "0x1C",
              "size": 32,
              "description": "Arctangent Data Register 1"
            }
          },
          "bits": {
            "TRGSTS": {
              "BSYF": {
                "bit": 0,
                "description": "Calculation in progress flag"
              },
              "ERRF": {
                "bit": 1,
                "description": "Input error flag"
              }
            },
            "SCDT0": {
              "SCDT0": {
                "bit": 0,
                "description": "Sine Cosine Data Register 0 (single-precision floating-point)",
                "width": 32
              }
            },
            "SCDT1": {
              "SCDT1": {
                "bit": 0,
                "description": "Sine Cosine Data Register 1 (single-precision floating-point)",
                "width": 32
              }
            },
            "ATDT0": {
              "ATDT0": {
                "bit": 0,
                "description": "Arctangent Data Register 0 (single-precision floating-point)",
                "width": 32
              }
            },
            "ATDT1": {
              "ATDT1": {
                "bit": 0,
                "description": "Arctangent Data Register 1 (single-precision floating-point)",
                "width": 32
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "PORT0",
              "base": "0x40080000"
            },
            {
              "name": "PORT1",
              "base": "0x40080020"
            },
            {
              "name": "PORT2",
              "base": "0x40080040"
            },
            {
              "name": "PORT3",
              "base": "0x40080060"
            },
            {
              "name": "PORT4",
              "base": "0x40080080"
            },
            {
              "name": "PORT5",
              "base": "0x400800A0"
            },
            {
              "name": "PORT8",
              "base": "0x40080100"
            }
          ],
          "registers": {
            "PCNTR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Control Register 1"
            },
            "PODR": {
              "offset": "0x00",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PDR": {
              "offset": "0x02",
              "size": 16,
              "description": "Port Control Register 1"
            },
            "PCNTR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Control Register 2"
            },
            "PIDR": {
              "offset": "0x06",
              "size": 16,
              "description": "Port Control Register 2"
            },
            "PCNTR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Control Register 3"
            },
            "PORR": {
              "offset": "0x08",
              "size": 16,
              "description": "Port Control Register 3"
            },
            "POSR": {
              "offset": "0x0A",
              "size": 16,
              "description": "Port Control Register 3"
            }
          },
          "bits": {
            "PCNTR1": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              },
              "PODR00": {
                "bit": 16,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 17,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 18,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 19,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 20,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 21,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 22,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 23,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 24,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 25,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 26,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 27,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 28,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 29,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 30,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 31,
                "description": "Pmn Output Data"
              }
            },
            "PODR": {
              "PODR00": {
                "bit": 0,
                "description": "Pmn Output Data"
              },
              "PODR01": {
                "bit": 1,
                "description": "Pmn Output Data"
              },
              "PODR02": {
                "bit": 2,
                "description": "Pmn Output Data"
              },
              "PODR03": {
                "bit": 3,
                "description": "Pmn Output Data"
              },
              "PODR04": {
                "bit": 4,
                "description": "Pmn Output Data"
              },
              "PODR05": {
                "bit": 5,
                "description": "Pmn Output Data"
              },
              "PODR06": {
                "bit": 6,
                "description": "Pmn Output Data"
              },
              "PODR07": {
                "bit": 7,
                "description": "Pmn Output Data"
              },
              "PODR08": {
                "bit": 8,
                "description": "Pmn Output Data"
              },
              "PODR09": {
                "bit": 9,
                "description": "Pmn Output Data"
              },
              "PODR10": {
                "bit": 10,
                "description": "Pmn Output Data"
              },
              "PODR11": {
                "bit": 11,
                "description": "Pmn Output Data"
              },
              "PODR12": {
                "bit": 12,
                "description": "Pmn Output Data"
              },
              "PODR13": {
                "bit": 13,
                "description": "Pmn Output Data"
              },
              "PODR14": {
                "bit": 14,
                "description": "Pmn Output Data"
              },
              "PODR15": {
                "bit": 15,
                "description": "Pmn Output Data"
              }
            },
            "PDR": {
              "PDR00": {
                "bit": 0,
                "description": "Pmn Direction"
              },
              "PDR01": {
                "bit": 1,
                "description": "Pmn Direction"
              },
              "PDR02": {
                "bit": 2,
                "description": "Pmn Direction"
              },
              "PDR03": {
                "bit": 3,
                "description": "Pmn Direction"
              },
              "PDR04": {
                "bit": 4,
                "description": "Pmn Direction"
              },
              "PDR05": {
                "bit": 5,
                "description": "Pmn Direction"
              },
              "PDR06": {
                "bit": 6,
                "description": "Pmn Direction"
              },
              "PDR07": {
                "bit": 7,
                "description": "Pmn Direction"
              },
              "PDR08": {
                "bit": 8,
                "description": "Pmn Direction"
              },
              "PDR09": {
                "bit": 9,
                "description": "Pmn Direction"
              },
              "PDR10": {
                "bit": 10,
                "description": "Pmn Direction"
              },
              "PDR11": {
                "bit": 11,
                "description": "Pmn Direction"
              },
              "PDR12": {
                "bit": 12,
                "description": "Pmn Direction"
              },
              "PDR13": {
                "bit": 13,
                "description": "Pmn Direction"
              },
              "PDR14": {
                "bit": 14,
                "description": "Pmn Direction"
              },
              "PDR15": {
                "bit": 15,
                "description": "Pmn Direction"
              }
            },
            "PCNTR2": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PIDR": {
              "PIDR00": {
                "bit": 0,
                "description": "Pmn State"
              },
              "PIDR01": {
                "bit": 1,
                "description": "Pmn State"
              },
              "PIDR02": {
                "bit": 2,
                "description": "Pmn State"
              },
              "PIDR03": {
                "bit": 3,
                "description": "Pmn State"
              },
              "PIDR04": {
                "bit": 4,
                "description": "Pmn State"
              },
              "PIDR05": {
                "bit": 5,
                "description": "Pmn State"
              },
              "PIDR06": {
                "bit": 6,
                "description": "Pmn State"
              },
              "PIDR07": {
                "bit": 7,
                "description": "Pmn State"
              },
              "PIDR08": {
                "bit": 8,
                "description": "Pmn State"
              },
              "PIDR09": {
                "bit": 9,
                "description": "Pmn State"
              },
              "PIDR10": {
                "bit": 10,
                "description": "Pmn State"
              },
              "PIDR11": {
                "bit": 11,
                "description": "Pmn State"
              },
              "PIDR12": {
                "bit": 12,
                "description": "Pmn State"
              },
              "PIDR13": {
                "bit": 13,
                "description": "Pmn State"
              },
              "PIDR14": {
                "bit": 14,
                "description": "Pmn State"
              },
              "PIDR15": {
                "bit": 15,
                "description": "Pmn State"
              }
            },
            "PCNTR3": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              },
              "PORR00": {
                "bit": 16,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 17,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 18,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 19,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 20,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 21,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 22,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 23,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 24,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 25,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 26,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 27,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 28,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 29,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 30,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 31,
                "description": "Pmn Output Reset"
              }
            },
            "PORR": {
              "PORR00": {
                "bit": 0,
                "description": "Pmn Output Reset"
              },
              "PORR01": {
                "bit": 1,
                "description": "Pmn Output Reset"
              },
              "PORR02": {
                "bit": 2,
                "description": "Pmn Output Reset"
              },
              "PORR03": {
                "bit": 3,
                "description": "Pmn Output Reset"
              },
              "PORR04": {
                "bit": 4,
                "description": "Pmn Output Reset"
              },
              "PORR05": {
                "bit": 5,
                "description": "Pmn Output Reset"
              },
              "PORR06": {
                "bit": 6,
                "description": "Pmn Output Reset"
              },
              "PORR07": {
                "bit": 7,
                "description": "Pmn Output Reset"
              },
              "PORR08": {
                "bit": 8,
                "description": "Pmn Output Reset"
              },
              "PORR09": {
                "bit": 9,
                "description": "Pmn Output Reset"
              },
              "PORR10": {
                "bit": 10,
                "description": "Pmn Output Reset"
              },
              "PORR11": {
                "bit": 11,
                "description": "Pmn Output Reset"
              },
              "PORR12": {
                "bit": 12,
                "description": "Pmn Output Reset"
              },
              "PORR13": {
                "bit": 13,
                "description": "Pmn Output Reset"
              },
              "PORR14": {
                "bit": 14,
                "description": "Pmn Output Reset"
              },
              "PORR15": {
                "bit": 15,
                "description": "Pmn Output Reset"
              }
            },
            "POSR": {
              "POSR00": {
                "bit": 0,
                "description": "Pmn Output Set"
              },
              "POSR01": {
                "bit": 1,
                "description": "Pmn Output Set"
              },
              "POSR02": {
                "bit": 2,
                "description": "Pmn Output Set"
              },
              "POSR03": {
                "bit": 3,
                "description": "Pmn Output Set"
              },
              "POSR04": {
                "bit": 4,
                "description": "Pmn Output Set"
              },
              "POSR05": {
                "bit": 5,
                "description": "Pmn Output Set"
              },
              "POSR06": {
                "bit": 6,
                "description": "Pmn Output Set"
              },
              "POSR07": {
                "bit": 7,
                "description": "Pmn Output Set"
              },
              "POSR08": {
                "bit": 8,
                "description": "Pmn Output Set"
              },
              "POSR09": {
                "bit": 9,
                "description": "Pmn Output Set"
              },
              "POSR10": {
                "bit": 10,
                "description": "Pmn Output Set"
              },
              "POSR11": {
                "bit": 11,
                "description": "Pmn Output Set"
              },
              "POSR12": {
                "bit": 12,
                "description": "Pmn Output Set"
              },
              "POSR13": {
                "bit": 13,
                "description": "Pmn Output Set"
              },
              "POSR14": {
                "bit": 14,
                "description": "Pmn Output Set"
              },
              "POSR15": {
                "bit": 15,
                "description": "Pmn Output Set"
              }
            }
          }
        },
        "PFS": {
          "instances": [
            {
              "name": "PFS",
              "base": "0x40080800"
            }
          ],
          "registers": {
            "P00%sPFS": {
              "offset": "0x10",
              "size": 32,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_HA": {
              "offset": "0x12",
              "size": 16,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P00%sPFS_BY": {
              "offset": "0x13",
              "size": 8,
              "description": "Port 00%s Pin Function Select Register"
            },
            "P008PFS": {
              "offset": "0x20",
              "size": 32,
              "description": "Port 008 Pin Function Select Register"
            },
            "P008PFS_HA": {
              "offset": "0x22",
              "size": 16,
              "description": "Port 008 Pin Function Select Register"
            },
            "P008PFS_BY": {
              "offset": "0x23",
              "size": 8,
              "description": "Port 008 Pin Function Select Register"
            },
            "P0%sPFS": {
              "offset": "0x34",
              "size": 32,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_HA": {
              "offset": "0x36",
              "size": 16,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P0%sPFS_BY": {
              "offset": "0x37",
              "size": 8,
              "description": "Port 0%s Pin Function Select Register"
            },
            "P10%sPFS": {
              "offset": "0x48",
              "size": 32,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_HA": {
              "offset": "0x4A",
              "size": 16,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P10%sPFS_BY": {
              "offset": "0x4B",
              "size": 8,
              "description": "Port 10%s Pin Function Select Register"
            },
            "P1%sPFS": {
              "offset": "0x68",
              "size": 32,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_HA": {
              "offset": "0x6A",
              "size": 16,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P1%sPFS_BY": {
              "offset": "0x6B",
              "size": 8,
              "description": "Port 1%s Pin Function Select Register"
            },
            "P200PFS": {
              "offset": "0x80",
              "size": 32,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_HA": {
              "offset": "0x82",
              "size": 16,
              "description": "Port 200 Pin Function Select Register"
            },
            "P200PFS_BY": {
              "offset": "0x83",
              "size": 8,
              "description": "Port 200 Pin Function Select Register"
            },
            "P201PFS": {
              "offset": "0x84",
              "size": 32,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_HA": {
              "offset": "0x86",
              "size": 16,
              "description": "Port 201 Pin Function Select Register"
            },
            "P201PFS_BY": {
              "offset": "0x87",
              "size": 8,
              "description": "Port 201 Pin Function Select Register"
            },
            "P20%sPFS": {
              "offset": "0x94",
              "size": 32,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_HA": {
              "offset": "0x96",
              "size": 16,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P20%sPFS_BY": {
              "offset": "0x97",
              "size": 8,
              "description": "Port 20%s Pin Function Select Register"
            },
            "P2%sPFS": {
              "offset": "0xB0",
              "size": 32,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_HA": {
              "offset": "0xB2",
              "size": 16,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P2%sPFS_BY": {
              "offset": "0xB3",
              "size": 8,
              "description": "Port 2%s Pin Function Select Register"
            },
            "P300PFS": {
              "offset": "0xC0",
              "size": 32,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_HA": {
              "offset": "0xC2",
              "size": 16,
              "description": "Port 300 Pin Function Select Register"
            },
            "P300PFS_BY": {
              "offset": "0xC3",
              "size": 8,
              "description": "Port 300 Pin Function Select Register"
            },
            "P30%sPFS": {
              "offset": "0xC4",
              "size": 32,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_HA": {
              "offset": "0xC6",
              "size": 16,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P30%sPFS_BY": {
              "offset": "0xC7",
              "size": 8,
              "description": "Port 30%s Pin Function Select Register"
            },
            "P40%sPFS": {
              "offset": "0x11C",
              "size": 32,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_HA": {
              "offset": "0x11E",
              "size": 16,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P40%sPFS_BY": {
              "offset": "0x11F",
              "size": 8,
              "description": "Port 40%s Pin Function Select Register"
            },
            "P4%sPFS": {
              "offset": "0x128",
              "size": 32,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_HA": {
              "offset": "0x12A",
              "size": 16,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P4%sPFS_BY": {
              "offset": "0x12B",
              "size": 8,
              "description": "Port 4%s Pin Function Select Register"
            },
            "P500PFS": {
              "offset": "0x140",
              "size": 32,
              "description": "Port 500 Pin Function Select Register"
            },
            "P500PFS_HA": {
              "offset": "0x142",
              "size": 16,
              "description": "Port 500 Pin Function Select Register"
            },
            "P500PFS_BY": {
              "offset": "0x143",
              "size": 8,
              "description": "Port 500 Pin Function Select Register"
            },
            "P80%sPFS": {
              "offset": "0x200",
              "size": 32,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_HA": {
              "offset": "0x202",
              "size": 16,
              "description": "Port 80%s Pin Function Select Register"
            },
            "P80%sPFS_BY": {
              "offset": "0x203",
              "size": 8,
              "description": "Port 80%s Pin Function Select Register"
            },
            "PWPR": {
              "offset": "0x503",
              "size": 8,
              "description": "Write-Protect Register"
            },
            "PWPRS": {
              "offset": "0x505",
              "size": 8,
              "description": "Write-Protect Register for Secure"
            },
            "PFI3C": {
              "offset": "0x50C",
              "size": 8,
              "description": "RI3C Slope Control Register"
            },
            "P%sSAR": {
              "offset": "0x510",
              "size": 16,
              "description": "Port Security Attribution register"
            },
            "P8SAR": {
              "offset": "0x520",
              "size": 16,
              "description": "Port Security Attribution register"
            }
          },
          "bits": {
            "P00%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P00%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P00%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P008PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P008PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P008PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P0%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P0%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P0%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P10%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P10%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P10%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P1%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P1%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P1%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P200PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P200PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P200PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P201PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P201PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P201PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P20%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P20%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P20%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P2%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P2%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P2%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P300PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P300PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P300PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P30%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P30%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P30%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P40%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P40%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P40%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P4%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P4%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P4%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P500PFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P500PFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P500PFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "P80%sPFS": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              },
              "PMR": {
                "bit": 16,
                "description": "Port Mode Control"
              },
              "PSEL": {
                "bit": 24,
                "description": "Peripheral Select",
                "width": 5
              }
            },
            "P80%sPFS_HA": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              },
              "DSCR": {
                "bit": 10,
                "description": "Port Drive Capability",
                "width": 2
              },
              "EOFR": {
                "bit": 12,
                "description": "Event on Falling/Event on Rising",
                "width": 2
              },
              "ISEL": {
                "bit": 14,
                "description": "IRQ Input Enable"
              },
              "ASEL": {
                "bit": 15,
                "description": "Analog Input Enable"
              }
            },
            "P80%sPFS_BY": {
              "PODR": {
                "bit": 0,
                "description": "Port Output Data"
              },
              "PIDR": {
                "bit": 1,
                "description": "Port State"
              },
              "PDR": {
                "bit": 2,
                "description": "Port Direction"
              },
              "PCR": {
                "bit": 4,
                "description": "Pull-up Control"
              },
              "NCODR": {
                "bit": 6,
                "description": "N-Channel Open-Drain Control"
              }
            },
            "PWPR": {
              "PFSWE": {
                "bit": 6,
                "description": "PmnPFS Register Write Enable"
              },
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              }
            },
            "PWPRS": {
              "PFSWE": {
                "bit": 6,
                "description": "PmnPFS Register Write Enable"
              },
              "B0WI": {
                "bit": 7,
                "description": "PFSWE Bit Write Disable"
              }
            },
            "PFI3C": {
              "I3CSLOPE0": {
                "bit": 0,
                "description": "I3C mode slope control bit"
              }
            },
            "P%sSAR": {
              "PMNSA": {
                "bit": 0,
                "description": "Pmn Security Attribution",
                "width": 16
              }
            },
            "P8SAR": {
              "PMNSA": {
                "bit": 0,
                "description": "Pmn Security Attribution",
                "width": 16
              }
            }
          }
        },
        "ELC": {
          "instances": [
            {
              "name": "ELC",
              "base": "0x40082000"
            }
          ],
          "registers": {
            "ELCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Event Link Controller Register"
            },
            "ELSEGR%s": {
              "offset": "0x02",
              "size": 8,
              "description": "Event Link Software Event Generation Register %s"
            },
            "ELSR%s": {
              "offset": "0x40",
              "size": 16,
              "description": "Event Link Setting Register %s"
            },
            "ELSR23": {
              "offset": "0x6C",
              "size": 16,
              "description": "Event Link Setting Register 23"
            },
            "ELCSARA": {
              "offset": "0x74",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register A"
            },
            "ELCSARB": {
              "offset": "0x78",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register B"
            },
            "ELCSARC": {
              "offset": "0x7C",
              "size": 16,
              "description": "Event Link Controller Security Attribution Register C"
            }
          },
          "bits": {
            "ELCR": {
              "ELCON": {
                "bit": 7,
                "description": "All Event Link Enable"
              }
            },
            "ELSEGR%s": {
              "SEG": {
                "bit": 0,
                "description": "Software Event Generation"
              },
              "WE": {
                "bit": 6,
                "description": "SEG Bit Write Enable"
              },
              "WI": {
                "bit": 7,
                "description": "ELSEGR Register Write Disable"
              }
            },
            "ELSR%s": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 9
              }
            },
            "ELSR23": {
              "ELS": {
                "bit": 0,
                "description": "Event Link Select",
                "width": 9
              }
            },
            "ELCSARA": {
              "ELCR": {
                "bit": 0,
                "description": "Event Link Controller Register Security Attribution"
              },
              "ELSEGR0": {
                "bit": 1,
                "description": "Event Link Software Event Generation Register 0 Security Attribution"
              },
              "ELSEGR1": {
                "bit": 2,
                "description": "Event Link Software Event Generation Register 1 Security Attribution"
              }
            },
            "ELCSARB": {
              "ELSR": {
                "bit": 0,
                "description": "Event Link Setting Register n Security Attribution",
                "width": 16
              }
            },
            "ELCSARC": {
              "ELSR": {
                "bit": 0,
                "description": "Event Link Setting Register n Security Attribution (n = 16 to 23)",
                "width": 8
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40083000"
            }
          ],
          "registers": {
            "RCR1": {
              "offset": "0x22",
              "size": 8,
              "description": "Reset Control Register 1"
            },
            "RCR2": {
              "offset": "0x24",
              "size": 8,
              "description": "Reset Control Register 2"
            },
            "RCR4": {
              "offset": "0x28",
              "size": 8,
              "description": "Reset Control Register 4"
            },
            "RTCCR%s": {
              "offset": "0x40",
              "size": 8,
              "description": "Time Capture Control Register %s"
            }
          },
          "bits": {
            "RCR2": {
              "RESET": {
                "bit": 1,
                "description": "Software Reset"
              }
            },
            "RCR4": {
              "RCKSEL": {
                "bit": 0,
                "description": "Count Source Select"
              }
            },
            "RTCCR%s": {
              "TCEN": {
                "bit": 7,
                "description": "P402/AGTIO and P403/AGTIO input enable"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDT",
              "base": "0x40083200"
            },
            {
              "name": "WDT",
              "base": "0x40083400"
            }
          ],
          "registers": {
            "IWDTRR": {
              "offset": "0x00",
              "size": 8,
              "description": "IWDT Refresh Register"
            },
            "IWDTSR": {
              "offset": "0x04",
              "size": 16,
              "description": "IWDT Status Register"
            }
          },
          "bits": {
            "IWDTSR": {
              "CNTVAL": {
                "bit": 0,
                "description": "Down-counter Value",
                "width": 14
              },
              "UNDFF": {
                "bit": 14,
                "description": "Underflow Flag"
              },
              "REFEF": {
                "bit": 15,
                "description": "Refresh Error Flag"
              }
            }
          }
        },
        "CAC": {
          "instances": [
            {
              "name": "CAC",
              "base": "0x40083600"
            }
          ],
          "registers": {
            "CACR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CAC Control Register 0"
            },
            "CACR1": {
              "offset": "0x01",
              "size": 8,
              "description": "CAC Control Register 1"
            },
            "CACR2": {
              "offset": "0x02",
              "size": 8,
              "description": "CAC Control Register 2"
            },
            "CAICR": {
              "offset": "0x03",
              "size": 8,
              "description": "CAC Interrupt Control Register"
            },
            "CASTR": {
              "offset": "0x04",
              "size": 8,
              "description": "CAC Status Register"
            },
            "CAULVR": {
              "offset": "0x06",
              "size": 16,
              "description": "CAC Upper-Limit Value Setting Register"
            },
            "CALLVR": {
              "offset": "0x08",
              "size": 16,
              "description": "CAC Lower-Limit Value Setting Register"
            },
            "CACNTBR": {
              "offset": "0x0A",
              "size": 16,
              "description": "CAC Counter Buffer Register"
            }
          },
          "bits": {
            "CACR0": {
              "CFME": {
                "bit": 0,
                "description": "Clock Frequency Measurement Enable"
              }
            },
            "CACR1": {
              "CACREFE": {
                "bit": 0,
                "description": "CACREF Pin Input Enable"
              },
              "FMCS": {
                "bit": 1,
                "description": "Measurement Target Clock Select",
                "width": 3
              },
              "TCSS": {
                "bit": 4,
                "description": "Timer Count Clock Source Select",
                "width": 2
              },
              "EDGES": {
                "bit": 6,
                "description": "Valid Edge Select",
                "width": 2
              }
            },
            "CACR2": {
              "RPS": {
                "bit": 0,
                "description": "Reference Signal Select"
              },
              "RSCS": {
                "bit": 1,
                "description": "Measurement Reference Clock Select",
                "width": 3
              },
              "RCDS": {
                "bit": 4,
                "description": "Measurement Reference Clock Frequency Division Ratio Select",
                "width": 2
              },
              "DFS": {
                "bit": 6,
                "description": "Digital Filter Select",
                "width": 2
              }
            },
            "CAICR": {
              "FERRIE": {
                "bit": 0,
                "description": "Frequency Error Interrupt Request Enable"
              },
              "MENDIE": {
                "bit": 1,
                "description": "Measurement End Interrupt Request Enable"
              },
              "OVFIE": {
                "bit": 2,
                "description": "Overflow Interrupt Request Enable"
              },
              "FERRFCL": {
                "bit": 4,
                "description": "FERRF Clear"
              },
              "MENDFCL": {
                "bit": 5,
                "description": "MENDF Clear"
              },
              "OVFFCL": {
                "bit": 6,
                "description": "OVFF Clear"
              }
            },
            "CASTR": {
              "FERRF": {
                "bit": 0,
                "description": "Frequency Error Flag"
              },
              "MENDF": {
                "bit": 1,
                "description": "Measurement End Flag"
              },
              "OVFF": {
                "bit": 2,
                "description": "Overflow Flag"
              }
            }
          }
        },
        "MSTP": {
          "instances": [
            {
              "name": "MSTP",
              "base": "0x40084000"
            }
          ],
          "registers": {
            "MSTPCRA": {
              "offset": "0x00",
              "size": 32,
              "description": "Module Stop Control Register A"
            },
            "MSTPCRB": {
              "offset": "0x04",
              "size": 32,
              "description": "Module Stop Control Register B"
            },
            "MSTPCRC": {
              "offset": "0x08",
              "size": 32,
              "description": "Module Stop Control Register C"
            },
            "MSTPCRD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Module Stop Control Register D"
            },
            "MSTPCRE": {
              "offset": "0x10",
              "size": 32,
              "description": "Module Stop Control Register E"
            }
          },
          "bits": {
            "MSTPCRA": {
              "MSTPA0": {
                "bit": 0,
                "description": "SRAM0 Module Stop"
              },
              "MSTPA22": {
                "bit": 22,
                "description": "DMA Controller/Data Transfer Controller Module Stop"
              }
            },
            "MSTPCRB": {
              "MSTPB4": {
                "bit": 4,
                "description": "I3C Bus Interface 0 Module Stop"
              },
              "MSTPB18": {
                "bit": 18,
                "description": "Serial Peripheral Interface 1 Module Stop"
              },
              "MSTPB19": {
                "bit": 19,
                "description": "Serial Peripheral Interface 0 Module Stop"
              },
              "MSTPB22": {
                "bit": 22,
                "description": "Serial Communication Interface 9 Module Stop"
              },
              "MSTPB31": {
                "bit": 31,
                "description": "Serial Communication Interface 0 Module Stop"
              }
            },
            "MSTPCRC": {
              "MSTPC0": {
                "bit": 0,
                "description": "Clock Frequency Accuracy Measurement Circuit Module Stop"
              },
              "MSTPC1": {
                "bit": 1,
                "description": "Cyclic Redundancy Check Calculator Module Stop"
              },
              "MSTPC13": {
                "bit": 13,
                "description": "Data Operation Circuit Module Stop"
              },
              "MSTPC14": {
                "bit": 14,
                "description": "Event Link Controller Module Stop"
              },
              "MSTPC20": {
                "bit": 20,
                "description": "Trigonometric Function Unit Module Stop"
              },
              "MSTPC27": {
                "bit": 27,
                "description": "CANFD Module Stop"
              },
              "MSTPC28": {
                "bit": 28,
                "description": "Random Number Generator Module Stop"
              }
            },
            "MSTPCRD": {
              "MSTPD2": {
                "bit": 2,
                "description": "Low Power Asynchronous General Purpose Timer 1 Module Stop"
              },
              "MSTPD3": {
                "bit": 3,
                "description": "Low Power Asynchronous General Purpose Timer 0 Module Stop"
              },
              "MSTPD11": {
                "bit": 11,
                "description": "Port Output Enable for GPT Group D Module Stop"
              },
              "MSTPD12": {
                "bit": 12,
                "description": "Port Output Enable for GPT Group C Module Stop"
              },
              "MSTPD13": {
                "bit": 13,
                "description": "Port Output Enable for GPT Group B Module Stop"
              },
              "MSTPD14": {
                "bit": 14,
                "description": "Port Output Enable for GPT Group A Module Stop"
              },
              "MSTPD16": {
                "bit": 16,
                "description": "12-bit A/D Converter 0 Module Stop"
              },
              "MSTPD20": {
                "bit": 20,
                "description": "12-bit D/A Converter Module Stop"
              },
              "MSTPD22": {
                "bit": 22,
                "description": "Temperature Sensor Module Stop"
              },
              "MSTPD26": {
                "bit": 26,
                "description": "High-Speed Analog Comparator 2 Module Stop"
              },
              "MSTPD27": {
                "bit": 27,
                "description": "High-Speed Analog Comparator 1 Module Stop"
              },
              "MSTPD28": {
                "bit": 28,
                "description": "High-Speed Analog Comparator 0 Module Stop"
              }
            },
            "MSTPCRE": {
              "MSTPE26": {
                "bit": 26,
                "description": "GPT5 Module Stop"
              },
              "MSTPE27": {
                "bit": 27,
                "description": "GPT4 Module Stop"
              },
              "MSTPE28": {
                "bit": 28,
                "description": "GPT3 Module Stop"
              },
              "MSTPE29": {
                "bit": 29,
                "description": "GPT2 Module Stop"
              },
              "MSTPE30": {
                "bit": 30,
                "description": "GPT1 Module Stop"
              },
              "MSTPE31": {
                "bit": 31,
                "description": "GPT0 Module Stop"
              }
            }
          }
        },
        "POEG": {
          "instances": [
            {
              "name": "POEG",
              "base": "0x4008A000"
            }
          ],
          "registers": {
            "POEGGA": {
              "offset": "0x00",
              "size": 32,
              "description": "POEG Group A Setting Register"
            },
            "POEGGB": {
              "offset": "0x100",
              "size": 32,
              "description": "POEG Group B Setting Register"
            },
            "POEGGC": {
              "offset": "0x200",
              "size": 32,
              "description": "POEG Group C Setting Register"
            },
            "POEGGD": {
              "offset": "0x300",
              "size": 32,
              "description": "POEG Group D Setting Register"
            }
          },
          "bits": {
            "POEGGA": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator 0 disable requests disabled"
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator 1 disable requests disabled"
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator 2 disable requests disabled"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGB": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator 0 disable requests disabled"
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator 1 disable requests disabled"
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator 2 disable requests disabled"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGC": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator 0 disable requests disabled"
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator 1 disable requests disabled"
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator 2 disable requests disabled"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            },
            "POEGGD": {
              "PIDF": {
                "bit": 0,
                "description": "Port Input Detection Flag"
              },
              "IOCF": {
                "bit": 1,
                "description": "Detection Flag for GPT Output-Disable Request"
              },
              "OSTPF": {
                "bit": 2,
                "description": "Oscillation Stop Detection Flag"
              },
              "SSF": {
                "bit": 3,
                "description": "Software Stop Flag"
              },
              "PIDE": {
                "bit": 4,
                "description": "Port Input Detection Enable"
              },
              "IOCE": {
                "bit": 5,
                "description": "Enable for GPT Output-Disable Request"
              },
              "OSTPE": {
                "bit": 6,
                "description": "Oscillation Stop Detection Enable"
              },
              "CDRE0": {
                "bit": 8,
                "description": "Comparator 0 disable requests disabled"
              },
              "CDRE1": {
                "bit": 9,
                "description": "Comparator 1 disable requests disabled"
              },
              "CDRE2": {
                "bit": 10,
                "description": "Comparator 2 disable requests disabled"
              },
              "ST": {
                "bit": 16,
                "description": "GTETRGn Input Status Flag"
              },
              "INV": {
                "bit": 28,
                "description": "GTETRGn Input Reverse"
              },
              "NFEN": {
                "bit": 29,
                "description": "Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "Noise Filter Clock Select",
                "width": 2
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CANFD_B",
              "base": "0x400B0000"
            }
          ],
          "registers": {
            "CFDC0NCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "Channel 0 Nominal Bitrate Configuration Register"
            },
            "CFDC0CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Channel 0 Control Register"
            },
            "CFDC0STS": {
              "offset": "0x08",
              "size": 32,
              "description": "Channel 0 Status Register"
            },
            "CFDC0ERFL": {
              "offset": "0x0C",
              "size": 32,
              "description": "Channel 0 Error Flag Register"
            },
            "CFDGCFG": {
              "offset": "0x14",
              "size": 32,
              "description": "Global Configuration Register"
            },
            "CFDGCTR": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Control Register"
            },
            "CFDGSTS": {
              "offset": "0x1C",
              "size": 32,
              "description": "Global Status Register"
            },
            "CFDGERFL": {
              "offset": "0x20",
              "size": 32,
              "description": "Global Error Flag Register"
            },
            "CFDGTSC": {
              "offset": "0x24",
              "size": 32,
              "description": "Global Timestamp Counter Register"
            },
            "CFDGAFLECTR": {
              "offset": "0x28",
              "size": 32,
              "description": "Global Acceptance Filter List Entry Control Register"
            },
            "CFDGAFLCFG": {
              "offset": "0x2C",
              "size": 32,
              "description": "Global Acceptance Filter List Configuration Register"
            },
            "CFDRMNB": {
              "offset": "0x30",
              "size": 32,
              "description": "RX Message Buffer Number Register"
            },
            "CFDRMND": {
              "offset": "0x34",
              "size": 32,
              "description": "RX Message Buffer New Data Register"
            },
            "CFDRMIEC": {
              "offset": "0x38",
              "size": 32,
              "description": "RX Message Buffer Interrupt Enable Configuration Register"
            },
            "CFDRFCC%s": {
              "offset": "0x3C",
              "size": 32,
              "description": "RX FIFO Configuration/Control Registers %s"
            },
            "CFDRFSTS%s": {
              "offset": "0x44",
              "size": 32,
              "description": "RX FIFO Status Registers %s"
            },
            "CFDRFPCTR%s": {
              "offset": "0x4C",
              "size": 32,
              "description": "RX FIFO Pointer Control Registers %s"
            },
            "CFDCFCC": {
              "offset": "0x54",
              "size": 32,
              "description": "Common FIFO Configuration/Control Register"
            },
            "CFDCFSTS": {
              "offset": "0x58",
              "size": 32,
              "description": "Common FIFO Status Register"
            },
            "CFDCFPCTR": {
              "offset": "0x5C",
              "size": 32,
              "description": "Common FIFO Pointer Control Register"
            },
            "CFDFESTS": {
              "offset": "0x60",
              "size": 32,
              "description": "FIFO Empty Status Register"
            },
            "CFDFFSTS": {
              "offset": "0x64",
              "size": 32,
              "description": "FIFO Full Status Register"
            },
            "CFDFMSTS": {
              "offset": "0x68",
              "size": 32,
              "description": "FIFO Message Lost Status Register"
            },
            "CFDRFISTS": {
              "offset": "0x6C",
              "size": 32,
              "description": "RX FIFO Interrupt Flag Status Register"
            },
            "CFDTMC%s": {
              "offset": "0x70",
              "size": 8,
              "description": "TX Message Buffer Control Registers %s"
            },
            "CFDTMSTS%s": {
              "offset": "0x74",
              "size": 8,
              "description": "TX Message Buffer Status Registers %s"
            },
            "CFDTMTRSTS": {
              "offset": "0x78",
              "size": 32,
              "description": "TX Message Buffer Transmission Request Status Register"
            },
            "CFDTMTARSTS": {
              "offset": "0x7C",
              "size": 32,
              "description": "TX Message Buffer Transmission Abort Request Status Register"
            },
            "CFDTMTCSTS": {
              "offset": "0x80",
              "size": 32,
              "description": "TX Message Buffer Transmission Completion Status Register"
            },
            "CFDTMTASTS": {
              "offset": "0x84",
              "size": 32,
              "description": "TX Message Buffer Transmission Abort Status Register"
            },
            "CFDTMIEC": {
              "offset": "0x88",
              "size": 32,
              "description": "TX Message Buffer Interrupt Enable Configuration Register"
            },
            "CFDTXQCC": {
              "offset": "0x8C",
              "size": 32,
              "description": "TX Queue Configuration/Control Register"
            },
            "CFDTXQSTS": {
              "offset": "0x90",
              "size": 32,
              "description": "TX Queue Status Register"
            },
            "CFDTXQPCTR": {
              "offset": "0x94",
              "size": 32,
              "description": "TX Queue Pointer Control Register"
            },
            "CFDTHLCC": {
              "offset": "0x98",
              "size": 32,
              "description": "TX History List Configuration/Control Register"
            },
            "CFDTHLSTS": {
              "offset": "0x9C",
              "size": 32,
              "description": "TX History List Status Register"
            },
            "CFDTHLPCTR": {
              "offset": "0xA0",
              "size": 32,
              "description": "TX History List Pointer Control Register"
            },
            "CFDGTINTSTS": {
              "offset": "0xA4",
              "size": 32,
              "description": "Global TX Interrupt Status Register"
            },
            "CFDGTSTCFG": {
              "offset": "0xA8",
              "size": 32,
              "description": "Global Test Configuration Register"
            },
            "CFDGTSTCTR": {
              "offset": "0xAC",
              "size": 32,
              "description": "Global Test Control Register"
            },
            "CFDGFDCFG": {
              "offset": "0xB0",
              "size": 32,
              "description": "Global FD Configuration Register"
            },
            "CFDGLOCKK": {
              "offset": "0xB8",
              "size": 32,
              "description": "Global Lock Key Register"
            },
            "CFDGAFLIGNENT": {
              "offset": "0xC0",
              "size": 32,
              "description": "Global AFL Ignore Entry Register"
            },
            "CFDGAFLIGNCTR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Global AFL Ignore Control Register"
            },
            "CFDCDTCT": {
              "offset": "0xC8",
              "size": 32,
              "description": "DMA Transfer Control Register"
            },
            "CFDCDTSTS": {
              "offset": "0xCC",
              "size": 32,
              "description": "DMA Transfer Status Register"
            },
            "CFDGRSTC": {
              "offset": "0xD8",
              "size": 32,
              "description": "Global SW reset Register"
            },
            "CFDC0DCFG": {
              "offset": "0x100",
              "size": 32,
              "description": "Channel 0 Data Bitrate Configuration Register"
            },
            "CFDC0FDCFG": {
              "offset": "0x104",
              "size": 32,
              "description": "Channel 0 CANFD Configuration Register"
            },
            "CFDC0FDCTR": {
              "offset": "0x108",
              "size": 32,
              "description": "Channel 0 CANFD Control Register"
            },
            "CFDC0FDSTS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Channel 0 CANFD Status Register"
            },
            "CFDC0FDCRC": {
              "offset": "0x110",
              "size": 32,
              "description": "Channel 0 CANFD CRC Register"
            },
            "CFDGAFLID%s": {
              "offset": "0x120",
              "size": 32,
              "description": "Global Acceptance Filter List ID Registers"
            },
            "CFDGAFLM%s": {
              "offset": "0x124",
              "size": 32,
              "description": "Global Acceptance Filter List Mask Registers"
            },
            "CFDGAFLP0%s": {
              "offset": "0x128",
              "size": 32,
              "description": "Global Acceptance Filter List Pointer 0 Registers"
            },
            "CFDGAFLP1%s": {
              "offset": "0x12C",
              "size": 32,
              "description": "Global Acceptance Filter List Pointer 1 Registers"
            },
            "CFDRPGACC%s": {
              "offset": "0x280",
              "size": 32,
              "description": "RAM Test Page Access Registers %s"
            },
            "CFDRFID%s": {
              "offset": "0x520",
              "size": 32,
              "description": "RX FIFO Access ID Register %s"
            },
            "CFDRFPTR%s": {
              "offset": "0x524",
              "size": 32,
              "description": "RX FIFO Access Pointer Register %s"
            },
            "CFDRFFDSTS%s": {
              "offset": "0x528",
              "size": 32,
              "description": "RX FIFO Access CANFD Status Register %s"
            },
            "CFDRFDF%s_0": {
              "offset": "0x52C",
              "size": 32,
              "description": "RX FIFO Access Data Field 0 Register %s"
            },
            "CFDRFDF%s_1": {
              "offset": "0x530",
              "size": 32,
              "description": "RX FIFO Access Data Field 1 Register %s"
            },
            "CFDRFDF%s_2": {
              "offset": "0x534",
              "size": 32,
              "description": "RX FIFO Access Data Field 2 Register %s"
            },
            "CFDRFDF%s_3": {
              "offset": "0x538",
              "size": 32,
              "description": "RX FIFO Access Data Field 3 Register %s"
            },
            "CFDRFDF%s_4": {
              "offset": "0x53C",
              "size": 32,
              "description": "RX FIFO Access Data Field 4 Register %s"
            },
            "CFDRFDF%s_5": {
              "offset": "0x540",
              "size": 32,
              "description": "RX FIFO Access Data Field 5 Register %s"
            },
            "CFDRFDF%s_6": {
              "offset": "0x544",
              "size": 32,
              "description": "RX FIFO Access Data Field 6 Register %s"
            },
            "CFDRFDF%s_7": {
              "offset": "0x548",
              "size": 32,
              "description": "RX FIFO Access Data Field 7 Register %s"
            },
            "CFDRFDF%s_8": {
              "offset": "0x54C",
              "size": 32,
              "description": "RX FIFO Access Data Field 8 Register %s"
            },
            "CFDRFDF%s_9": {
              "offset": "0x550",
              "size": 32,
              "description": "RX FIFO Access Data Field 9 Register %s"
            },
            "CFDRFDF%s_10": {
              "offset": "0x554",
              "size": 32,
              "description": "RX FIFO Access Data Field 10 Register %s"
            },
            "CFDRFDF%s_11": {
              "offset": "0x558",
              "size": 32,
              "description": "RX FIFO Access Data Field 11 Register %s"
            },
            "CFDRFDF%s_12": {
              "offset": "0x55C",
              "size": 32,
              "description": "RX FIFO Access Data Field 12 Register %s"
            },
            "CFDRFDF%s_13": {
              "offset": "0x560",
              "size": 32,
              "description": "RX FIFO Access Data Field 13 Register %s"
            },
            "CFDRFDF%s_14": {
              "offset": "0x564",
              "size": 32,
              "description": "RX FIFO Access Data Field 14 Register %s"
            },
            "CFDRFDF%s_15": {
              "offset": "0x568",
              "size": 32,
              "description": "RX FIFO Access Data Field 15 Register %s"
            },
            "CFDCFID": {
              "offset": "0x5B8",
              "size": 32,
              "description": "Common FIFO Access ID Register"
            },
            "CFDCFPTR": {
              "offset": "0x5BC",
              "size": 32,
              "description": "Common FIFO Access Pointer Register"
            },
            "CFDCFFDCSTS": {
              "offset": "0x5C0",
              "size": 32,
              "description": "Common FIFO Access CANFD Control/Status Register"
            },
            "CFDCFDF%s": {
              "offset": "0x5C4",
              "size": 32,
              "description": "Common FIFO Access Data Field %s Registers"
            },
            "CFDTMID%s": {
              "offset": "0x604",
              "size": 32,
              "description": "TX Message Buffer ID Registers"
            },
            "CFDTMPTR%s": {
              "offset": "0x608",
              "size": 32,
              "description": "TX Message Buffer Pointer Register"
            },
            "CFDTMFDCTR%s": {
              "offset": "0x60C",
              "size": 32,
              "description": "TX Message Buffer CANFD Control Register"
            },
            "CFDTMDF%s_0": {
              "offset": "0x610",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_1": {
              "offset": "0x614",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_2": {
              "offset": "0x618",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_3": {
              "offset": "0x61C",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_4": {
              "offset": "0x620",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_5": {
              "offset": "0x624",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_6": {
              "offset": "0x628",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_7": {
              "offset": "0x62C",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_8": {
              "offset": "0x630",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_9": {
              "offset": "0x634",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_10": {
              "offset": "0x638",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_11": {
              "offset": "0x63C",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_12": {
              "offset": "0x640",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_13": {
              "offset": "0x644",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_14": {
              "offset": "0x648",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTMDF%s_15": {
              "offset": "0x64C",
              "size": 32,
              "description": "TX Message Buffer Data Field Register"
            },
            "CFDTHLACC0": {
              "offset": "0x740",
              "size": 32,
              "description": "TX History List Access Register 0"
            },
            "CFDTHLACC1": {
              "offset": "0x744",
              "size": 32,
              "description": "TX History List Access Register 1"
            },
            "CFDRMID%s": {
              "offset": "0x1520",
              "size": 32,
              "description": "RX Message Buffer ID Registers"
            },
            "CFDRMPTR%s": {
              "offset": "0x1524",
              "size": 32,
              "description": "RX Message Buffer Pointer Registers"
            },
            "CFDRMFDSTS%s": {
              "offset": "0x1528",
              "size": 32,
              "description": "RX Message Buffer CANFD Status Registers"
            },
            "CFDRMDF%s_0": {
              "offset": "0x152C",
              "size": 32,
              "description": "RX Message Buffer Data Field 0 Registers"
            },
            "CFDRMDF%s_1": {
              "offset": "0x1530",
              "size": 32,
              "description": "RX Message Buffer Data Field 1 Registers"
            },
            "CFDRMDF%s_2": {
              "offset": "0x1534",
              "size": 32,
              "description": "RX Message Buffer Data Field 2 Registers"
            },
            "CFDRMDF%s_3": {
              "offset": "0x1538",
              "size": 32,
              "description": "RX Message Buffer Data Field 3 Registers"
            },
            "CFDRMDF%s_4": {
              "offset": "0x153C",
              "size": 32,
              "description": "RX Message Buffer Data Field 4 Registers"
            },
            "CFDRMDF%s_5": {
              "offset": "0x1540",
              "size": 32,
              "description": "RX Message Buffer Data Field 5 Registers"
            },
            "CFDRMDF%s_6": {
              "offset": "0x1544",
              "size": 32,
              "description": "RX Message Buffer Data Field 6 Registers"
            },
            "CFDRMDF%s_7": {
              "offset": "0x1548",
              "size": 32,
              "description": "RX Message Buffer Data Field 7 Registers"
            },
            "CFDRMDF%s_8": {
              "offset": "0x154C",
              "size": 32,
              "description": "RX Message Buffer Data Field 8 Registers"
            },
            "CFDRMDF%s_9": {
              "offset": "0x1550",
              "size": 32,
              "description": "RX Message Buffer Data Field 9 Registers"
            },
            "CFDRMDF%s_10": {
              "offset": "0x1554",
              "size": 32,
              "description": "RX Message Buffer Data Field 10 Registers"
            },
            "CFDRMDF%s_11": {
              "offset": "0x1558",
              "size": 32,
              "description": "RX Message Buffer Data Field 11 Registers"
            },
            "CFDRMDF%s_12": {
              "offset": "0x155C",
              "size": 32,
              "description": "RX Message Buffer Data Field 12 Registers"
            },
            "CFDRMDF%s_13": {
              "offset": "0x1560",
              "size": 32,
              "description": "RX Message Buffer Data Field 13 Registers"
            },
            "CFDRMDF%s_14": {
              "offset": "0x1564",
              "size": 32,
              "description": "RX Message Buffer Data Field 14 Registers"
            },
            "CFDRMDF%s_15": {
              "offset": "0x1568",
              "size": 32,
              "description": "RX Message Buffer Data Field 15 Registers"
            }
          },
          "bits": {
            "CFDC0NCFG": {
              "NBRP": {
                "bit": 0,
                "description": "Channel Nominal Baud Rate Prescaler",
                "width": 10
              },
              "NSJW": {
                "bit": 10,
                "description": "Resynchronization Jump Width",
                "width": 7
              },
              "NTSEG1": {
                "bit": 17,
                "description": "Timing Segment 1",
                "width": 8
              },
              "NTSEG2": {
                "bit": 25,
                "description": "Timing Segment 2",
                "width": 7
              }
            },
            "CFDC0CTR": {
              "CHMDC": {
                "bit": 0,
                "description": "Channel Mode Control",
                "width": 2
              },
              "CSLPR": {
                "bit": 2,
                "description": "Channel Sleep Request"
              },
              "RTBO": {
                "bit": 3,
                "description": "Return from Bus-Off"
              },
              "BEIE": {
                "bit": 8,
                "description": "Bus Error Interrupt Enable"
              },
              "EWIE": {
                "bit": 9,
                "description": "Error Warning Interrupt Enable"
              },
              "EPIE": {
                "bit": 10,
                "description": "Error Passive Interrupt Enable"
              },
              "BOEIE": {
                "bit": 11,
                "description": "Bus-Off Entry Interrupt Enable"
              },
              "BORIE": {
                "bit": 12,
                "description": "Bus-Off Recovery Interrupt Enable"
              },
              "OLIE": {
                "bit": 13,
                "description": "Overload Interrupt Enable"
              },
              "BLIE": {
                "bit": 14,
                "description": "Bus Lock Interrupt Enable"
              },
              "ALIE": {
                "bit": 15,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "TAIE": {
                "bit": 16,
                "description": "Transmission Abort Interrupt Enable"
              },
              "EOCOIE": {
                "bit": 17,
                "description": "Error Occurrence Counter Overflow Interrupt Enable"
              },
              "SOCOIE": {
                "bit": 18,
                "description": "Successful Occurrence Counter Overflow Interrupt Enable"
              },
              "TDCVFIE": {
                "bit": 19,
                "description": "Transceiver Delay Compensation Violation Interrupt Enable"
              },
              "BOM": {
                "bit": 21,
                "description": "Channel Bus-Off Mode",
                "width": 2
              },
              "ERRD": {
                "bit": 23,
                "description": "Channel Error Display"
              },
              "CTME": {
                "bit": 24,
                "description": "Channel Test Mode Enable"
              },
              "CTMS": {
                "bit": 25,
                "description": "Channel Test Mode Select",
                "width": 2
              },
              "BFT": {
                "bit": 30,
                "description": "Bit Flip Test"
              },
              "ROM": {
                "bit": 31,
                "description": "Restricted Operation Mode"
              }
            },
            "CFDC0STS": {
              "CRSTSTS": {
                "bit": 0,
                "description": "Channel Reset Status"
              },
              "CHLTSTS": {
                "bit": 1,
                "description": "Channel Halt Status"
              },
              "CSLPSTS": {
                "bit": 2,
                "description": "Channel Sleep Status"
              },
              "EPSTS": {
                "bit": 3,
                "description": "Channel Error Passive Status"
              },
              "BOSTS": {
                "bit": 4,
                "description": "Channel Bus-Off Status"
              },
              "TRMSTS": {
                "bit": 5,
                "description": "Channel Transmit Status"
              },
              "RECSTS": {
                "bit": 6,
                "description": "Channel Receive Status"
              },
              "COMSTS": {
                "bit": 7,
                "description": "Channel Communication Status"
              },
              "ESIF": {
                "bit": 8,
                "description": "Error State Indication Flag"
              },
              "REC": {
                "bit": 16,
                "description": "Reception Error Count",
                "width": 8
              },
              "TEC": {
                "bit": 24,
                "description": "Transmission Error Count",
                "width": 8
              }
            },
            "CFDC0ERFL": {
              "BEF": {
                "bit": 0,
                "description": "Bus Error Flag"
              },
              "EWF": {
                "bit": 1,
                "description": "Error Warning Flag"
              },
              "EPF": {
                "bit": 2,
                "description": "Error Passive Flag"
              },
              "BOEF": {
                "bit": 3,
                "description": "Bus-Off Entry Flag"
              },
              "BORF": {
                "bit": 4,
                "description": "Bus-Off Recovery Flag"
              },
              "OVLF": {
                "bit": 5,
                "description": "Overload Flag"
              },
              "BLF": {
                "bit": 6,
                "description": "Bus Lock Flag"
              },
              "ALF": {
                "bit": 7,
                "description": "Arbitration Lost Flag"
              },
              "SERR": {
                "bit": 8,
                "description": "Stuff Error"
              },
              "FERR": {
                "bit": 9,
                "description": "Form Error"
              },
              "AERR": {
                "bit": 10,
                "description": "Acknowledge Error"
              },
              "CERR": {
                "bit": 11,
                "description": "CRC Error"
              },
              "B1ERR": {
                "bit": 12,
                "description": "Bit 1 Error"
              },
              "B0ERR": {
                "bit": 13,
                "description": "Bit 0 Error"
              },
              "ADERR": {
                "bit": 14,
                "description": "Acknowledge Delimiter Error"
              },
              "CRCREG": {
                "bit": 16,
                "description": "CRC Register value",
                "width": 15
              }
            },
            "CFDGCFG": {
              "TPRI": {
                "bit": 0,
                "description": "Transmission Priority"
              },
              "DCE": {
                "bit": 1,
                "description": "DLC Check Enable"
              },
              "DRE": {
                "bit": 2,
                "description": "DLC Replacement Enable"
              },
              "MME": {
                "bit": 3,
                "description": "Mirror Mode Enable"
              },
              "DCS": {
                "bit": 4,
                "description": "Data Link Controller Clock Select"
              },
              "CMPOC": {
                "bit": 5,
                "description": "CANFD Message Payload Overflow Configuration"
              },
              "TSP": {
                "bit": 8,
                "description": "Timestamp Prescaler",
                "width": 4
              },
              "TSSS": {
                "bit": 12,
                "description": "Timestamp Source Select"
              },
              "ITRCP": {
                "bit": 16,
                "description": "Interval Timer Reference Clock Prescaler",
                "width": 16
              }
            },
            "CFDGCTR": {
              "GMDC": {
                "bit": 0,
                "description": "Global Mode Control",
                "width": 2
              },
              "GSLPR": {
                "bit": 2,
                "description": "Global Sleep Request"
              },
              "DEIE": {
                "bit": 8,
                "description": "DLC Check Interrupt Enable"
              },
              "MEIE": {
                "bit": 9,
                "description": "Message Lost Error Interrupt Enable"
              },
              "THLEIE": {
                "bit": 10,
                "description": "TX History List Entry Lost Interrupt Enable"
              },
              "CMPOFIE": {
                "bit": 11,
                "description": "CANFD Message Payload Overflow Flag Interrupt Enable"
              },
              "TSRST": {
                "bit": 16,
                "description": "Timestamp Reset"
              }
            },
            "CFDGSTS": {
              "GRSTSTS": {
                "bit": 0,
                "description": "Global Reset Status"
              },
              "GHLTSTS": {
                "bit": 1,
                "description": "Global Halt Status"
              },
              "GSLPSTS": {
                "bit": 2,
                "description": "Global Sleep Status"
              },
              "GRAMINIT": {
                "bit": 3,
                "description": "Global RAM Initialization"
              }
            },
            "CFDGERFL": {
              "DEF": {
                "bit": 0,
                "description": "DLC Error Flag"
              },
              "MES": {
                "bit": 1,
                "description": "Message Lost Error Status"
              },
              "THLES": {
                "bit": 2,
                "description": "TX History List Entry Lost Error Status"
              },
              "CMPOF": {
                "bit": 3,
                "description": "CANFD Message Payload Overflow Flag"
              },
              "EEF0": {
                "bit": 16,
                "description": "ECC Error Flag"
              }
            },
            "CFDGTSC": {
              "TS": {
                "bit": 0,
                "description": "Timestamp value",
                "width": 16
              }
            },
            "CFDGAFLECTR": {
              "AFLPN": {
                "bit": 0,
                "description": "Acceptance Filter List Page Number"
              },
              "AFLDAE": {
                "bit": 8,
                "description": "Acceptance Filter List Data Access Enable"
              }
            },
            "CFDGAFLCFG": {
              "RNC0": {
                "bit": 16,
                "description": "Rule Number",
                "width": 6
              }
            },
            "CFDRMNB": {
              "NRXMB": {
                "bit": 0,
                "description": "Number of RX Message Buffers",
                "width": 6
              },
              "RMPLS": {
                "bit": 8,
                "description": "Reception Message Buffer Payload Data Size",
                "width": 3
              }
            },
            "CFDRMND": {
              "RMNS": {
                "bit": 0,
                "description": "RX Message Buffer New Data Status",
                "width": 32
              }
            },
            "CFDRMIEC": {
              "RMIEg": {
                "bit": 0,
                "description": "RX Message Buffer Interrupt Enable",
                "width": 32
              }
            },
            "CFDRFCC%s": {
              "RFE": {
                "bit": 0,
                "description": "RX FIFO Enable"
              },
              "RFIE": {
                "bit": 1,
                "description": "RX FIFO Interrupt Enable"
              },
              "RFPLS": {
                "bit": 4,
                "description": "Rx FIFO Payload Data Size Configuration",
                "width": 3
              },
              "RFDC": {
                "bit": 8,
                "description": "RX FIFO Depth Configuration",
                "width": 3
              },
              "RFIM": {
                "bit": 12,
                "description": "RX FIFO Interrupt Mode"
              },
              "RFIGCV": {
                "bit": 13,
                "description": "RX FIFO Interrupt Generation Counter Value",
                "width": 3
              }
            },
            "CFDRFSTS%s": {
              "RFEMP": {
                "bit": 0,
                "description": "RX FIFO Empty"
              },
              "RFFLL": {
                "bit": 1,
                "description": "RX FIFO Full"
              },
              "RFMLT": {
                "bit": 2,
                "description": "RX FIFO Message Lost"
              },
              "RFIF": {
                "bit": 3,
                "description": "RX FIFO Interrupt Flag"
              },
              "RFMC": {
                "bit": 8,
                "description": "RX FIFO Message Count",
                "width": 6
              }
            },
            "CFDRFPCTR%s": {
              "RFPC": {
                "bit": 0,
                "description": "RX FIFO Pointer Control",
                "width": 8
              }
            },
            "CFDCFCC": {
              "CFE": {
                "bit": 0,
                "description": "Common FIFO Enable"
              },
              "CFRXIE": {
                "bit": 1,
                "description": "Common FIFO RX Interrupt Enable"
              },
              "CFTXIE": {
                "bit": 2,
                "description": "Common FIFO TX Interrupt Enable"
              },
              "CFPLS": {
                "bit": 4,
                "description": "Common FIFO Payload Data Size Configuration",
                "width": 3
              },
              "CFM": {
                "bit": 8,
                "description": "Common FIFO Mode"
              },
              "CFITSS": {
                "bit": 10,
                "description": "Common FIFO Interval Timer Source Select"
              },
              "CFITR": {
                "bit": 11,
                "description": "Common FIFO Interval Timer Resolution"
              },
              "CFIM": {
                "bit": 12,
                "description": "Common FIFO Interrupt Mode"
              },
              "CFIGCV": {
                "bit": 13,
                "description": "Common FIFO Interrupt Generation Counter Value",
                "width": 3
              },
              "CFTML": {
                "bit": 16,
                "description": "Common FIFO TX Message Buffer Link",
                "width": 2
              },
              "CFDC": {
                "bit": 21,
                "description": "Common FIFO Depth Configuration",
                "width": 3
              },
              "CFITT": {
                "bit": 24,
                "description": "Common FIFO Interval Transmission Time",
                "width": 8
              }
            },
            "CFDCFSTS": {
              "CFEMP": {
                "bit": 0,
                "description": "Common FIFO Empty"
              },
              "CFFLL": {
                "bit": 1,
                "description": "Common FIFO Full"
              },
              "CFMLT": {
                "bit": 2,
                "description": "Common FIFO Message Lost"
              },
              "CFRXIF": {
                "bit": 3,
                "description": "Common RX FIFO Interrupt Flag"
              },
              "CFTXIF": {
                "bit": 4,
                "description": "Common TX FIFO Interrupt Flag"
              },
              "CFMC": {
                "bit": 8,
                "description": "Common FIFO Message Count",
                "width": 6
              }
            },
            "CFDCFPCTR": {
              "CFPC": {
                "bit": 0,
                "description": "Common FIFO Pointer Control",
                "width": 8
              }
            },
            "CFDFESTS": {
              "RFXEMP": {
                "bit": 0,
                "description": "RX FIFO Empty Status",
                "width": 2
              },
              "CFEMP": {
                "bit": 8,
                "description": "Common FIFO Empty Status"
              }
            },
            "CFDFFSTS": {
              "RFXFLL": {
                "bit": 0,
                "description": "RX FIF0 Full Status",
                "width": 2
              },
              "CFFLL": {
                "bit": 8,
                "description": "Common FIF0 Full Status"
              }
            },
            "CFDFMSTS": {
              "RFXMLT": {
                "bit": 0,
                "description": "RX FIFO Message Lost Status",
                "width": 2
              },
              "CFMLT": {
                "bit": 8,
                "description": "Common FIFO Message Lost Status"
              }
            },
            "CFDRFISTS": {
              "RFXIF": {
                "bit": 0,
                "description": "RX FIFO[x] Interrupt Flag Status",
                "width": 2
              }
            },
            "CFDTMC%s": {
              "TMTR": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Request"
              },
              "TMTAR": {
                "bit": 1,
                "description": "TX Message Buffer Transmission Abort Request"
              },
              "TMOM": {
                "bit": 2,
                "description": "TX Message Buffer One-shot Mode"
              }
            },
            "CFDTMSTS%s": {
              "TMTSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Status"
              },
              "TMTRF": {
                "bit": 1,
                "description": "TX Message Buffer Transmission Result Flag",
                "width": 2
              },
              "TMTRM": {
                "bit": 3,
                "description": "TX Message Buffer Transmission Request Mirrored"
              },
              "TMTARM": {
                "bit": 4,
                "description": "TX Message Buffer Transmission Abort Request Mirrored"
              }
            },
            "CFDTMTRSTS": {
              "CFDTMTRSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Request Status",
                "width": 4
              }
            },
            "CFDTMTARSTS": {
              "CFDTMTARSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Abort Request Status",
                "width": 4
              }
            },
            "CFDTMTCSTS": {
              "CFDTMTCSTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Completion Status",
                "width": 4
              }
            },
            "CFDTMTASTS": {
              "CFDTMTASTS": {
                "bit": 0,
                "description": "TX Message Buffer Transmission Abort Status",
                "width": 4
              }
            },
            "CFDTMIEC": {
              "TMIEg": {
                "bit": 0,
                "description": "TX Message Buffer Interrupt Enable",
                "width": 4
              }
            },
            "CFDTXQCC": {
              "TXQE": {
                "bit": 0,
                "description": "TX Queue Enable"
              },
              "TXQTXIE": {
                "bit": 5,
                "description": "TX Queue TX Interrupt Enable"
              },
              "TXQIM": {
                "bit": 7,
                "description": "TX Queue Interrupt Mode"
              },
              "TXQDC": {
                "bit": 8,
                "description": "TX Queue Depth Configuration",
                "width": 2
              }
            },
            "CFDTXQSTS": {
              "TXQEMP": {
                "bit": 0,
                "description": "TX Queue Empty"
              },
              "TXQFLL": {
                "bit": 1,
                "description": "TX Queue Full"
              },
              "TXQTXIF": {
                "bit": 2,
                "description": "TX Queue TX Interrupt Flag"
              },
              "TXQMC": {
                "bit": 8,
                "description": "TX Queue Message Count",
                "width": 3
              }
            },
            "CFDTXQPCTR": {
              "TXQPC": {
                "bit": 0,
                "description": "TX Queue Pointer Control",
                "width": 8
              }
            },
            "CFDTHLCC": {
              "THLE": {
                "bit": 0,
                "description": "TX History List Enable"
              },
              "THLIE": {
                "bit": 8,
                "description": "TX History List Interrupt Enable"
              },
              "THLIM": {
                "bit": 9,
                "description": "TX History List Interrupt Mode"
              },
              "THLDTE": {
                "bit": 10,
                "description": "TX History List Dedicated TX Enable"
              }
            },
            "CFDTHLSTS": {
              "THLEMP": {
                "bit": 0,
                "description": "TX History List Empty"
              },
              "THLFLL": {
                "bit": 1,
                "description": "TX History List Full"
              },
              "THLELT": {
                "bit": 2,
                "description": "TX History List Entry Lost"
              },
              "THLIF": {
                "bit": 3,
                "description": "TX History List Interrupt Flag"
              },
              "THLMC": {
                "bit": 8,
                "description": "TX History List Message Count",
                "width": 4
              }
            },
            "CFDTHLPCTR": {
              "THLPC": {
                "bit": 0,
                "description": "TX History List Pointer Control",
                "width": 8
              }
            },
            "CFDGTINTSTS": {
              "TSIF0": {
                "bit": 0,
                "description": "TX Successful Interrupt Flag"
              },
              "TAI0": {
                "bit": 1,
                "description": "TX Abort Interrupt Flag"
              },
              "TQIF0": {
                "bit": 2,
                "description": "TX Queue Interrupt Flag"
              },
              "CFTIF0": {
                "bit": 3,
                "description": "COM FIFO TX Mode Interrupt Flag"
              },
              "THIF0": {
                "bit": 4,
                "description": "TX History List Interrupt"
              }
            },
            "CFDGTSTCFG": {
              "RTMPS": {
                "bit": 16,
                "description": "RAM Test Mode Page Select",
                "width": 4
              }
            },
            "CFDGTSTCTR": {
              "RTME": {
                "bit": 2,
                "description": "RAM Test Mode Enable"
              }
            },
            "CFDGFDCFG": {
              "RPED": {
                "bit": 0,
                "description": "RES Bit Protocol Exception Disable"
              },
              "TSCCFG": {
                "bit": 8,
                "description": "Timestamp Capture Configuration",
                "width": 2
              }
            },
            "CFDGLOCKK": {
              "LOCK": {
                "bit": 0,
                "description": "Lock Key",
                "width": 16
              }
            },
            "CFDGAFLIGNENT": {
              "IRN": {
                "bit": 0,
                "description": "Ignore Rule Number",
                "width": 5
              }
            },
            "CFDGAFLIGNCTR": {
              "IREN": {
                "bit": 0,
                "description": "Ignore Rule Enable"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "CFDCDTCT": {
              "RFDMAE0": {
                "bit": 0,
                "description": "DMA Transfer Enable for RXFIFO 0"
              },
              "RFDMAE1": {
                "bit": 1,
                "description": "DMA Transfer Enable for RXFIFO 1"
              },
              "CFDMAE": {
                "bit": 8,
                "description": "DMA Transfer Enable for Common FIFO 0"
              }
            },
            "CFDCDTSTS": {
              "RFDMASTS0": {
                "bit": 0,
                "description": "DMA Transfer Status for RX FIFO 0"
              },
              "RFDMASTS1": {
                "bit": 1,
                "description": "DMA Transfer Status for RX FIFO 1"
              },
              "CFDMASTS": {
                "bit": 8,
                "description": "DMA Transfer Status only for Common FIFO"
              }
            },
            "CFDGRSTC": {
              "SRST": {
                "bit": 0,
                "description": "SW Reset"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "CFDC0DCFG": {
              "DBRP": {
                "bit": 0,
                "description": "Channel Data Baud Rate Prescaler",
                "width": 8
              },
              "DTSEG1": {
                "bit": 8,
                "description": "Timing Segment 1",
                "width": 5
              },
              "DTSEG2": {
                "bit": 16,
                "description": "Timing Segment 2",
                "width": 4
              },
              "DSJW": {
                "bit": 24,
                "description": "Resynchronization Jump Width",
                "width": 4
              }
            },
            "CFDC0FDCFG": {
              "EOCCFG": {
                "bit": 0,
                "description": "Error Occurrence Counter Configuration",
                "width": 3
              },
              "TDCOC": {
                "bit": 8,
                "description": "Transceiver Delay Compensation Offset Configuration"
              },
              "TDCE": {
                "bit": 9,
                "description": "Transceiver Delay Compensation Enable"
              },
              "ESIC": {
                "bit": 10,
                "description": "Error State Indication Configuration"
              },
              "TDCO": {
                "bit": 16,
                "description": "Transceiver Delay Compensation Offset",
                "width": 8
              },
              "FDOE": {
                "bit": 28,
                "description": "FD-Only Enable"
              },
              "REFE": {
                "bit": 29,
                "description": "RX Edge Filter Enable"
              },
              "CLOE": {
                "bit": 30,
                "description": "Classical CAN Enable"
              }
            },
            "CFDC0FDCTR": {
              "EOCCLR": {
                "bit": 0,
                "description": "Error Occurrence Counter Clear"
              },
              "SOCCLR": {
                "bit": 1,
                "description": "Successful Occurrence Counter Clear"
              }
            },
            "CFDC0FDSTS": {
              "TDCR": {
                "bit": 0,
                "description": "Transceiver Delay Compensation Result",
                "width": 8
              },
              "EOCO": {
                "bit": 8,
                "description": "Error Occurrence Counter Overflow"
              },
              "SOCO": {
                "bit": 9,
                "description": "Successful Occurrence Counter Overflow"
              },
              "TDCVF": {
                "bit": 15,
                "description": "Transceiver Delay Compensation Violation Flag"
              },
              "EOC": {
                "bit": 16,
                "description": "Error Occurrence Counter",
                "width": 8
              },
              "SOC": {
                "bit": 24,
                "description": "Successful occurrence counter",
                "width": 8
              }
            },
            "CFDC0FDCRC": {
              "CRCREG": {
                "bit": 0,
                "description": "CRC Register value",
                "width": 21
              },
              "SCNT": {
                "bit": 24,
                "description": "Stuff bit count",
                "width": 4
              }
            },
            "CFDGAFLID%s": {
              "GAFLID": {
                "bit": 0,
                "description": "Global Acceptance Filter List Entry ID Field",
                "width": 29
              },
              "GAFLLB": {
                "bit": 29,
                "description": "Global Acceptance Filter List Entry Loopback Configuration"
              },
              "GAFLRTR": {
                "bit": 30,
                "description": "Global Acceptance Filter List Entry RTR Field"
              },
              "GAFLIDE": {
                "bit": 31,
                "description": "Global Acceptance Filter List Entry IDE Field"
              }
            },
            "CFDGAFLM%s": {
              "GAFLIDM": {
                "bit": 0,
                "description": "Global Acceptance Filter List ID Mask Field",
                "width": 29
              },
              "GAFLIFL1": {
                "bit": 29,
                "description": "Global Acceptance Filter List Information Label 1"
              },
              "GAFLRTRM": {
                "bit": 30,
                "description": "Global Acceptance Filter List Entry RTR Mask"
              },
              "GAFLIDEM": {
                "bit": 31,
                "description": "Global Acceptance Filter List IDE Mask"
              }
            },
            "CFDGAFLP0%s": {
              "GAFLDLC": {
                "bit": 0,
                "description": "Global Acceptance Filter List DLC Field",
                "width": 4
              },
              "GAFLIFL0": {
                "bit": 7,
                "description": "Global Acceptance Filter List Information Label 0"
              },
              "GAFLRMDP": {
                "bit": 8,
                "description": "Global Acceptance Filter List RX Message Buffer Direction Pointer",
                "width": 5
              },
              "GAFLRMV": {
                "bit": 15,
                "description": "Global Acceptance Filter List RX Message Buffer Valid"
              },
              "GAFLPTR": {
                "bit": 16,
                "description": "Global Acceptance Filter List Pointer",
                "width": 16
              }
            },
            "CFDGAFLP1%s": {
              "GAFLFDP0": {
                "bit": 0,
                "description": "Global Acceptance Filter List FIFO Direction Pointer"
              },
              "GAFLFDP1": {
                "bit": 1,
                "description": "Global Acceptance Filter List FIFO Direction Pointer"
              },
              "GAFLFDP8": {
                "bit": 8,
                "description": "Global Acceptance Filter List FIFO Direction Pointer"
              }
            },
            "CFDRPGACC%s": {
              "RDTA": {
                "bit": 0,
                "description": "RAM Data Test Access",
                "width": 32
              }
            },
            "CFDRFID%s": {
              "RFID": {
                "bit": 0,
                "description": "RX FIFO Buffer ID Field",
                "width": 29
              },
              "RFRTR": {
                "bit": 30,
                "description": "RX FIFO Buffer RTR bit"
              },
              "RFIDE": {
                "bit": 31,
                "description": "RX FIFO Buffer IDE bit"
              }
            },
            "CFDRFPTR%s": {
              "RFTS": {
                "bit": 0,
                "description": "RX FIFO Timestamp Value",
                "width": 16
              },
              "RFDLC": {
                "bit": 28,
                "description": "RX FIFO Buffer DLC Field",
                "width": 4
              }
            },
            "CFDRFFDSTS%s": {
              "RFESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "RFBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "RFFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "RFIFL": {
                "bit": 8,
                "description": "RX FIFO Buffer Information Label Field",
                "width": 2
              },
              "CFDRFPTR": {
                "bit": 16,
                "description": "RX FIFO Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDRFDF%s_0": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_1": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_2": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_3": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_4": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_5": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_6": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_7": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_8": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_9": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_10": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_11": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_12": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_13": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_14": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRFDF%s_15": {
              "RFDB_LL": {
                "bit": 0,
                "description": "RX FIFO Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RFDB_LH": {
                "bit": 8,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RFDB_HL": {
                "bit": 16,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RFDB_HH": {
                "bit": 24,
                "description": "RX FIFO Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDCFID": {
              "CFID": {
                "bit": 0,
                "description": "Common FIFO Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "THL Entry enable"
              },
              "CFRTR": {
                "bit": 30,
                "description": "Common FIFO Buffer RTR Bit"
              },
              "CFIDE": {
                "bit": 31,
                "description": "Common FIFO Buffer IDE Bit"
              }
            },
            "CFDCFPTR": {
              "CFTS": {
                "bit": 0,
                "description": "Common FIFO Timestamp Value",
                "width": 16
              },
              "CFDLC": {
                "bit": 28,
                "description": "Common FIFO Buffer DLC Field",
                "width": 4
              }
            },
            "CFDCFFDCSTS": {
              "CFESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "CFBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "CFFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "CFIFL": {
                "bit": 8,
                "description": "COMMON FIFO Buffer Information Label Field",
                "width": 2
              },
              "CFPTR": {
                "bit": 16,
                "description": "Common FIFO Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDCFDF%s": {
              "CFDB_LL": {
                "bit": 0,
                "description": "Common FIFO Buffer Data Bytes (p \u00d7 4)",
                "width": 8
              },
              "CFDB_LH": {
                "bit": 8,
                "description": "Common FIFO Buffer Data Bytes ((p \u00d7 4) + 1)",
                "width": 8
              },
              "CFDB_HL": {
                "bit": 16,
                "description": "Common FIFO Buffer Data Bytes ((p \u00d7 4) + 2)",
                "width": 8
              },
              "CFDB_HH": {
                "bit": 24,
                "description": "Common FIFO Buffer Data Bytes ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMID%s": {
              "TMID": {
                "bit": 0,
                "description": "TX Message Buffer ID Field",
                "width": 29
              },
              "THLEN": {
                "bit": 29,
                "description": "Tx History List Entry"
              },
              "TMRTR": {
                "bit": 30,
                "description": "TX Message Buffer RTR bit"
              },
              "TMIDE": {
                "bit": 31,
                "description": "TX Message Buffer IDE bit"
              }
            },
            "CFDTMPTR%s": {
              "TMDLC": {
                "bit": 28,
                "description": "TX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDTMFDCTR%s": {
              "TMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "TMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "TMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "TMIFL": {
                "bit": 8,
                "description": "TX Message Buffer Information Label Field",
                "width": 2
              },
              "TMPTR": {
                "bit": 16,
                "description": "TX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDTMDF%s_0": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_1": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_2": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_3": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_4": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_5": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_6": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_7": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_8": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_9": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_10": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_11": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_12": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_13": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_14": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTMDF%s_15": {
              "TMDB_LL": {
                "bit": 0,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4)",
                "width": 8
              },
              "TMDB_LH": {
                "bit": 8,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "TMDB_HL": {
                "bit": 16,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "TMDB_HH": {
                "bit": 24,
                "description": "TX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDTHLACC0": {
              "BT": {
                "bit": 0,
                "description": "Buffer Type",
                "width": 3
              },
              "BN": {
                "bit": 3,
                "description": "Buffer Number",
                "width": 2
              },
              "TMTS": {
                "bit": 16,
                "description": "Transmit Timestamp",
                "width": 16
              }
            },
            "CFDTHLACC1": {
              "TID": {
                "bit": 0,
                "description": "Transmit ID",
                "width": 16
              },
              "TIFL": {
                "bit": 16,
                "description": "Transmit Information Label",
                "width": 2
              }
            },
            "CFDRMID%s": {
              "RMID": {
                "bit": 0,
                "description": "RX Message Buffer ID Field",
                "width": 29
              },
              "RMRTR": {
                "bit": 30,
                "description": "RX Message Buffer RTR Bit"
              },
              "RMIDE": {
                "bit": 31,
                "description": "RX Message Buffer IDE Bit"
              }
            },
            "CFDRMPTR%s": {
              "RMTS": {
                "bit": 0,
                "description": "RX Message Buffer Timestamp Field",
                "width": 16
              },
              "RMDLC": {
                "bit": 28,
                "description": "RX Message Buffer DLC Field",
                "width": 4
              }
            },
            "CFDRMFDSTS%s": {
              "RMESI": {
                "bit": 0,
                "description": "Error State Indicator bit"
              },
              "RMBRS": {
                "bit": 1,
                "description": "Bit Rate Switch bit"
              },
              "RMFDF": {
                "bit": 2,
                "description": "CAN FD Format bit"
              },
              "RMIFL": {
                "bit": 8,
                "description": "RX Message Buffer Information Label Field",
                "width": 2
              },
              "RMPTR": {
                "bit": 16,
                "description": "RX Message Buffer Pointer Field",
                "width": 16
              }
            },
            "CFDRMDF%s_0": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_1": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_2": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_3": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_4": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_5": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_6": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_7": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_8": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_9": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_10": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_11": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_12": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_13": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_14": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            },
            "CFDRMDF%s_15": {
              "RMDB_LL": {
                "bit": 0,
                "description": "RX Message Buffer Data Byte (p \u00d7 4)",
                "width": 8
              },
              "RMDB_LH": {
                "bit": 8,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 1)",
                "width": 8
              },
              "RMDB_HL": {
                "bit": 16,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 2)",
                "width": 8
              },
              "RMDB_HH": {
                "bit": 24,
                "description": "RX Message Buffer Data Byte ((p \u00d7 4) + 3)",
                "width": 8
              }
            }
          }
        },
        "PSCU": {
          "instances": [
            {
              "name": "PSCU",
              "base": "0x400E0000"
            }
          ],
          "registers": {
            "PSARB": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral Security Attribution Register B"
            },
            "PSARC": {
              "offset": "0x08",
              "size": 32,
              "description": "Peripheral Security Attribution Register C"
            },
            "PSARD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Peripheral Security Attribution Register D"
            },
            "PSARE": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Security Attribution Register E"
            },
            "MSSAR": {
              "offset": "0x14",
              "size": 32,
              "description": "Module Stop Security Attribution Register"
            },
            "CFSAMONA": {
              "offset": "0x18",
              "size": 32,
              "description": "Code Flash Security Attribution Register A"
            },
            "CFSAMONB": {
              "offset": "0x1C",
              "size": 32,
              "description": "Code Flash Security Attribution Register B"
            },
            "DFSAMON": {
              "offset": "0x20",
              "size": 32,
              "description": "Data Flash Security Attribution Register"
            },
            "SSAMONA": {
              "offset": "0x24",
              "size": 32,
              "description": "SRAM Security Attribution Register A"
            },
            "SSAMONB": {
              "offset": "0x28",
              "size": 32,
              "description": "SRAM Security Attribution Register B"
            }
          },
          "bits": {
            "PSARB": {
              "PSARB4": {
                "bit": 4,
                "description": "I3C and the MSTPCRB.MSTPB4 bit security attribution"
              },
              "PSARB18": {
                "bit": 18,
                "description": "SPI1 and the MSTPCRB.MSTPB18 bit security attribution"
              },
              "PSARB19": {
                "bit": 19,
                "description": "SPI0 and the MSTPCRB.MSTPB19 bit security attribution"
              },
              "PSARB22": {
                "bit": 22,
                "description": "SCI9 and the MSTPCRB.MSTPB22 bit security attribution"
              },
              "PSARB31": {
                "bit": 31,
                "description": "SCI0 and the MSTPCRB.MSTPB31 bit security attribution"
              }
            },
            "PSARC": {
              "PSARC0": {
                "bit": 0,
                "description": "CAC and the MSTPCRC.MSTPC0 bit security attribution"
              },
              "PSARC1": {
                "bit": 1,
                "description": "CRC and the MSTPCRC.MSTPC1 bit security attribution"
              },
              "PSARC13": {
                "bit": 13,
                "description": "DOC and the MSTPCRC.MSTPC13 bit security attribution"
              },
              "PSARC20": {
                "bit": 20,
                "description": "TFU and the MSTPCRC.MSTPC20 bit security attribution"
              },
              "PSARC27": {
                "bit": 27,
                "description": "CANFD0 and the MSTPCRC.MSTPC27 bit security attribution"
              },
              "PSARC28": {
                "bit": 28,
                "description": "TRNG and the MSTPCRC.MSTPC28 bit security attribution"
              }
            },
            "PSARD": {
              "PSARD2": {
                "bit": 2,
                "description": "AGT1 and the MSTPCRD.MSTPD2 bit security attribution"
              },
              "PSARD3": {
                "bit": 3,
                "description": "AGT0 and the MSTPCRD.MSTPD3 bit security attribution"
              },
              "PSARD11": {
                "bit": 11,
                "description": "POEG Group D and the MSTPCRD.MSTPD11 bit security attribution"
              },
              "PSARD12": {
                "bit": 12,
                "description": "POEG Group C and the MSTPCRD.MSTPD12 bit security attribution"
              },
              "PSARD13": {
                "bit": 13,
                "description": "POEG Group B and the MSTPCRD.MSTPD13 bit security attribution"
              },
              "PSARD14": {
                "bit": 14,
                "description": "POEG Group A and the MSTPCRD.MSTPD14 bit security attribution"
              },
              "PSARD16": {
                "bit": 16,
                "description": "ADC120 and the MSTPCRD.MSTPD16 bit security attribution"
              },
              "PSARD20": {
                "bit": 20,
                "description": "DAC12 and the MSTPCRD.MSTPD20 bit security attribution"
              },
              "PSARD22": {
                "bit": 22,
                "description": "TSN and the MSTPCRD.MSTPD22 bit security attribution"
              },
              "PSARD26": {
                "bit": 26,
                "description": "ACMPHS2 and the MSTPCRD.MSTPD26 bit security attribution"
              },
              "PSARD27": {
                "bit": 27,
                "description": "ACMPHS1 and the MSTPCRD.MSTPD27 bit security attribution"
              },
              "PSARD28": {
                "bit": 28,
                "description": "ACMPHS0 and the MSTPCRD.MSTPD28 bit security attribution"
              }
            },
            "PSARE": {
              "PSARE0": {
                "bit": 0,
                "description": "WDT security attribution"
              },
              "PSARE1": {
                "bit": 1,
                "description": "IWDT security attribution"
              },
              "PSARE26": {
                "bit": 26,
                "description": "GPT5 and the MSTPCRE.MSTPE26 bit security attribution"
              },
              "PSARE27": {
                "bit": 27,
                "description": "GPT4 and the MSTPCRE.MSTPE27 bit security attribution"
              },
              "PSARE28": {
                "bit": 28,
                "description": "GPT3 and the MSTPCRE.MSTPE28 bit security attribution"
              },
              "PSARE29": {
                "bit": 29,
                "description": "GPT2 and the MSTPCRE.MSTPE29 bit security attribution"
              },
              "PSARE30": {
                "bit": 30,
                "description": "GPT1 and the MSTPCRE.MSTPE30 bit security attribution"
              },
              "PSARE31": {
                "bit": 31,
                "description": "GPT0, GPT_OPS and the MSTPCRE.MSTPE31 bit security attribution"
              }
            },
            "MSSAR": {
              "MSSAR0": {
                "bit": 0,
                "description": "The MSTPCRC.MSTPC14 bit security attribution"
              },
              "MSSAR1": {
                "bit": 1,
                "description": "The MSTPCRA.MSTPA22 bit security attribution"
              },
              "MSSAR3": {
                "bit": 3,
                "description": "The MSTPCRA.MSTPA0 bit security attribution"
              }
            },
            "CFSAMONA": {
              "CFS2": {
                "bit": 15,
                "description": "Code Flash Secure area 2",
                "width": 9
              }
            },
            "CFSAMONB": {
              "CFS1": {
                "bit": 10,
                "description": "Code Flash Secure area 1",
                "width": 14
              }
            },
            "DFSAMON": {
              "DFS": {
                "bit": 10,
                "description": "Data flash Secure area",
                "width": 6
              }
            },
            "SSAMONA": {
              "SS2": {
                "bit": 13,
                "description": "SRAM Secure area 2",
                "width": 8
              }
            },
            "SSAMONB": {
              "SS1": {
                "bit": 10,
                "description": "SRAM secure area 1",
                "width": 11
              }
            }
          }
        },
        "AGTW0": {
          "instances": [
            {
              "name": "AGTW0",
              "base": "0x400E8000"
            }
          ],
          "registers": {
            "AGT": {
              "offset": "0x00",
              "size": 32,
              "description": "AGT Counter Register"
            },
            "AGTCMA": {
              "offset": "0x04",
              "size": 32,
              "description": "AGT CounterCompare Match A Register"
            },
            "AGTCMB": {
              "offset": "0x08",
              "size": 32,
              "description": "AGT CounterCompare Match B Register"
            },
            "AGTCR": {
              "offset": "0x0C",
              "size": 8,
              "description": "AGT Control Register"
            },
            "AGTMR1": {
              "offset": "0x0D",
              "size": 8,
              "description": "AGT Mode Register 1"
            },
            "AGTMR2": {
              "offset": "0x0E",
              "size": 8,
              "description": "AGT Mode Register 2"
            },
            "AGTIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "AGT I/O Control Register"
            },
            "AGTISR": {
              "offset": "0x11",
              "size": 8,
              "description": "AGT Event Pin Select Register"
            },
            "AGTCMSR": {
              "offset": "0x12",
              "size": 8,
              "description": "AGT Compare Match Function Select Register"
            },
            "AGTIOSEL": {
              "offset": "0x13",
              "size": 8,
              "description": "AGT Pin Select Register"
            }
          },
          "bits": {
            "AGTCR": {
              "TSTART": {
                "bit": 0,
                "description": "AGT Count Start"
              },
              "TCSTF": {
                "bit": 1,
                "description": "AGT Count Status Flag"
              },
              "TSTOP": {
                "bit": 2,
                "description": "AGT Count Forced Stop"
              },
              "TEDGF": {
                "bit": 4,
                "description": "Active Edge Judgment Flag"
              },
              "TUNDF": {
                "bit": 5,
                "description": "Underflow Flag"
              },
              "TCMAF": {
                "bit": 6,
                "description": "Compare Match A Flag"
              },
              "TCMBF": {
                "bit": 7,
                "description": "Compare Match B Flag"
              }
            },
            "AGTMR1": {
              "TMOD": {
                "bit": 0,
                "description": "Operating Mode",
                "width": 3
              },
              "TEDGPL": {
                "bit": 3,
                "description": "Edge Polarity"
              },
              "TCK": {
                "bit": 4,
                "description": "Count Source",
                "width": 3
              }
            },
            "AGTMR2": {
              "CKS": {
                "bit": 0,
                "description": "AGTLCLK or AGTSCLK Count Source Clock Frequency Division Ratio",
                "width": 3
              },
              "LPM": {
                "bit": 7,
                "description": "Low Power Mode"
              }
            },
            "AGTIOC": {
              "TEDGSEL": {
                "bit": 0,
                "description": "I/O Polarity Switch"
              },
              "TOE": {
                "bit": 2,
                "description": "AGTOn pin Output Enable"
              },
              "TIPF": {
                "bit": 4,
                "description": "Input Filter",
                "width": 2
              },
              "TIOGT": {
                "bit": 6,
                "description": "Count Control",
                "width": 2
              }
            },
            "AGTISR": {
              "EEPS": {
                "bit": 2,
                "description": "AGTEEn Polarity Selection"
              }
            },
            "AGTCMSR": {
              "TCMEA": {
                "bit": 0,
                "description": "AGT Compare Match A Register Enable"
              },
              "TOEA": {
                "bit": 1,
                "description": "AGTOAn Pin Output Enable"
              },
              "TOPOLA": {
                "bit": 2,
                "description": "AGTOAn Pin Polarity Select"
              },
              "TCMEB": {
                "bit": 4,
                "description": "AGT Compare Match B Register Enable"
              },
              "TOEB": {
                "bit": 5,
                "description": "AGTOBn Pin Output Enable"
              },
              "TOPOLB": {
                "bit": 6,
                "description": "AGTOBn Pin Polarity Select"
              }
            },
            "AGTIOSEL": {
              "SEL": {
                "bit": 0,
                "description": "AGTIOn Pin Select",
                "width": 2
              },
              "TIES": {
                "bit": 4,
                "description": "AGTIOn Pin Input Enable"
              }
            }
          }
        },
        "AGTW1": {
          "instances": [
            {
              "name": "AGTW1",
              "base": "0x400E8100"
            }
          ],
          "registers": {}
        },
        "TSN": {
          "instances": [
            {
              "name": "TSN",
              "base": "0x400F3000"
            }
          ],
          "registers": {
            "TSCR": {
              "offset": "0x00",
              "size": 8,
              "description": "Temperature Sensor Control Register"
            }
          },
          "bits": {
            "TSCR": {
              "TSOE": {
                "bit": 4,
                "description": "Temperature Sensor Output Enable"
              },
              "TSEN": {
                "bit": 7,
                "description": "Temperature Sensor Enable"
              }
            }
          }
        },
        "ACMPHS0": {
          "instances": [
            {
              "name": "ACMPHS0",
              "base": "0x400F4000"
            }
          ],
          "registers": {
            "CMPCTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Comparator Control Register"
            },
            "CMPSEL0": {
              "offset": "0x04",
              "size": 8,
              "description": "Comparator Input Select Register"
            },
            "CMPSEL1": {
              "offset": "0x08",
              "size": 8,
              "description": "Comparator Reference Voltage Select Register"
            },
            "CMPMON": {
              "offset": "0x0C",
              "size": 8,
              "description": "Comparator Output Monitor Register"
            },
            "CPIOC": {
              "offset": "0x10",
              "size": 8,
              "description": "Comparator Output Control Register"
            }
          },
          "bits": {
            "CMPCTL": {
              "CINV": {
                "bit": 0,
                "description": "Comparator Output Polarity Selection"
              },
              "COE": {
                "bit": 1,
                "description": "Comparator Output Enable"
              },
              "CSTEN": {
                "bit": 2,
                "description": "Interrupt Select"
              },
              "CEG": {
                "bit": 3,
                "description": "Selection of Valid Edge (Edge Selector)",
                "width": 2
              },
              "CDFS": {
                "bit": 5,
                "description": "Noise Filter Selection",
                "width": 2
              },
              "HCMPON": {
                "bit": 7,
                "description": "Comparator Operation Control"
              }
            },
            "CMPSEL0": {
              "CMPSEL": {
                "bit": 0,
                "description": "Comparator Input Selection",
                "width": 4
              }
            },
            "CMPSEL1": {
              "CRVS": {
                "bit": 0,
                "description": "Reference Voltage Selection",
                "width": 4
              }
            },
            "CMPMON": {
              "CMPMON": {
                "bit": 0,
                "description": "Comparator Output Monitor"
              }
            },
            "CPIOC": {
              "CPOE": {
                "bit": 0,
                "description": "Comparator Output Selection"
              },
              "VREFEN": {
                "bit": 7,
                "description": "VREFEN Internal Vref Enable"
              }
            }
          }
        },
        "ACMPHS1": {
          "instances": [
            {
              "name": "ACMPHS1",
              "base": "0x400F4100"
            }
          ],
          "registers": {}
        },
        "ACMPHS2": {
          "instances": [
            {
              "name": "ACMPHS2",
              "base": "0x400F4200"
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40108000"
            }
          ],
          "registers": {
            "CRCCR0": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register 0"
            },
            "CRCDIR": {
              "offset": "0x04",
              "size": 32,
              "description": "CRC Data Input Register"
            },
            "CRCDIR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "CRC Data Input Register"
            },
            "CRCDOR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_HA": {
              "offset": "0x08",
              "size": 16,
              "description": "CRC Data Output Register"
            },
            "CRCDOR_BY": {
              "offset": "0x08",
              "size": 8,
              "description": "CRC Data Output Register"
            }
          },
          "bits": {
            "CRCCR0": {
              "GPS": {
                "bit": 0,
                "description": "CRC Generating Polynomial Switching",
                "width": 3
              },
              "LMS": {
                "bit": 6,
                "description": "CRC Calculation Switching"
              },
              "DORCLR": {
                "bit": 7,
                "description": "CRCDOR/CRCDOR_HA/CRCDOR_BY Register Clear"
              }
            }
          }
        },
        "DOC": {
          "instances": [
            {
              "name": "DOC",
              "base": "0x40109000"
            }
          ],
          "registers": {
            "DOCR": {
              "offset": "0x00",
              "size": 8,
              "description": "DOC Control Register"
            },
            "DODIR": {
              "offset": "0x02",
              "size": 16,
              "description": "DOC Data Input Register"
            },
            "DODSR": {
              "offset": "0x04",
              "size": 16,
              "description": "DOC Data Setting Register"
            }
          },
          "bits": {
            "DOCR": {
              "OMS": {
                "bit": 0,
                "description": "Operating Mode Select",
                "width": 2
              },
              "DCSEL": {
                "bit": 2,
                "description": "Detection Condition Select"
              },
              "DOPCF": {
                "bit": 5,
                "description": "DOC Flag"
              },
              "DOPCFCL": {
                "bit": 6,
                "description": "DOPCF Clear"
              }
            }
          }
        },
        "SCI0": {
          "instances": [
            {
              "name": "SCI0",
              "base": "0x40118000"
            }
          ],
          "registers": {
            "SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SMR_SMCI": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "BRR": {
              "offset": "0x01",
              "size": 8,
              "description": "Bit Rate Register"
            },
            "SCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Non-Smart Card Interface Mode (SCMR.SMIF = 0)"
            },
            "SCR_SMCI": {
              "offset": "0x02",
              "size": 8,
              "description": "Serial Control Register for Smart Card Interface Mode (SCMR.SMIF = 1)"
            },
            "TDR": {
              "offset": "0x03",
              "size": 8,
              "description": "Transmit Data Register"
            },
            "SSR": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and Non-FIFO Mode (SCMR.SMIF = 0, FCR.FM = 0, and MMR.MANEN = 0)"
            },
            "SSR_FIFO": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Non-Smart Card Interface and FIFO Mode (SCMR.SMIF = 0, FCR.FM = 1, and MMR.MANEN = 0)"
            },
            "SSR_MANC": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Manchester Mode (SCMR.SMIF = 0, and MMR.MANEN = 1)"
            },
            "SSR_SMCI": {
              "offset": "0x04",
              "size": 8,
              "description": "Serial Status Register for Smart Card Interface Mode (SCMR.SMIF = 1, and MMR.MANEN = 0)"
            },
            "RDR": {
              "offset": "0x05",
              "size": 8,
              "description": "Receive Data Register"
            },
            "SCMR": {
              "offset": "0x06",
              "size": 8,
              "description": "Smart Card Mode Register"
            },
            "SEMR": {
              "offset": "0x07",
              "size": 8,
              "description": "Serial Extended Mode Register"
            },
            "SNFR": {
              "offset": "0x08",
              "size": 8,
              "description": "Noise Filter Setting Register"
            },
            "SIMR1": {
              "offset": "0x09",
              "size": 8,
              "description": "IIC Mode Register 1"
            },
            "SIMR2": {
              "offset": "0x0A",
              "size": 8,
              "description": "IIC Mode Register 2"
            },
            "SIMR3": {
              "offset": "0x0B",
              "size": 8,
              "description": "IIC Mode Register 3"
            },
            "SISR": {
              "offset": "0x0C",
              "size": 8,
              "description": "IIC Status Register"
            },
            "SPMR": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Mode Register"
            },
            "FTDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit FIFO Data Register"
            },
            "TDRHL": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "TDRHL_MAN": {
              "offset": "0x0E",
              "size": 16,
              "description": "Transmit Data Register for Manchester mode (MMR.MANEN = 1)"
            },
            "FTDRH": {
              "offset": "0x0E",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FTDRL": {
              "offset": "0x0F",
              "size": 8,
              "description": "Transmit FIFO Data Register"
            },
            "FRDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive FIFO Data Register"
            },
            "RDRHL": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Non-Manchester mode (MMR.MANEN = 0)"
            },
            "RDRHL_MAN": {
              "offset": "0x10",
              "size": 16,
              "description": "Receive Data Register for Manchester mode (MMR.MANEN = 1)"
            },
            "FRDRH": {
              "offset": "0x10",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "FRDRL": {
              "offset": "0x11",
              "size": 8,
              "description": "Receive FIFO Data Register"
            },
            "MDDR": {
              "offset": "0x12",
              "size": 8,
              "description": "Modulation Duty Register"
            },
            "DCCR": {
              "offset": "0x13",
              "size": 8,
              "description": "Data Compare Match Control Register"
            },
            "FCR": {
              "offset": "0x14",
              "size": 16,
              "description": "FIFO Control Register"
            },
            "FDR": {
              "offset": "0x16",
              "size": 16,
              "description": "FIFO Data Count Register"
            },
            "LSR": {
              "offset": "0x18",
              "size": 16,
              "description": "Line Status Register"
            },
            "CDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "Compare Match Data Register"
            },
            "SPTR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Port Register"
            },
            "ACTR": {
              "offset": "0x1D",
              "size": 8,
              "description": "Adjustment Communication Timing Register"
            },
            "MMR": {
              "offset": "0x20",
              "size": 8,
              "description": "Manchester Mode Register"
            },
            "TMPR": {
              "offset": "0x22",
              "size": 8,
              "description": "Transmit Manchester Preface Setting Register"
            },
            "RMPR": {
              "offset": "0x23",
              "size": 8,
              "description": "Receive Manchester Preface Setting Register"
            },
            "MESR": {
              "offset": "0x24",
              "size": 8,
              "description": "Manchester Extended Error Status Register"
            },
            "MECR": {
              "offset": "0x25",
              "size": 8,
              "description": "Manchester Extended Error Control Register"
            }
          },
          "bits": {
            "SMR": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "MP": {
                "bit": 2,
                "description": "Multi-Processor Mode"
              },
              "STOP": {
                "bit": 3,
                "description": "Stop Bit Length"
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "CHR": {
                "bit": 6,
                "description": "Character Length"
              },
              "CM": {
                "bit": 7,
                "description": "Communication Mode"
              }
            },
            "SMR_SMCI": {
              "CKS": {
                "bit": 0,
                "description": "Clock Select",
                "width": 2
              },
              "BCP": {
                "bit": 2,
                "description": "Base Clock Pulse",
                "width": 2
              },
              "PM": {
                "bit": 4,
                "description": "Parity Mode"
              },
              "PE": {
                "bit": 5,
                "description": "Parity Enable"
              },
              "BLK": {
                "bit": 6,
                "description": "Block Transfer Mode"
              },
              "GM": {
                "bit": 7,
                "description": "GSM Mode"
              }
            },
            "SCR": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SCR_SMCI": {
              "CKE": {
                "bit": 0,
                "description": "Clock Enable",
                "width": 2
              },
              "TEIE": {
                "bit": 2,
                "description": "Transmit End Interrupt Enable"
              },
              "MPIE": {
                "bit": 3,
                "description": "Multi-Processor Interrupt Enable"
              },
              "RE": {
                "bit": 4,
                "description": "Receive Enable"
              },
              "TE": {
                "bit": 5,
                "description": "Transmit Enable"
              },
              "RIE": {
                "bit": 6,
                "description": "Receive Interrupt Enable"
              },
              "TIE": {
                "bit": 7,
                "description": "Transmit Interrupt Enable"
              }
            },
            "SSR": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_FIFO": {
              "DR": {
                "bit": 0,
                "description": "Receive Data Ready Flag"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              },
              "TDFE": {
                "bit": 7,
                "description": "Transmit FIFO Data Empty Flag"
              }
            },
            "SSR_MANC": {
              "MER": {
                "bit": 0,
                "description": "Manchester Error Flag"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SSR_SMCI": {
              "MPBT": {
                "bit": 0,
                "description": "Multi-Processor Bit Transfer"
              },
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor"
              },
              "TEND": {
                "bit": 2,
                "description": "Transmit End Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "ERS": {
                "bit": 4,
                "description": "Error Signal Status Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDRF": {
                "bit": 6,
                "description": "Receive Data Full Flag"
              },
              "TDRE": {
                "bit": 7,
                "description": "Transmit Data Empty Flag"
              }
            },
            "SCMR": {
              "SMIF": {
                "bit": 0,
                "description": "Smart Card Interface Mode Select"
              },
              "SINV": {
                "bit": 2,
                "description": "Transmitted/Received Data Invert"
              },
              "SDIR": {
                "bit": 3,
                "description": "Transmitted/Received Data Transfer Direction"
              },
              "CHR1": {
                "bit": 4,
                "description": "Character Length 1"
              },
              "BCP2": {
                "bit": 7,
                "description": "Base Clock Pulse 2"
              }
            },
            "SEMR": {
              "PADIS": {
                "bit": 1,
                "description": "Preamble function Disable"
              },
              "BRME": {
                "bit": 2,
                "description": "Bit Rate Modulation Enable"
              },
              "ABCSE": {
                "bit": 3,
                "description": "Asynchronous Mode Extended Base Clock Select 1"
              },
              "ABCS": {
                "bit": 4,
                "description": "Asynchronous Mode Base Clock Select"
              },
              "NFEN": {
                "bit": 5,
                "description": "Digital Noise Filter Function Enable"
              },
              "BGDM": {
                "bit": 6,
                "description": "Baud Rate Generator Double-Speed Mode Select"
              },
              "RXDESEL": {
                "bit": 7,
                "description": "Asynchronous Start Bit Edge Detection Select"
              }
            },
            "SNFR": {
              "NFCS": {
                "bit": 0,
                "description": "Noise Filter Clock Select",
                "width": 3
              }
            },
            "SIMR1": {
              "IICM": {
                "bit": 0,
                "description": "Simple IIC Mode Select"
              },
              "IICDL": {
                "bit": 3,
                "description": "SDAn Delay Output Select",
                "width": 5
              }
            },
            "SIMR2": {
              "IICINTM": {
                "bit": 0,
                "description": "IIC Interrupt Mode Select"
              },
              "IICCSC": {
                "bit": 1,
                "description": "Clock Synchronization"
              },
              "IICACKT": {
                "bit": 5,
                "description": "ACK Transmission Data"
              }
            },
            "SIMR3": {
              "IICSTAREQ": {
                "bit": 0,
                "description": "Start Condition Generation"
              },
              "IICRSTAREQ": {
                "bit": 1,
                "description": "Restart Condition Generation"
              },
              "IICSTPREQ": {
                "bit": 2,
                "description": "Stop Condition Generation"
              },
              "IICSTIF": {
                "bit": 3,
                "description": "Issuing of Start, Restart, or Stop Condition Completed Flag"
              },
              "IICSDAS": {
                "bit": 4,
                "description": "SDAn Output Select",
                "width": 2
              },
              "IICSCLS": {
                "bit": 6,
                "description": "SCLn Output Select",
                "width": 2
              }
            },
            "SISR": {
              "IICACKR": {
                "bit": 0,
                "description": "ACK Reception Data Flag"
              }
            },
            "SPMR": {
              "SSE": {
                "bit": 0,
                "description": "SSn Pin Function Enable"
              },
              "CTSE": {
                "bit": 1,
                "description": "CTS Enable"
              },
              "MSS": {
                "bit": 2,
                "description": "Master Slave Select"
              },
              "CTSPEN": {
                "bit": 3,
                "description": "CTS external pin Enable"
              },
              "MFF": {
                "bit": 4,
                "description": "Mode Fault Flag"
              },
              "CKPOL": {
                "bit": 6,
                "description": "Clock Polarity Select"
              },
              "CKPH": {
                "bit": 7,
                "description": "Clock Phase Select"
              }
            },
            "FTDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "TDRHL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial Transmit Data",
                "width": 9
              }
            },
            "TDRHL_MAN": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 9
              },
              "MPBT": {
                "bit": 9,
                "description": "Multi-processor transfer bit flag"
              },
              "TSYNC": {
                "bit": 12,
                "description": "Transmit SYNC data bit"
              }
            },
            "FTDRH": {
              "MPBT": {
                "bit": 1,
                "description": "Multi-Processor Transfer Bit Flag"
              }
            },
            "FTDRL": {
              "TDAT": {
                "bit": 0,
                "description": "Serial transmit data",
                "width": 8
              }
            },
            "FRDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 10,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 11,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 12,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 13,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 14,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "RDRHL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial Receive Data",
                "width": 9
              }
            },
            "RDRHL_MAN": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 9
              },
              "MPB": {
                "bit": 9,
                "description": "Multi-processor bit"
              },
              "RSYNC": {
                "bit": 12,
                "description": "Receive SYNC data bit"
              }
            },
            "FRDRH": {
              "MPB": {
                "bit": 1,
                "description": "Multi-Processor Bit Flag"
              },
              "DR": {
                "bit": 2,
                "description": "Receive Data Ready Flag"
              },
              "PER": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "FER": {
                "bit": 4,
                "description": "Framing Error Flag"
              },
              "ORER": {
                "bit": 5,
                "description": "Overrun Error Flag"
              },
              "RDF": {
                "bit": 6,
                "description": "Receive FIFO Data Full Flag"
              }
            },
            "FRDRL": {
              "RDAT": {
                "bit": 0,
                "description": "Serial receive data",
                "width": 8
              }
            },
            "DCCR": {
              "DCMF": {
                "bit": 0,
                "description": "Data Compare Match Flag"
              },
              "DPER": {
                "bit": 3,
                "description": "Data Compare Match Parity Error Flag"
              },
              "DFER": {
                "bit": 4,
                "description": "Data Compare Match Framing Error Flag"
              },
              "IDSEL": {
                "bit": 6,
                "description": "ID Frame Select"
              },
              "DCME": {
                "bit": 7,
                "description": "Data Compare Match Enable"
              }
            },
            "FCR": {
              "FM": {
                "bit": 0,
                "description": "FIFO Mode Select"
              },
              "RFRST": {
                "bit": 1,
                "description": "Receive FIFO Data Register Reset"
              },
              "TFRST": {
                "bit": 2,
                "description": "Transmit FIFO Data Register Reset"
              },
              "DRES": {
                "bit": 3,
                "description": "Receive Data Ready Error Select"
              },
              "TTRG": {
                "bit": 4,
                "description": "Transmit FIFO Data Trigger Number",
                "width": 4
              },
              "RTRG": {
                "bit": 8,
                "description": "Receive FIFO Data Trigger Number",
                "width": 4
              },
              "RSTRG": {
                "bit": 12,
                "description": "RTS Output Active Trigger Number Select",
                "width": 4
              }
            },
            "FDR": {
              "R": {
                "bit": 0,
                "description": "Receive FIFO Data Count",
                "width": 5
              },
              "T": {
                "bit": 8,
                "description": "Transmit FIFO Data Count",
                "width": 5
              }
            },
            "LSR": {
              "ORER": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "FNUM": {
                "bit": 2,
                "description": "Framing Error Count",
                "width": 5
              },
              "PNUM": {
                "bit": 8,
                "description": "Parity Error Count",
                "width": 5
              }
            },
            "CDR": {
              "CMPD": {
                "bit": 0,
                "description": "Compare Match Data",
                "width": 9
              }
            },
            "SPTR": {
              "RXDMON": {
                "bit": 0,
                "description": "Serial Input Data Monitor"
              },
              "SPB2DT": {
                "bit": 1,
                "description": "Serial Port Break Data Select"
              },
              "SPB2IO": {
                "bit": 2,
                "description": "Serial Port Break I/O"
              },
              "RINV": {
                "bit": 4,
                "description": "RXD invert bit"
              },
              "TINV": {
                "bit": 5,
                "description": "TXD invert bit"
              },
              "ASEN": {
                "bit": 6,
                "description": "Adjust receive sampling timing enable"
              },
              "ATEN": {
                "bit": 7,
                "description": "Adjust transmit timing enable"
              }
            },
            "ACTR": {
              "AST": {
                "bit": 0,
                "description": "Adjustment value for receive Sampling Timing",
                "width": 3
              },
              "AJD": {
                "bit": 3,
                "description": "Adjustment Direction for receive sampling timing"
              },
              "ATT": {
                "bit": 4,
                "description": "Adjustment value for Transmit timing",
                "width": 3
              },
              "AET": {
                "bit": 7,
                "description": "Adjustment edge for transmit timing"
              }
            },
            "MMR": {
              "RMPOL": {
                "bit": 0,
                "description": "Polarity of Received Manchester Code"
              },
              "TMPOL": {
                "bit": 1,
                "description": "Polarity of Transmit Manchester Code"
              },
              "ERTEN": {
                "bit": 2,
                "description": "Manchester Edge Retiming Enable"
              },
              "SYNVAL": {
                "bit": 4,
                "description": "SYNC value Setting"
              },
              "SYNSEL": {
                "bit": 5,
                "description": "SYNC Select"
              },
              "SBSEL": {
                "bit": 6,
                "description": "Start Bit Select"
              },
              "MANEN": {
                "bit": 7,
                "description": "Manchester Mode Enable"
              }
            },
            "TMPR": {
              "TPLEN": {
                "bit": 0,
                "description": "Transmit preface length",
                "width": 4
              },
              "TPPAT": {
                "bit": 4,
                "description": "Transmit preface pattern",
                "width": 2
              }
            },
            "RMPR": {
              "RPLEN": {
                "bit": 0,
                "description": "Receive Preface Length",
                "width": 4
              },
              "RPPAT": {
                "bit": 4,
                "description": "Receive Preface Pattern",
                "width": 2
              }
            },
            "MESR": {
              "PFER": {
                "bit": 0,
                "description": "Preface Error flag"
              },
              "SYER": {
                "bit": 1,
                "description": "SYNC Error flag"
              },
              "SBER": {
                "bit": 2,
                "description": "Start Bit Error flag"
              }
            },
            "MECR": {
              "PFEREN": {
                "bit": 0,
                "description": "Preface Error Enable"
              },
              "SYEREN": {
                "bit": 1,
                "description": "Receive SYNC Error Enable"
              },
              "SBEREN": {
                "bit": 2,
                "description": "Start Bit Error Enable"
              }
            }
          }
        },
        "SCI9": {
          "instances": [
            {
              "name": "SCI9",
              "base": "0x40118900"
            }
          ],
          "registers": {}
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI0",
              "base": "0x4011A000"
            },
            {
              "name": "SPI1",
              "base": "0x4011A100"
            }
          ],
          "registers": {
            "SPCR": {
              "offset": "0x00",
              "size": 8,
              "description": "SPI Control Register"
            },
            "SSLP": {
              "offset": "0x01",
              "size": 8,
              "description": "SPI Slave Select Polarity Register"
            },
            "SPPCR": {
              "offset": "0x02",
              "size": 8,
              "description": "SPI Pin Control Register"
            },
            "SPSR": {
              "offset": "0x03",
              "size": 8,
              "description": "SPI Status Register"
            },
            "SPDR": {
              "offset": "0x04",
              "size": 32,
              "description": "SPI Data Register"
            },
            "SPDR_HA": {
              "offset": "0x04",
              "size": 16,
              "description": "SPI Data Register"
            },
            "SPDR_BY": {
              "offset": "0x04",
              "size": 8,
              "description": "SPI Data Register"
            },
            "SPSCR": {
              "offset": "0x08",
              "size": 8,
              "description": "SPI Sequence Control Register"
            },
            "SPSSR": {
              "offset": "0x09",
              "size": 8,
              "description": "SPI Sequence Status Register"
            },
            "SPBR": {
              "offset": "0x0A",
              "size": 8,
              "description": "SPI Bit Rate Register"
            },
            "SPDCR": {
              "offset": "0x0B",
              "size": 8,
              "description": "SPI Data Control Register"
            },
            "SPCKD": {
              "offset": "0x0C",
              "size": 8,
              "description": "SPI Clock Delay Register"
            },
            "SSLND": {
              "offset": "0x0D",
              "size": 8,
              "description": "SPI Slave Select Negation Delay Register"
            },
            "SPND": {
              "offset": "0x0E",
              "size": 8,
              "description": "SPI Next-Access Delay Register"
            },
            "SPCR2": {
              "offset": "0x0F",
              "size": 8,
              "description": "SPI Control Register 2"
            },
            "SPCMD%s": {
              "offset": "0x10",
              "size": 16,
              "description": "SPI Command Register %s"
            },
            "SPDCR2": {
              "offset": "0x20",
              "size": 8,
              "description": "SPI Data Control Register 2"
            },
            "SPCR3": {
              "offset": "0x21",
              "size": 8,
              "description": "SPI Control Register 3"
            }
          },
          "bits": {
            "SPCR": {
              "SPMS": {
                "bit": 0,
                "description": "SPI Mode Select"
              },
              "TXMD": {
                "bit": 1,
                "description": "Communications Operating Mode Select"
              },
              "MODFEN": {
                "bit": 2,
                "description": "Mode Fault Error Detection Enable"
              },
              "MSTR": {
                "bit": 3,
                "description": "SPI Master/Slave Mode Select"
              },
              "SPEIE": {
                "bit": 4,
                "description": "SPI Error Interrupt Enable"
              },
              "SPTIE": {
                "bit": 5,
                "description": "Transmit Buffer Empty Interrupt Enable"
              },
              "SPE": {
                "bit": 6,
                "description": "SPI Function Enable"
              },
              "SPRIE": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Interrupt Enable"
              }
            },
            "SSLP": {
              "SSL0P": {
                "bit": 0,
                "description": "SSLn0 Signal Polarity Setting"
              },
              "SSL1P": {
                "bit": 1,
                "description": "SSLn1 Signal Polarity Setting"
              },
              "SSL2P": {
                "bit": 2,
                "description": "SSLn2 Signal Polarity Setting"
              },
              "SSL3P": {
                "bit": 3,
                "description": "SSLn3 Signal Polarity Setting"
              }
            },
            "SPPCR": {
              "SPLP": {
                "bit": 0,
                "description": "SPI Loopback"
              },
              "SPLP2": {
                "bit": 1,
                "description": "SPI Loopback 2"
              },
              "MOIFV": {
                "bit": 4,
                "description": "MOSI Idle Fixed Value"
              },
              "MOIFE": {
                "bit": 5,
                "description": "MOSI Idle Value Fixing Enable"
              }
            },
            "SPSR": {
              "OVRF": {
                "bit": 0,
                "description": "Overrun Error Flag"
              },
              "IDLNF": {
                "bit": 1,
                "description": "SPI Idle Flag"
              },
              "MODF": {
                "bit": 2,
                "description": "Mode Fault Error Flag"
              },
              "PERF": {
                "bit": 3,
                "description": "Parity Error Flag"
              },
              "UDRF": {
                "bit": 4,
                "description": "Underrun Error Flag"
              },
              "SPTEF": {
                "bit": 5,
                "description": "SPI Transmit Buffer Empty Flag"
              },
              "CENDF": {
                "bit": 6,
                "description": "Communication End Flag"
              },
              "SPRF": {
                "bit": 7,
                "description": "SPI Receive Buffer Full Flag"
              }
            },
            "SPSCR": {
              "SPSLN": {
                "bit": 0,
                "description": "SPI Sequence Length Specification",
                "width": 3
              }
            },
            "SPSSR": {
              "SPCP": {
                "bit": 0,
                "description": "SPI Command Pointer",
                "width": 3
              },
              "SPECM": {
                "bit": 4,
                "description": "SPI Error Command",
                "width": 3
              }
            },
            "SPDCR": {
              "SPFC": {
                "bit": 0,
                "description": "Number of Frames Specification",
                "width": 2
              },
              "SPRDTD": {
                "bit": 4,
                "description": "SPI Receive/Transmit Data Select"
              },
              "SPLW": {
                "bit": 5,
                "description": "SPI Word Access/Halfword Access Specification"
              },
              "SPBYT": {
                "bit": 6,
                "description": "SPI Byte Access Specification"
              }
            },
            "SPCKD": {
              "SCKDL": {
                "bit": 0,
                "description": "RSPCK Delay Setting",
                "width": 3
              }
            },
            "SSLND": {
              "SLNDL": {
                "bit": 0,
                "description": "SSL Negation Delay Setting",
                "width": 3
              }
            },
            "SPND": {
              "SPNDL": {
                "bit": 0,
                "description": "SPI Next-Access Delay Setting",
                "width": 3
              }
            },
            "SPCR2": {
              "SPPE": {
                "bit": 0,
                "description": "Parity Enable"
              },
              "SPOE": {
                "bit": 1,
                "description": "Parity Mode"
              },
              "SPIIE": {
                "bit": 2,
                "description": "SPI Idle Interrupt Enable"
              },
              "PTE": {
                "bit": 3,
                "description": "Parity Self-Testing"
              },
              "SCKASE": {
                "bit": 4,
                "description": "RSPCK Auto-Stop Function Enable"
              }
            },
            "SPCMD%s": {
              "CPHA": {
                "bit": 0,
                "description": "RSPCK Phase Setting"
              },
              "CPOL": {
                "bit": 1,
                "description": "RSPCK Polarity Setting"
              },
              "BRDV": {
                "bit": 2,
                "description": "Bit Rate Division Setting",
                "width": 2
              },
              "SSLA": {
                "bit": 4,
                "description": "SSL Signal Assertion Setting",
                "width": 3
              },
              "SSLKP": {
                "bit": 7,
                "description": "SSL Signal Level Keeping"
              },
              "SPB": {
                "bit": 8,
                "description": "SPI Data Length Setting",
                "width": 4
              },
              "LSBF": {
                "bit": 12,
                "description": "SPI LSB First"
              },
              "SPNDEN": {
                "bit": 13,
                "description": "SPI Next-Access Delay Enable"
              },
              "SLNDEN": {
                "bit": 14,
                "description": "SSL Negation Delay Setting Enable"
              },
              "SCKDEN": {
                "bit": 15,
                "description": "RSPCK Delay Setting Enable"
              }
            },
            "SPDCR2": {
              "BYSW": {
                "bit": 0,
                "description": "Byte Swap Operating Mode Select"
              },
              "SINV": {
                "bit": 1,
                "description": "Serial Data Invert Bit"
              }
            },
            "SPCR3": {
              "ETXMD": {
                "bit": 0,
                "description": "Extended Communication Mode Select"
              },
              "BFDS": {
                "bit": 1,
                "description": "Between Burst Transfer Frames Delay Select"
              },
              "CENDIE": {
                "bit": 4,
                "description": "SPI Communication End Interrupt Enable"
              }
            }
          }
        },
        "I3C": {
          "instances": [
            {
              "name": "I3C",
              "base": "0x4011F000"
            }
          ],
          "registers": {
            "PRTS": {
              "offset": "0x00",
              "size": 32,
              "description": "Protocol Selection Register"
            },
            "CECTL": {
              "offset": "0x10",
              "size": 32,
              "description": "Clock Enable Control Resisters"
            },
            "BCTL": {
              "offset": "0x14",
              "size": 32,
              "description": "Bus Control Register"
            },
            "MSDVAD": {
              "offset": "0x18",
              "size": 32,
              "description": "Master Device Address Register"
            },
            "RSTCTL": {
              "offset": "0x20",
              "size": 32,
              "description": "Reset Control Register"
            },
            "PRSST": {
              "offset": "0x24",
              "size": 32,
              "description": "Present State Register"
            },
            "INST": {
              "offset": "0x30",
              "size": 32,
              "description": "Internal Status Register"
            },
            "INSTE": {
              "offset": "0x34",
              "size": 32,
              "description": "Internal Status Enable Register"
            },
            "INIE": {
              "offset": "0x38",
              "size": 32,
              "description": "Internal Interrupt Enable Register"
            },
            "INSTFC": {
              "offset": "0x3C",
              "size": 32,
              "description": "Internal Status Force Register"
            },
            "DVCT": {
              "offset": "0x44",
              "size": 32,
              "description": "Device Characteristic Table Register"
            },
            "IBINCTL": {
              "offset": "0x58",
              "size": 32,
              "description": "IBI Notify Control Register"
            },
            "BFCTL": {
              "offset": "0x60",
              "size": 32,
              "description": "Bus Function Control Register"
            },
            "SVCTL": {
              "offset": "0x64",
              "size": 32,
              "description": "Slave Control Register"
            },
            "REFCKCTL": {
              "offset": "0x70",
              "size": 32,
              "description": "Reference Clock Control Register"
            },
            "STDBR": {
              "offset": "0x74",
              "size": 32,
              "description": "Standard Bit Rate Register"
            },
            "EXTBR": {
              "offset": "0x78",
              "size": 32,
              "description": "Extended Bit Rate Register"
            },
            "BFRECDT": {
              "offset": "0x7C",
              "size": 32,
              "description": "Bus Free Condition Detection Time Register"
            },
            "BAVLCDT": {
              "offset": "0x80",
              "size": 32,
              "description": "Bus Available Condition Detection Time Register"
            },
            "BIDLCDT": {
              "offset": "0x84",
              "size": 32,
              "description": "Bus Idle Condition Detection Time Register"
            },
            "OUTCTL": {
              "offset": "0x88",
              "size": 32,
              "description": "Output Control Register"
            },
            "INCTL": {
              "offset": "0x8C",
              "size": 32,
              "description": "Input Control Register"
            },
            "TMOCTL": {
              "offset": "0x90",
              "size": 32,
              "description": "Timeout Control Register"
            },
            "WUCTL": {
              "offset": "0x98",
              "size": 32,
              "description": "Wake Up Unit Control Register"
            },
            "ACKCTL": {
              "offset": "0xA0",
              "size": 32,
              "description": "Acknowledge Control Register"
            },
            "SCSTRCTL": {
              "offset": "0xA4",
              "size": 32,
              "description": "SCL Stretch Control Register"
            },
            "SCSTLCTL": {
              "offset": "0xB0",
              "size": 32,
              "description": "SCL Stalling Control Register"
            },
            "SVTDLG0": {
              "offset": "0xC0",
              "size": 32,
              "description": "Slave Transfer Data Length Register 0"
            },
            "STCTL": {
              "offset": "0x120",
              "size": 32,
              "description": "Synchronous Timing Control Register"
            },
            "ATCTL": {
              "offset": "0x124",
              "size": 32,
              "description": "Asynchronous Timing Control Register"
            },
            "ATTRG": {
              "offset": "0x128",
              "size": 32,
              "description": "Asynchronous Timing Trigger Register"
            },
            "ATCCNTE": {
              "offset": "0x12C",
              "size": 32,
              "description": "Asynchronous Timing Contorol Counter enable Register"
            },
            "CNDCTL": {
              "offset": "0x140",
              "size": 32,
              "description": "Condition Control Register"
            },
            "NCMDQP": {
              "offset": "0x150",
              "size": 32,
              "description": "Normal Command Queue Port Register"
            },
            "NRSPQP": {
              "offset": "0x154",
              "size": 32,
              "description": "Normal Response Queue Port Register"
            },
            "NTDTBP0": {
              "offset": "0x158",
              "size": 32,
              "description": "Normal Transfer Data Buffer Port Register 0"
            },
            "NTDTBP0_BY": {
              "offset": "0x158",
              "size": 8,
              "description": "Normal Transfer Data Buffer Port Register 0"
            },
            "NIBIQP": {
              "offset": "0x17C",
              "size": 32,
              "description": "Normal IBI Queue Port Register"
            },
            "NRSQP": {
              "offset": "0x180",
              "size": 32,
              "description": "Normal Receive Status Queue Port Register"
            },
            "HCMDQP": {
              "offset": "0x184",
              "size": 32,
              "description": "High Priority Command Queue Port Register"
            },
            "HRSPQP": {
              "offset": "0x188",
              "size": 32,
              "description": "High Priority Response Queue Port Register"
            },
            "HTDTBP": {
              "offset": "0x18C",
              "size": 32,
              "description": "High Priority Transfer Data Buffer Port Register"
            },
            "NQTHCTL": {
              "offset": "0x190",
              "size": 32,
              "description": "Normal Queue Threshold Control Register"
            },
            "NTBTHCTL0": {
              "offset": "0x194",
              "size": 32,
              "description": "Normal Transfer Data Buffer Threshold Control Register 0"
            },
            "NRQTHCTL": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Normal Receive Status Queue Threshold Control Register"
            },
            "HQTHCTL": {
              "offset": "0x1C4",
              "size": 32,
              "description": "High Priority Queue Threshold Control Register"
            },
            "HTBTHCTL": {
              "offset": "0x1C8",
              "size": 32,
              "description": "High Priority Transfer Data Buffer Threshold Control Register"
            },
            "BST": {
              "offset": "0x1D0",
              "size": 32,
              "description": "Bus Status Register"
            },
            "BSTE": {
              "offset": "0x1D4",
              "size": 32,
              "description": "Bus Status Enable Register"
            },
            "BIE": {
              "offset": "0x1D8",
              "size": 32,
              "description": "Bus Interrupt Enable Register"
            },
            "BSTFC": {
              "offset": "0x1DC",
              "size": 32,
              "description": "Bus Status Force Register"
            },
            "NTST": {
              "offset": "0x1E0",
              "size": 32,
              "description": "Normal Transfer Status Register"
            },
            "NTSTE": {
              "offset": "0x1E4",
              "size": 32,
              "description": "Normal Transfer Status Enable Register"
            },
            "NTIE": {
              "offset": "0x1E8",
              "size": 32,
              "description": "Normal Transfer Interrupt Enable Register"
            },
            "NTSTFC": {
              "offset": "0x1EC",
              "size": 32,
              "description": "Normal Transfer Status Force Register"
            },
            "HTST": {
              "offset": "0x200",
              "size": 32,
              "description": "High Priority Transfer Status Register"
            },
            "HTSTE": {
              "offset": "0x204",
              "size": 32,
              "description": "High Priority Transfer Status Enable Register"
            },
            "HTIE": {
              "offset": "0x208",
              "size": 32,
              "description": "High Priority Transfer Interrupt Enable Register"
            },
            "HTSTFC": {
              "offset": "0x20C",
              "size": 32,
              "description": "High Priority Transfer Status Force Register"
            },
            "BCST": {
              "offset": "0x210",
              "size": 32,
              "description": "Bus Condition Status Register"
            },
            "SVST": {
              "offset": "0x214",
              "size": 32,
              "description": "Slave Status Register"
            },
            "WUST": {
              "offset": "0x218",
              "size": 32,
              "description": "Wake Up Unit Operating Status Register"
            },
            "MRCCPT": {
              "offset": "0x21C",
              "size": 32,
              "description": "MsyncCNT Counter Capture Register"
            },
            "DATBAS%s": {
              "offset": "0x224",
              "size": 32,
              "description": "Device Address Table Basic Register %s"
            },
            "EXDATBAS": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Extended Device Address Table Basic Register"
            },
            "SDATBAS0": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Slave Device Address Table Basic Register 0"
            },
            "SDATBAS1": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Slave Device Address Table Basic Register 1"
            },
            "SDATBAS2": {
              "offset": "0x2B0",
              "size": 32,
              "description": "Slave Device Address Table Basic Register 2"
            },
            "MSDCT%s": {
              "offset": "0x2D0",
              "size": 32,
              "description": "Master Device Characteristic Table Register %s"
            },
            "SVDCT": {
              "offset": "0x320",
              "size": 32,
              "description": "Slave Device Characteristic Table Register"
            },
            "SDCTPIDL": {
              "offset": "0x324",
              "size": 32,
              "description": "Slave Device Characteristic Table Provisional ID Low Register"
            },
            "SDCTPIDH": {
              "offset": "0x328",
              "size": 32,
              "description": "Slave Device Characteristic Table Provisional ID High Register"
            },
            "SVDVAD%s": {
              "offset": "0x330",
              "size": 32,
              "description": "Slave Device Address Register %s"
            },
            "CSECMD": {
              "offset": "0x350",
              "size": 32,
              "description": "CCC Slave Events Command Register"
            },
            "CEACTST": {
              "offset": "0x354",
              "size": 32,
              "description": "CCC Enter Activity State Register"
            },
            "CMWLG": {
              "offset": "0x358",
              "size": 32,
              "description": "CCC Max Write Length Register"
            },
            "CMRLG": {
              "offset": "0x35C",
              "size": 32,
              "description": "CCC Max Read Length Register"
            },
            "CETSTMD": {
              "offset": "0x360",
              "size": 32,
              "description": "CCC Enter Test Mode Register"
            },
            "CGDVST": {
              "offset": "0x364",
              "size": 32,
              "description": "CCC Get Device Status Register"
            },
            "CMDSPW": {
              "offset": "0x368",
              "size": 32,
              "description": "CCC Max Data Speed W (Write) Register"
            },
            "CMDSPR": {
              "offset": "0x36C",
              "size": 32,
              "description": "CCC Max Data Speed R (Read) Register"
            },
            "CMDSPT": {
              "offset": "0x370",
              "size": 32,
              "description": "CCC Max Data Speed T (Turnaround) Register"
            },
            "CETSM": {
              "offset": "0x374",
              "size": 32,
              "description": "CCC Exchange Timing Support Information M (Mode) Register"
            },
            "CETSS": {
              "offset": "0x378",
              "size": 32,
              "description": "CCC Exchange Timing Support Information S (State) Register"
            },
            "BITCNT": {
              "offset": "0x380",
              "size": 32,
              "description": "Bit Count Register"
            },
            "NQSTLV": {
              "offset": "0x394",
              "size": 32,
              "description": "Normal Queue Status Level Register"
            },
            "NDBSTLV0": {
              "offset": "0x398",
              "size": 32,
              "description": "Normal Data Buffer Status Level Register 0"
            },
            "NRSQSTLV": {
              "offset": "0x3C0",
              "size": 32,
              "description": "Normal Receive Status Queue Status Level Register"
            },
            "HQSTLV": {
              "offset": "0x3C4",
              "size": 32,
              "description": "High Priority Queue Status Level Register"
            },
            "HDBSTLV": {
              "offset": "0x3C8",
              "size": 32,
              "description": "High Priority Data Buffer Status Level Register"
            },
            "PRSTDBG": {
              "offset": "0x3CC",
              "size": 32,
              "description": "Present State Debug Register"
            },
            "MSERRCNT": {
              "offset": "0x3D0",
              "size": 32,
              "description": "Master Error Counters Register"
            },
            "SC1CPT": {
              "offset": "0x3E0",
              "size": 32,
              "description": "SC1 Capture monitor Register"
            },
            "SC2CPT": {
              "offset": "0x3E4",
              "size": 32,
              "description": "SC2 Capture monitor Register"
            }
          },
          "bits": {
            "PRTS": {
              "PRTMD": {
                "bit": 0,
                "description": "Protocol Mode"
              }
            },
            "CECTL": {
              "CLKE": {
                "bit": 0,
                "description": "Clock Enable"
              }
            },
            "BCTL": {
              "INCBA": {
                "bit": 0,
                "description": "Include I3C Broadcast Address"
              },
              "ABT": {
                "bit": 29,
                "description": "Abort"
              },
              "RSM": {
                "bit": 30,
                "description": "Resume"
              },
              "BUSE": {
                "bit": 31,
                "description": "Bus Enable"
              }
            },
            "MSDVAD": {
              "MDYAD": {
                "bit": 16,
                "description": "Master Dynamic Address",
                "width": 7
              },
              "MDYADV": {
                "bit": 31,
                "description": "Master Dynamic Address Valid"
              }
            },
            "RSTCTL": {
              "RI3CRST": {
                "bit": 0,
                "description": "I3C Software Reset"
              },
              "CMDQRST": {
                "bit": 1,
                "description": "Command Queue Software Reset"
              },
              "RSPQRST": {
                "bit": 2,
                "description": "Response Queue Software Reset"
              },
              "TDBRST": {
                "bit": 3,
                "description": "Transmit Data Buffer Software Reset"
              },
              "RDBRST": {
                "bit": 4,
                "description": "Receive Data Buffer Software Reset"
              },
              "IBIQRST": {
                "bit": 5,
                "description": "IBI Queue Software Reset"
              },
              "RSQRST": {
                "bit": 6,
                "description": "Receive Status Queue Software Reset"
              },
              "HCMDQRST": {
                "bit": 9,
                "description": "High Priority Command Queue Software Reset"
              },
              "HRSPQRST": {
                "bit": 10,
                "description": "High Priority Response Queue Software Reset"
              },
              "HTDBRST": {
                "bit": 11,
                "description": "High Priority Transmit Data Buffer Software Reset"
              },
              "HRDBRST": {
                "bit": 12,
                "description": "High Priority Receive Data Buffer Software Reset"
              },
              "INTLRST": {
                "bit": 16,
                "description": "Internal Software Reset"
              }
            },
            "PRSST": {
              "CRMS": {
                "bit": 2,
                "description": "Current Master"
              },
              "TRMD": {
                "bit": 4,
                "description": "Transmit/Receive Mode"
              },
              "PRSSTWP": {
                "bit": 7,
                "description": "Present State Write Protect"
              }
            },
            "INST": {
              "INEF": {
                "bit": 10,
                "description": "Internal Error Flag"
              }
            },
            "INSTE": {
              "INEE": {
                "bit": 10,
                "description": "Internal Error Enable"
              }
            },
            "INIE": {
              "INEIE": {
                "bit": 10,
                "description": "Internal Error Interrupt Enable"
              }
            },
            "INSTFC": {
              "INEFC": {
                "bit": 10,
                "description": "Internal Error Force"
              }
            },
            "DVCT": {
              "IDX": {
                "bit": 19,
                "description": "DCT Table Index",
                "width": 5
              }
            },
            "IBINCTL": {
              "NRMRCTL": {
                "bit": 1,
                "description": "Notify Rejected Master Request Control"
              },
              "NRSIRCTL": {
                "bit": 3,
                "description": "Notify Rejected Slave Interrupt Request Control"
              }
            },
            "BFCTL": {
              "MALE": {
                "bit": 0,
                "description": "Master Arbitration-Lost Detection Enable"
              },
              "NALE": {
                "bit": 1,
                "description": "NACK Transmission Arbitration-Lost Detection Enable"
              },
              "SALE": {
                "bit": 2,
                "description": "Slave Arbitration-Lost Detection Enable"
              },
              "SCSYNE": {
                "bit": 8,
                "description": "SCL Synchronous Circuit Enable"
              },
              "SMBS": {
                "bit": 12,
                "description": "SMBus/I2C Bus Selection"
              },
              "FMPE": {
                "bit": 14,
                "description": "Fast-mode Plus Enable"
              },
              "HSME": {
                "bit": 15,
                "description": "High Speed Mode Enable"
              }
            },
            "SVCTL": {
              "GCAE": {
                "bit": 0,
                "description": "General Call Address Enable"
              },
              "HSMCE": {
                "bit": 5,
                "description": "Hs-mode Master Code Enable"
              },
              "DVIDE": {
                "bit": 6,
                "description": "Device-ID Address Enable"
              },
              "HOAE": {
                "bit": 15,
                "description": "Host Address Enable"
              },
              "SVAE": {
                "bit": 16,
                "description": "Slave Address Enable n ( n = 0 to 2 )",
                "width": 3
              }
            },
            "REFCKCTL": {
              "IREFCKS": {
                "bit": 0,
                "description": "Internal Reference Clock Selection",
                "width": 3
              }
            },
            "STDBR": {
              "SBRLO": {
                "bit": 0,
                "description": "Standard Bit Rate Low-level Period Open-Drain",
                "width": 8
              },
              "SBRHO": {
                "bit": 8,
                "description": "Standard Bit Rate High-level Period Open-Drain",
                "width": 8
              },
              "SBRLP": {
                "bit": 16,
                "description": "Standard Bit Rate Low-level Period Push-Pull",
                "width": 6
              },
              "SBRHP": {
                "bit": 24,
                "description": "Standard Bit Rate High-level Period Push-Pull",
                "width": 6
              },
              "DSBRPO": {
                "bit": 31,
                "description": "Double the Standard Bit Rate Period for Open-Drain"
              }
            },
            "EXTBR": {
              "EBRLO": {
                "bit": 0,
                "description": "Extended Bit Rate Low-level Period Open-Drain",
                "width": 8
              },
              "EBRHO": {
                "bit": 8,
                "description": "Extended Bit Rate High-level Period Open-Drain",
                "width": 8
              },
              "EBRLP": {
                "bit": 16,
                "description": "Extended Bit Rate Low-level Period Push-Pull",
                "width": 6
              },
              "EBRHP": {
                "bit": 24,
                "description": "Extended Bit Rate High-level Period Push-Pull",
                "width": 6
              }
            },
            "BFRECDT": {
              "FRECYC": {
                "bit": 0,
                "description": "Bus Free Condition Detection Cycle",
                "width": 9
              }
            },
            "BAVLCDT": {
              "AVLCYC": {
                "bit": 0,
                "description": "Bus Available Condition Detection Cycle",
                "width": 9
              }
            },
            "BIDLCDT": {
              "IDLCYC": {
                "bit": 0,
                "description": "Bus Idle Condition Detection Cycle",
                "width": 18
              }
            },
            "OUTCTL": {
              "SDOC": {
                "bit": 0,
                "description": "SDA Output Control"
              },
              "SCOC": {
                "bit": 1,
                "description": "SCL Output Control"
              },
              "SOCWP": {
                "bit": 2,
                "description": "SCL/SDA Output Control Write Protect"
              },
              "EXCYC": {
                "bit": 4,
                "description": "Extra SCL Clock Cycle Output"
              },
              "SDOD": {
                "bit": 8,
                "description": "SDA Output Delay",
                "width": 3
              },
              "SDODCS": {
                "bit": 15,
                "description": "SDA Output Delay Clock Source Selection"
              }
            },
            "INCTL": {
              "DNFS": {
                "bit": 0,
                "description": "Digital Noise Filter Stage Selection",
                "width": 4
              },
              "DNFE": {
                "bit": 4,
                "description": "Digital Noise Filter Circuit Enable"
              }
            },
            "TMOCTL": {
              "TODTS": {
                "bit": 0,
                "description": "Timeout Detection Time Selection",
                "width": 2
              },
              "TOLCTL": {
                "bit": 4,
                "description": "Timeout L Count Control"
              },
              "TOHCTL": {
                "bit": 5,
                "description": "Timeout H Count Control"
              },
              "TOMDS": {
                "bit": 6,
                "description": "Timeout Operation Mode Selection",
                "width": 2
              }
            },
            "WUCTL": {
              "WUACKS": {
                "bit": 0,
                "description": "Wake-Up Acknowledge Selection"
              },
              "WUANFS": {
                "bit": 4,
                "description": "Wake-Up Analog Noise Filter Selection"
              },
              "WUFSYNE": {
                "bit": 6,
                "description": "Wake-Up function PCLK Synchronous Enable"
              },
              "WUFE": {
                "bit": 7,
                "description": "Wake-Up function Enable"
              }
            },
            "ACKCTL": {
              "ACKR": {
                "bit": 0,
                "description": "Acknowledge Reception"
              },
              "ACKT": {
                "bit": 1,
                "description": "Acknowledge Transmission"
              },
              "ACKTWP": {
                "bit": 2,
                "description": "ACKT Write Protect"
              }
            },
            "SCSTRCTL": {
              "ACKTWE": {
                "bit": 0,
                "description": "Acknowledge Transmission Wait Enable"
              },
              "RWE": {
                "bit": 1,
                "description": "Receive Wait Enable"
              }
            },
            "SCSTLCTL": {
              "STLCYC": {
                "bit": 0,
                "description": "Stalling Cycle",
                "width": 16
              },
              "AAPE": {
                "bit": 28,
                "description": "Assigned Address Phase Enable"
              },
              "PARPE": {
                "bit": 30,
                "description": "Parity Phase Enable"
              },
              "ACKPE": {
                "bit": 31,
                "description": "ACK phase Enable"
              }
            },
            "SVTDLG0": {
              "STDLG": {
                "bit": 16,
                "description": "Slave Transfer Data Length",
                "width": 16
              }
            },
            "STCTL": {
              "STOE": {
                "bit": 0,
                "description": "Synchronous Timing output Enable"
              }
            },
            "ATCTL": {
              "ATTRGS": {
                "bit": 0,
                "description": "Asynchronous Timing Trigger Select"
              },
              "MREFOE": {
                "bit": 1,
                "description": "MREF Output Enable (Capture Event / Counter Overflow)"
              },
              "AMEOE": {
                "bit": 2,
                "description": "Additional Master-initiated bus Event Output Enable"
              },
              "CDIV": {
                "bit": 8,
                "description": "TCLK Counter Divide Setting",
                "width": 8
              }
            },
            "ATTRG": {
              "ATSTRG": {
                "bit": 0,
                "description": "Asynchronous Timing Software Trigger"
              }
            },
            "ATCCNTE": {
              "ATCE": {
                "bit": 0,
                "description": "Asynchronous Timing Counter Enable for MREF, MC2, SC1, SC2."
              }
            },
            "CNDCTL": {
              "STCND": {
                "bit": 0,
                "description": "START (S) Condition Issuance"
              },
              "SRCND": {
                "bit": 1,
                "description": "Repeated START (Sr) Condition Issuance"
              },
              "SPCND": {
                "bit": 2,
                "description": "STOP (P) Condition Issuance"
              }
            },
            "NQTHCTL": {
              "CMDQTH": {
                "bit": 0,
                "description": "Normal Command Ready Queue Threshold",
                "width": 8
              },
              "RSPQTH": {
                "bit": 8,
                "description": "Normal Response Queue Threshold",
                "width": 8
              },
              "IBIDSSZ": {
                "bit": 16,
                "description": "Normal IBI Data Segment Size",
                "width": 8
              },
              "IBIQTH": {
                "bit": 24,
                "description": "Normal IBI Queue Threshold",
                "width": 8
              }
            },
            "NTBTHCTL0": {
              "TXDBTH": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Threshold",
                "width": 3
              },
              "RXDBTH": {
                "bit": 8,
                "description": "Normal Receive Data Buffer Threshold",
                "width": 3
              },
              "TXSTTH": {
                "bit": 16,
                "description": "Normal Tx Start Threshold",
                "width": 3
              },
              "RXSTTH": {
                "bit": 24,
                "description": "Normal Rx Start Threshold",
                "width": 3
              }
            },
            "NRQTHCTL": {
              "RSQTH": {
                "bit": 0,
                "description": "Normal Receive Status Queue Threshold",
                "width": 8
              }
            },
            "HQTHCTL": {
              "CMDQTH": {
                "bit": 0,
                "description": "High Priority Command Ready Queue Threshold",
                "width": 8
              },
              "RSPQTH": {
                "bit": 8,
                "description": "High Priority Response Ready Queue Threshold",
                "width": 8
              }
            },
            "HTBTHCTL": {
              "TXDBTH": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Threshold",
                "width": 3
              },
              "RXDBTH": {
                "bit": 8,
                "description": "High Priority Receive Data Buffer Threshold",
                "width": 3
              },
              "TXSTTH": {
                "bit": 16,
                "description": "High Priority Tx Start Threshold",
                "width": 3
              },
              "RXSTTH": {
                "bit": 24,
                "description": "High Priority Rx Start Threshold",
                "width": 3
              }
            },
            "BST": {
              "STCNDDF": {
                "bit": 0,
                "description": "START Condition Detection Flag"
              },
              "SPCNDDF": {
                "bit": 1,
                "description": "STOP Condition Detection Flag"
              },
              "HDREXDF": {
                "bit": 2,
                "description": "HDR Exit Pattern Detection Flag"
              },
              "NACKDF": {
                "bit": 4,
                "description": "NACK Detection Flag"
              },
              "TENDF": {
                "bit": 8,
                "description": "Transmit End Flag"
              },
              "ALF": {
                "bit": 16,
                "description": "Arbitration Lost Flag"
              },
              "TODF": {
                "bit": 20,
                "description": "Timeout Detection Flag"
              },
              "WUCNDDF": {
                "bit": 24,
                "description": "Wake-Up Condition Detection Flag"
              }
            },
            "BSTE": {
              "STCNDDE": {
                "bit": 0,
                "description": "START Condition Detection Enable"
              },
              "SPCNDDE": {
                "bit": 1,
                "description": "STOP Condition Detection Enable"
              },
              "HDREXDE": {
                "bit": 2,
                "description": "HDR Exit Pattern Detection Enable"
              },
              "NACKDE": {
                "bit": 4,
                "description": "NACK Detection Enable"
              },
              "TENDE": {
                "bit": 8,
                "description": "Transmit End Enable"
              },
              "ALE": {
                "bit": 16,
                "description": "Arbitration Lost Enable"
              },
              "TODE": {
                "bit": 20,
                "description": "Timeout Detection Enable"
              },
              "WUCNDDE": {
                "bit": 24,
                "description": "Wake-up Condition Detection Enable"
              }
            },
            "BIE": {
              "STCNDDIE": {
                "bit": 0,
                "description": "START Condition Detection Interrupt Enable"
              },
              "SPCNDDIE": {
                "bit": 1,
                "description": "STOP Condition Detection Interrupt Enable"
              },
              "HDREXDIE": {
                "bit": 2,
                "description": "HDR Exit Pattern Detection Interrupt Enable"
              },
              "NACKDIE": {
                "bit": 4,
                "description": "NACK Detection Interrupt Enable"
              },
              "TENDIE": {
                "bit": 8,
                "description": "Transmit End Interrupt Enable"
              },
              "ALIE": {
                "bit": 16,
                "description": "Arbitration Lost Interrupt Enable"
              },
              "TODIE": {
                "bit": 20,
                "description": "Timeout Detection Interrupt Enable"
              },
              "WUCNDDIE": {
                "bit": 24,
                "description": "Wake-Up Condition Detection Interrupt Enable"
              }
            },
            "BSTFC": {
              "STCNDDFC": {
                "bit": 0,
                "description": "START condition Detection Force"
              },
              "SPCNDDFC": {
                "bit": 1,
                "description": "STOP condition Detection Force"
              },
              "HDREXDFC": {
                "bit": 2,
                "description": "HDR Exit Pattern Detection Force"
              },
              "NACKDFC": {
                "bit": 4,
                "description": "NACK Detection Force"
              },
              "TENDFC": {
                "bit": 8,
                "description": "Transmit End Force"
              },
              "ALFC": {
                "bit": 16,
                "description": "Arbitration Lost Force"
              },
              "TODFC": {
                "bit": 20,
                "description": "Timeout Detection Force"
              },
              "WUCNDDFC": {
                "bit": 24,
                "description": "Wake-Up Condition Detection Force"
              }
            },
            "NTST": {
              "TDBEF0": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Empty Flag 0"
              },
              "RDBFF0": {
                "bit": 1,
                "description": "Normal Receive Data Buffer Full Flag 0"
              },
              "IBIQEFF": {
                "bit": 2,
                "description": "Normal IBI Queue Empty/Full Flag"
              },
              "CMDQEF": {
                "bit": 3,
                "description": "Normal Command Queue Empty Flag"
              },
              "RSPQFF": {
                "bit": 4,
                "description": "Normal Response Queue Full Flag"
              },
              "TABTF": {
                "bit": 5,
                "description": "Normal Transfer Abort Flag"
              },
              "TEF": {
                "bit": 9,
                "description": "Normal Transfer Error Flag"
              },
              "RSQFF": {
                "bit": 20,
                "description": "Normal Receive Status Queue Full Flag"
              }
            },
            "NTSTE": {
              "TDBEE0": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Empty Enable 0"
              },
              "RDBFE0": {
                "bit": 1,
                "description": "Normal Receive Data Buffer Full Enable 0"
              },
              "IBIQEFE": {
                "bit": 2,
                "description": "Normal IBI Queue Empty/Full Enable"
              },
              "CMDQEE": {
                "bit": 3,
                "description": "Normal Command Queue Empty Enable"
              },
              "RSPQFE": {
                "bit": 4,
                "description": "Normal Response Queue Full Enable"
              },
              "TABTE": {
                "bit": 5,
                "description": "Normal Transfer Abort Enable"
              },
              "TEE": {
                "bit": 9,
                "description": "Normal Transfer Error Enable"
              },
              "RSQFE": {
                "bit": 20,
                "description": "Normal Receive Status Queue Full Enable"
              }
            },
            "NTIE": {
              "TDBEIE0": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Empty Interrupt Enable 0"
              },
              "RDBFIE0": {
                "bit": 1,
                "description": "Normal Receive Data Buffer Full Interrupt Enable 0"
              },
              "IBIQEFIE": {
                "bit": 2,
                "description": "Normal IBI Queue Empty/Full Interrupt Enable"
              },
              "CMDQEIE": {
                "bit": 3,
                "description": "Normal Command Queue Empty Interrupt Enable"
              },
              "RSPQFIE": {
                "bit": 4,
                "description": "Normal Response Queue Full Interrupt Enable"
              },
              "TABTIE": {
                "bit": 5,
                "description": "Normal Transfer Abort Interrupt Enable"
              },
              "TEIE": {
                "bit": 9,
                "description": "Normal Transfer Error Interrupt Enable"
              },
              "RSQFIE": {
                "bit": 20,
                "description": "Normal Receive Status Queue Full Interrupt Enable"
              }
            },
            "NTSTFC": {
              "TDBEFC0": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Empty Force 0"
              },
              "RDBFFC0": {
                "bit": 1,
                "description": "Normal Receive Data Buffer Full Force 0"
              },
              "IBIQEFFC": {
                "bit": 2,
                "description": "Normal IBI Queue Empty/Full Force"
              },
              "CMDQEFC": {
                "bit": 3,
                "description": "Normal Command Queue Empty Force"
              },
              "RSPQFFC": {
                "bit": 4,
                "description": "Normal Response Queue Full Force"
              },
              "TABTFC": {
                "bit": 5,
                "description": "Normal Transfer Abort Force"
              },
              "TEFC": {
                "bit": 9,
                "description": "Normal Transfer Error Force"
              },
              "RSQFFC": {
                "bit": 20,
                "description": "Normal Receive Status Queue Full Force"
              }
            },
            "HTST": {
              "TDBEF": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Empty Flag"
              },
              "RDBFF": {
                "bit": 1,
                "description": "High Priority Receive Data Buffer Full Flag"
              },
              "CMDQEF": {
                "bit": 3,
                "description": "High Priority Command Queue Empty Flag"
              },
              "RSPQFF": {
                "bit": 4,
                "description": "High Priority Response Queue Full Flag"
              },
              "TABTF": {
                "bit": 5,
                "description": "High Priority Transfer Abort Flag"
              },
              "TEF": {
                "bit": 9,
                "description": "High Priority Transfer Error Flag"
              }
            },
            "HTSTE": {
              "TDBEE": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Empty Enable"
              },
              "RDBFE": {
                "bit": 1,
                "description": "High Priority Receive Data Buffer Full Enable"
              },
              "CMDQEE": {
                "bit": 3,
                "description": "High Priority Command Queue Empty Enable"
              },
              "RSPQFE": {
                "bit": 4,
                "description": "High Priority Response Queue Full Enable"
              },
              "TABTE": {
                "bit": 5,
                "description": "High Priority Transfer Abort Enable"
              },
              "TEE": {
                "bit": 9,
                "description": "High Priority Transfer Error Enable"
              }
            },
            "HTIE": {
              "TDBEIE": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Empty Interrupt Enable"
              },
              "RDBFIE": {
                "bit": 1,
                "description": "High Priority Receive Data Buffer Full Interrupt Enable"
              },
              "CMDQEIE": {
                "bit": 3,
                "description": "High Priority Command Queue Empty Interrupt Enable"
              },
              "RSPQFIE": {
                "bit": 4,
                "description": "High Priority Response Queue Full Interrupt Enable"
              },
              "TABTIE": {
                "bit": 5,
                "description": "High Priority Transfer Abort Interrupt Enable"
              },
              "TEIE": {
                "bit": 9,
                "description": "High Priority Transfer Error Interrupt Enable"
              }
            },
            "HTSTFC": {
              "TDBEFC": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Empty Force"
              },
              "RDBFFC": {
                "bit": 1,
                "description": "High Priority Receive Data Buffer Full Force"
              },
              "CMDQEFC": {
                "bit": 3,
                "description": "High Priority Command Queue Empty Force"
              },
              "RSPQFFC": {
                "bit": 4,
                "description": "High Priority Response Queue Full Force"
              },
              "TABTFC": {
                "bit": 5,
                "description": "High Priority Transfer Abort Force"
              },
              "TEFC": {
                "bit": 9,
                "description": "High Priority Transfer Error Force"
              }
            },
            "BCST": {
              "BFREF": {
                "bit": 0,
                "description": "Bus Free Detection Flag"
              },
              "BAVLF": {
                "bit": 1,
                "description": "Bus Available Detection Flag"
              },
              "BIDLF": {
                "bit": 2,
                "description": "Bus Idle Detection Flag"
              }
            },
            "SVST": {
              "GCAF": {
                "bit": 0,
                "description": "General Call Address Detection Flag"
              },
              "HSMCF": {
                "bit": 5,
                "description": "Hs-mode Master Code Detection Flag"
              },
              "DVIDF": {
                "bit": 6,
                "description": "Device-ID Address Detection Flag"
              },
              "HOAF": {
                "bit": 15,
                "description": "Host Address Detection Flag"
              },
              "SVAF": {
                "bit": 16,
                "description": "Slave Address Detection Flag n ( n = 0 to 2 )",
                "width": 3
              }
            },
            "WUST": {
              "WUASYNF": {
                "bit": 0,
                "description": "Wake-up function asynchronous operation status flag"
              }
            },
            "DATBAS%s": {
              "DVSTAD": {
                "bit": 0,
                "description": "Device Static Address",
                "width": 7
              },
              "DVIBIPL": {
                "bit": 12,
                "description": "Device IBI Payload"
              },
              "DVSIRRJ": {
                "bit": 13,
                "description": "Device In-Band Slave Interrupt Request Reject"
              },
              "DVMRRJ": {
                "bit": 14,
                "description": "Device In-Band Master Request Reject"
              },
              "DVIBITS": {
                "bit": 15,
                "description": "Device IBI Time-stamp"
              },
              "DVDYAD": {
                "bit": 16,
                "description": "Device I3C Dynamic Address",
                "width": 8
              },
              "DVNACK": {
                "bit": 29,
                "description": "Device NACK Retry Count",
                "width": 2
              },
              "DVTYP": {
                "bit": 31,
                "description": "Device Type"
              }
            },
            "EXDATBAS": {
              "EDSTAD": {
                "bit": 0,
                "description": "Extended Device Static Address",
                "width": 7
              },
              "EDDYAD": {
                "bit": 16,
                "description": "Extended Device I3C Dynamic Address",
                "width": 8
              },
              "EDNACK": {
                "bit": 29,
                "description": "Extended Device NACK Retry Count",
                "width": 2
              },
              "EDTYP": {
                "bit": 31,
                "description": "Extended Device Type"
              }
            },
            "SDATBAS0": {
              "SDSTAD": {
                "bit": 0,
                "description": "Slave Device Static Address",
                "width": 10
              },
              "SDADLS": {
                "bit": 10,
                "description": "Slave Device Address Length Selection"
              },
              "SDIBIPL": {
                "bit": 12,
                "description": "Slave Device IBI Payload"
              },
              "SDDYAD": {
                "bit": 16,
                "description": "Slave Device I3C Dynamic Address",
                "width": 7
              }
            },
            "SDATBAS1": {
              "SDSTAD": {
                "bit": 0,
                "description": "Slave Device Static Address",
                "width": 10
              },
              "SDADLS": {
                "bit": 10,
                "description": "Slave Device Address Length Selection"
              },
              "SDIBIPL": {
                "bit": 12,
                "description": "Slave Device IBI Payload"
              },
              "SDDYAD": {
                "bit": 16,
                "description": "Slave Device I3C Dynamic Address",
                "width": 7
              }
            },
            "SDATBAS2": {
              "SDSTAD": {
                "bit": 0,
                "description": "Slave Device Static Address",
                "width": 10
              },
              "SDADLS": {
                "bit": 10,
                "description": "Slave Device Address Length Selection"
              },
              "SDIBIPL": {
                "bit": 12,
                "description": "Slave Device IBI Payload"
              },
              "SDDYAD": {
                "bit": 16,
                "description": "Slave Device I3C Dynamic Address",
                "width": 7
              }
            },
            "MSDCT%s": {
              "RBCR0": {
                "bit": 8,
                "description": "Max Data Speed Limitation"
              },
              "RBCR1": {
                "bit": 9,
                "description": "IBI Request Capable"
              },
              "RBCR2": {
                "bit": 10,
                "description": "IBI Payload"
              },
              "RBCR3": {
                "bit": 11,
                "description": "Offline Capable"
              },
              "RBCR4": {
                "bit": 12,
                "description": "Bridge Identifier"
              },
              "RBCR76": {
                "bit": 14,
                "description": "Device Role",
                "width": 2
              }
            },
            "SVDCT": {
              "TDCR": {
                "bit": 0,
                "description": "Transfar Device Characteristic Register",
                "width": 8
              },
              "TBCR0": {
                "bit": 8,
                "description": "Max Data Speed Limitation"
              },
              "TBCR1": {
                "bit": 9,
                "description": "IBI Request Capable"
              },
              "TBCR2": {
                "bit": 10,
                "description": "IBI Payload"
              },
              "TBCR3": {
                "bit": 11,
                "description": "Offline Capable"
              },
              "TBCR4": {
                "bit": 12,
                "description": "Bridge Identifier"
              },
              "TBCR76": {
                "bit": 14,
                "description": "Device Role",
                "width": 2
              }
            },
            "SVDVAD%s": {
              "SVAD": {
                "bit": 16,
                "description": "Slave Address",
                "width": 10
              },
              "SADLG": {
                "bit": 27,
                "description": "Slave Address Length"
              },
              "SSTADV": {
                "bit": 30,
                "description": "Slave Static Address Valid"
              },
              "SDYADV": {
                "bit": 31,
                "description": "Slave Dynamic Address Valid"
              }
            },
            "CSECMD": {
              "SVIRQE": {
                "bit": 0,
                "description": "Slave Interrupt Requests Enable"
              },
              "MSRQE": {
                "bit": 1,
                "description": "Mastership Requests Enable"
              }
            },
            "CEACTST": {
              "ACTST": {
                "bit": 0,
                "description": "Activity State",
                "width": 4
              }
            },
            "CMWLG": {
              "MWLG": {
                "bit": 0,
                "description": "Max Write Length",
                "width": 16
              }
            },
            "CMRLG": {
              "MRLG": {
                "bit": 0,
                "description": "Max Read Length",
                "width": 16
              },
              "IBIPSZ": {
                "bit": 16,
                "description": "IBI Payload Size",
                "width": 8
              }
            },
            "CETSTMD": {
              "TSTMD": {
                "bit": 0,
                "description": "Test Mode",
                "width": 8
              }
            },
            "CGDVST": {
              "PNDINT": {
                "bit": 0,
                "description": "Pending Interrupt",
                "width": 4
              },
              "PRTE": {
                "bit": 5,
                "description": "Protocol Error"
              },
              "ACTMD": {
                "bit": 6,
                "description": "Slave Device\u2019s current Activity Mode",
                "width": 2
              },
              "VDRSV": {
                "bit": 8,
                "description": "Vendor Reserved",
                "width": 8
              }
            },
            "CMDSPW": {
              "MSWDR": {
                "bit": 0,
                "description": "Maximum Sustained Write Data Rate",
                "width": 3
              }
            },
            "CMDSPR": {
              "MSRDR": {
                "bit": 0,
                "description": "Maximum Sustained Read Data Rate",
                "width": 3
              },
              "CDTTIM": {
                "bit": 3,
                "description": "Clock to Data Turnaround Time (TSCO)",
                "width": 3
              }
            },
            "CMDSPT": {
              "MRTTIM": {
                "bit": 0,
                "description": "Maximum Read Turnaround Time",
                "width": 24
              },
              "MRTE": {
                "bit": 31,
                "description": "Maximum Read Turnaround Time Enable"
              }
            },
            "CETSM": {
              "SPTSYN": {
                "bit": 0,
                "description": "Supports Sync Mode"
              },
              "SPTASYN0": {
                "bit": 1,
                "description": "Support Async Mode 0"
              },
              "SPTASYN1": {
                "bit": 2,
                "description": "Support Async Mode 1"
              },
              "FREQ": {
                "bit": 8,
                "description": "Frequency Byte",
                "width": 8
              },
              "INAC": {
                "bit": 16,
                "description": "Inaccuracy Byte",
                "width": 8
              }
            },
            "CETSS": {
              "SYNE": {
                "bit": 0,
                "description": "Sync Mode Enabled"
              },
              "ASYNE": {
                "bit": 1,
                "description": "Async Mode Enabled",
                "width": 2
              },
              "ICOVF": {
                "bit": 7,
                "description": "Internal Counter Overflow"
              }
            },
            "BITCNT": {
              "BCNT": {
                "bit": 0,
                "description": "Bit Counter",
                "width": 5
              }
            },
            "NQSTLV": {
              "CMDQFLV": {
                "bit": 0,
                "description": "Normal Command Queue Free Level",
                "width": 8
              },
              "RSPQLV": {
                "bit": 8,
                "description": "Normal Response Queue Level",
                "width": 8
              },
              "IBIQLV": {
                "bit": 16,
                "description": "Normal IBI Queue Level",
                "width": 8
              },
              "IBISCNT": {
                "bit": 24,
                "description": "Normal IBI Status Count",
                "width": 5
              }
            },
            "NDBSTLV0": {
              "TDBFLV": {
                "bit": 0,
                "description": "Normal Transmit Data Buffer Free Level",
                "width": 8
              },
              "RDBLV": {
                "bit": 8,
                "description": "Normal Receive Data Buffer Level",
                "width": 8
              }
            },
            "NRSQSTLV": {
              "RSQLV": {
                "bit": 0,
                "description": "Normal Receive Status Queue Level",
                "width": 8
              }
            },
            "HQSTLV": {
              "CMDQLV": {
                "bit": 0,
                "description": "High Priority Command Queue Level",
                "width": 8
              },
              "RSPQLV": {
                "bit": 8,
                "description": "High Priority Response Queue Level",
                "width": 8
              }
            },
            "HDBSTLV": {
              "TDBFLV": {
                "bit": 0,
                "description": "High Priority Transmit Data Buffer Free Level",
                "width": 8
              },
              "RDBLV": {
                "bit": 8,
                "description": "High Priority Receive Data Buffer Level",
                "width": 8
              }
            },
            "PRSTDBG": {
              "SCILV": {
                "bit": 0,
                "description": "SCL Line Signal Level"
              },
              "SDILV": {
                "bit": 1,
                "description": "SDA Line Signal Level"
              },
              "SCOLV": {
                "bit": 2,
                "description": "SCL Output Level"
              },
              "SDOLV": {
                "bit": 3,
                "description": "SDA Output Level"
              }
            },
            "MSERRCNT": {
              "M2ECNT": {
                "bit": 0,
                "description": "M2 Error Counter",
                "width": 8
              }
            },
            "SC1CPT": {
              "SC1C": {
                "bit": 0,
                "description": "SC1 Capture",
                "width": 16
              }
            },
            "SC2CPT": {
              "SC2C": {
                "bit": 0,
                "description": "SC2 Capture",
                "width": 16
              }
            }
          }
        },
        "ECCMB": {
          "instances": [
            {
              "name": "ECCMB",
              "base": "0x4012F200"
            }
          ],
          "registers": {
            "EC710CTL": {
              "offset": "0x00",
              "size": 32,
              "description": "ECC Control Register"
            },
            "EC710TMC": {
              "offset": "0x04",
              "size": 16,
              "description": "ECC Test Mode Control Register"
            },
            "EC710TED": {
              "offset": "0x0C",
              "size": 32,
              "description": "ECC Test Substitute Data Register"
            },
            "EC710EAD0": {
              "offset": "0x10",
              "size": 32,
              "description": "ECC Error Address Register"
            }
          },
          "bits": {
            "EC710CTL": {
              "ECEMF": {
                "bit": 0,
                "description": "ECC Error Message Flag"
              },
              "ECER1F": {
                "bit": 1,
                "description": "ECC Error Detection and Correction Flag"
              },
              "ECER2F": {
                "bit": 2,
                "description": "2-bit ECC Error Detection Flag"
              },
              "EC1EDIC": {
                "bit": 3,
                "description": "ECC 1-bit Error Detection Interrupt Control"
              },
              "EC2EDIC": {
                "bit": 4,
                "description": "ECC 2-bit Error Detection Interrupt Control"
              },
              "EC1ECP": {
                "bit": 5,
                "description": "ECC 1-bit Error Correction Permission"
              },
              "ECERVF": {
                "bit": 6,
                "description": "ECC Error Judgment Enable Flag"
              },
              "ECER1C": {
                "bit": 9,
                "description": "Accumulating ECC Error Detection and Correction Flag Clear"
              },
              "ECER2C": {
                "bit": 10,
                "description": "2-bit ECC Error Detection Flag Clear"
              },
              "ECOVFF": {
                "bit": 11,
                "description": "ECC Overflow Detection Flag"
              },
              "EMCA": {
                "bit": 14,
                "description": "Access Control to ECC Mode Select bit",
                "width": 2
              },
              "ECSEDF0": {
                "bit": 16,
                "description": "ECC Single bit Error Address Detection Flag"
              },
              "ECDEDF0": {
                "bit": 17,
                "description": "ECC Dual Bit Error Address Detection Flag"
              }
            },
            "EC710TMC": {
              "ECDCS": {
                "bit": 1,
                "description": "ECC Decode Input Select"
              },
              "ECTMCE": {
                "bit": 7,
                "description": "ECC Test Mode Control Enable"
              },
              "ETMA": {
                "bit": 14,
                "description": "ECC Test Mode Bit Access Control",
                "width": 2
              }
            },
            "EC710TED": {
              "ECEDB": {
                "bit": 0,
                "description": "ECC Test Substitute Data",
                "width": 32
              }
            },
            "EC710EAD0": {
              "ECEAD": {
                "bit": 0,
                "description": "ECC Error Address",
                "width": 11
              }
            }
          }
        },
        "GPT16E0": {
          "instances": [
            {
              "name": "GPT16E0",
              "base": "0x40169000"
            }
          ],
          "registers": {
            "GTWP": {
              "offset": "0x00",
              "size": 32,
              "description": "General PWM Timer Write-Protection Register"
            },
            "GTSTR": {
              "offset": "0x04",
              "size": 32,
              "description": "General PWM Timer Software Start Register"
            },
            "GTSTP": {
              "offset": "0x08",
              "size": 32,
              "description": "General PWM Timer Software Stop Register"
            },
            "GTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "General PWM Timer Software Clear Register"
            },
            "GTSSR": {
              "offset": "0x10",
              "size": 32,
              "description": "General PWM Timer Start Source Select Register"
            },
            "GTPSR": {
              "offset": "0x14",
              "size": 32,
              "description": "General PWM Timer Stop Source Select Register"
            },
            "GTCSR": {
              "offset": "0x18",
              "size": 32,
              "description": "General PWM Timer Clear Source Select Register"
            },
            "GTUPSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "General PWM Timer Up Count Source Select Register"
            },
            "GTDNSR": {
              "offset": "0x20",
              "size": 32,
              "description": "General PWM Timer Down Count Source Select Register"
            },
            "GTICASR": {
              "offset": "0x24",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register A"
            },
            "GTICBSR": {
              "offset": "0x28",
              "size": 32,
              "description": "General PWM Timer Input Capture Source Select Register B"
            },
            "GTCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "General PWM Timer Control Register"
            },
            "GTUDDTYC": {
              "offset": "0x30",
              "size": 32,
              "description": "General PWM Timer Count Direction and Duty Setting Register"
            },
            "GTIOR": {
              "offset": "0x34",
              "size": 32,
              "description": "General PWM Timer I/O Control Register"
            },
            "GTINTAD": {
              "offset": "0x38",
              "size": 32,
              "description": "General PWM Timer Interrupt Output Setting Register"
            },
            "GTST": {
              "offset": "0x3C",
              "size": 32,
              "description": "General PWM Timer Status Register"
            },
            "GTBER": {
              "offset": "0x40",
              "size": 32,
              "description": "General PWM Timer Buffer Enable Register"
            },
            "GTITC": {
              "offset": "0x44",
              "size": 32,
              "description": "General PWM Timer Interrupt and A/D Conversion Start Request Skipping Setting Register"
            },
            "GTCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "General PWM Timer Counter"
            },
            "GTCCRA": {
              "offset": "0x4C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register A"
            },
            "GTCCRB": {
              "offset": "0x50",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register B"
            },
            "GTCCRC": {
              "offset": "0x54",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register C"
            },
            "GTCCRE": {
              "offset": "0x58",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register E"
            },
            "GTCCRD": {
              "offset": "0x5C",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register D"
            },
            "GTCCRF": {
              "offset": "0x60",
              "size": 32,
              "description": "General PWM Timer Compare Capture Register F"
            },
            "GTPR": {
              "offset": "0x64",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Register"
            },
            "GTPBR": {
              "offset": "0x68",
              "size": 32,
              "description": "General PWM Timer Cycle Setting Buffer Register"
            },
            "GTPDBR": {
              "offset": "0x6C",
              "size": 32,
              "description": "General PWM Timer Period Setting Double-Buffer Register"
            },
            "GTADTRA": {
              "offset": "0x70",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Register A"
            },
            "GTADTBRA": {
              "offset": "0x74",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Buffer Register A"
            },
            "GTADTDBRA": {
              "offset": "0x78",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Double-Buffer Register A"
            },
            "GTADTRB": {
              "offset": "0x7C",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Register B"
            },
            "GTADTBRB": {
              "offset": "0x80",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Buffer Register B"
            },
            "GTADTDBRB": {
              "offset": "0x84",
              "size": 32,
              "description": "A/D Conversion Start Request Timing Double-Buffer Register B"
            },
            "GTDTCR": {
              "offset": "0x88",
              "size": 32,
              "description": "General PWM Timer Dead Time Control Register"
            },
            "GTDVU": {
              "offset": "0x8C",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register U"
            },
            "GTDVD": {
              "offset": "0x90",
              "size": 32,
              "description": "General PWM Timer Dead Time Value Register D"
            },
            "GTDBU": {
              "offset": "0x94",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register U"
            },
            "GTDBD": {
              "offset": "0x98",
              "size": 32,
              "description": "General PWM Timer Dead Time Buffer Register D"
            },
            "GTSOS": {
              "offset": "0x9C",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Status Register"
            },
            "GTSOTR": {
              "offset": "0xA0",
              "size": 32,
              "description": "General PWM Timer Output Protection Function Temporary Release Register"
            },
            "GTADSMR": {
              "offset": "0xA4",
              "size": 32,
              "description": "General PWM Timer A/D Conversion Start Request Signal Monitoring Register"
            },
            "GTICLF": {
              "offset": "0xB8",
              "size": 32,
              "description": "General PWM Timer Inter Channel Logical Operation Function Setting Register"
            },
            "GTPC": {
              "offset": "0xBC",
              "size": 32,
              "description": "General PWM Timer Period Count Register"
            },
            "GTSECSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Channel Select Register"
            },
            "GTSECR": {
              "offset": "0xD4",
              "size": 32,
              "description": "General PWM Timer Operation Enable Bit Simultaneous Control Register"
            }
          },
          "bits": {
            "GTWP": {
              "WP": {
                "bit": 0,
                "description": "Register Write Disable"
              },
              "STRWP": {
                "bit": 1,
                "description": "GTSTR.CSTRT Bit Write Disable"
              },
              "STPWP": {
                "bit": 2,
                "description": "GTSTP.CSTOP Bit Write Disable"
              },
              "CLRWP": {
                "bit": 3,
                "description": "GTCLR.CCLR Bit Write Disable"
              },
              "CMNWP": {
                "bit": 4,
                "description": "Common Register Write Disabled"
              },
              "PRKEY": {
                "bit": 8,
                "description": "GTWP Key Code",
                "width": 8
              }
            },
            "GTSTR": {
              "CSTRT0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              },
              "CSTRT5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Start (n : the same as bit position value)"
              }
            },
            "GTSTP": {
              "CSTOP0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              },
              "CSTOP5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Stop (n : the same as bit position value)"
              }
            },
            "GTCLR": {
              "CCLR0": {
                "bit": 0,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR1": {
                "bit": 1,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR2": {
                "bit": 2,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR3": {
                "bit": 3,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR4": {
                "bit": 4,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              },
              "CCLR5": {
                "bit": 5,
                "description": "Channel n GTCNT Count Clear (n : the same as bit position value)"
              }
            },
            "GTSSR": {
              "SSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Start Enable"
              },
              "SSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Start Enable"
              },
              "SSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Start Enable"
              },
              "SSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Start Enable"
              },
              "SSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Start Enable"
              },
              "SSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Start Enable"
              },
              "SSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Start Enable"
              },
              "SSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Start Enable"
              },
              "SSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Start Enable"
              },
              "SSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Start Enable"
              },
              "SSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Start Enable"
              },
              "SSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Start Enable"
              },
              "SSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Start Enable"
              },
              "SSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Start Enable"
              },
              "SSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Start Enable"
              },
              "CSTRT": {
                "bit": 31,
                "description": "Software Source Counter Start Enable"
              }
            },
            "GTPSR": {
              "PSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Stop Enable"
              },
              "PSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Stop Enable"
              },
              "PSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Stop Enable"
              },
              "PSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Stop Enable"
              },
              "PSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Stop Enable"
              },
              "PSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Stop Enable"
              },
              "PSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Stop Enable"
              },
              "PSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Stop Enable"
              },
              "PSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Stop Enable"
              },
              "PSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Stop Enable"
              },
              "PSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Stop Enable"
              },
              "PSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Stop Enable"
              },
              "PSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Stop Enable"
              },
              "PSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Stop Enable"
              },
              "PSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Stop Enable"
              },
              "CSTOP": {
                "bit": 31,
                "description": "Software Source Counter Stop Enable"
              }
            },
            "GTCSR": {
              "CSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Clear Enable"
              },
              "CSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Clear Enable"
              },
              "CSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Clear Enable"
              },
              "CSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Clear Enable"
              },
              "CSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Clear Enable"
              },
              "CSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Clear Enable"
              },
              "CSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Clear Enable"
              },
              "CSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Clear Enable"
              },
              "CSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Clear Enable"
              },
              "CSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Clear Enable"
              },
              "CSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Clear Enable"
              },
              "CSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Clear Enable"
              },
              "CSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Clear Enable"
              },
              "CSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Clear Enable"
              },
              "CSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Clear Enable"
              },
              "CCLR": {
                "bit": 31,
                "description": "Software Source Counter Clear Enable"
              }
            },
            "GTUPSR": {
              "USGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Up Enable"
              },
              "USGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Up Enable"
              },
              "USGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Up Enable"
              },
              "USCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Up Enable"
              },
              "USCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Up Enable"
              },
              "USCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Up Enable"
              },
              "USCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Up Enable"
              },
              "USELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Up Enable"
              },
              "USELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Up Enable"
              },
              "USELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Up Enable"
              },
              "USELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Up Enable"
              },
              "USELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Up Enable"
              },
              "USELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Up Enable"
              },
              "USELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Up Enable"
              },
              "USELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Up Enable"
              }
            },
            "GTDNSR": {
              "DSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source Counter Count Down Enable"
              },
              "DSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source Counter Count Down Enable"
              },
              "DSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source Counter Count Down Enable"
              },
              "DSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source Counter Count Down Enable"
              },
              "DSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source Counter Count Down Enable"
              },
              "DSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source Counter Count Down Enable"
              },
              "DSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source Counter Count Down Enable"
              },
              "DSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source Counter Count Down Enable"
              },
              "DSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source Counter Count Down Enable"
              },
              "DSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source Counter Count Down Enable"
              },
              "DSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source Counter Count Down Enable"
              },
              "DSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source Counter Count Down Enable"
              },
              "DSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source Counter Count Down Enable"
              },
              "DSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source Counter Count Down Enable"
              },
              "DSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source Counter Count Down Enable"
              }
            },
            "GTICASR": {
              "ASGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRA Input Capture Enable"
              },
              "ASGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRA Input Capture Enable"
              },
              "ASCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRA Input Capture Enable"
              },
              "ASCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRA Input Capture Enable"
              },
              "ASELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRA Input Capture Enable"
              },
              "ASELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRA Input Capture Enable"
              },
              "ASELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRA Input Capture Enable"
              },
              "ASELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRA Input Capture Enable"
              },
              "ASELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRA Input Capture Enable"
              },
              "ASELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRA Input Capture Enable"
              },
              "ASELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRA Input Capture Enable"
              },
              "ASELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRA Input Capture Enable"
              }
            },
            "GTICBSR": {
              "BSGTRGAR": {
                "bit": 0,
                "description": "GTETRGA Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGAF": {
                "bit": 1,
                "description": "GTETRGA Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBR": {
                "bit": 2,
                "description": "GTETRGB Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGBF": {
                "bit": 3,
                "description": "GTETRGB Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCR": {
                "bit": 4,
                "description": "GTETRGC Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGCF": {
                "bit": 5,
                "description": "GTETRGC Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDR": {
                "bit": 6,
                "description": "GTETRGD Pin Rising Input Source GTCCRB Input Capture Enable"
              },
              "BSGTRGDF": {
                "bit": 7,
                "description": "GTETRGD Pin Falling Input Source GTCCRB Input Capture Enable"
              },
              "BSCARBL": {
                "bit": 8,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCARBH": {
                "bit": 9,
                "description": "GTIOCnA Pin Rising Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCAFBL": {
                "bit": 10,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCAFBH": {
                "bit": 11,
                "description": "GTIOCnA Pin Falling Input during GTIOCnB Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBRAL": {
                "bit": 12,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBRAH": {
                "bit": 13,
                "description": "GTIOCnB Pin Rising Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSCBFAL": {
                "bit": 14,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value Low Source GTCCRB Input Capture Enable"
              },
              "BSCBFAH": {
                "bit": 15,
                "description": "GTIOCnB Pin Falling Input during GTIOCnA Value High Source GTCCRB Input Capture Enable"
              },
              "BSELCA": {
                "bit": 16,
                "description": "ELC_GPTA Event Source GTCCRB Input Capture Enable"
              },
              "BSELCB": {
                "bit": 17,
                "description": "ELC_GPTB Event Source GTCCRB Input Capture Enable"
              },
              "BSELCC": {
                "bit": 18,
                "description": "ELC_GPTC Event Source GTCCRB Input Capture Enable"
              },
              "BSELCD": {
                "bit": 19,
                "description": "ELC_GPTD Event Source GTCCRB Input Capture Enable"
              },
              "BSELCE": {
                "bit": 20,
                "description": "ELC_GPTE Event Source GTCCRB Input Capture Enable"
              },
              "BSELCF": {
                "bit": 21,
                "description": "ELC_GPTF Event Source GTCCRB Input Capture Enable"
              },
              "BSELCG": {
                "bit": 22,
                "description": "ELC_GPTG Event Source GTCCRB Input Capture Enable"
              },
              "BSELCH": {
                "bit": 23,
                "description": "ELC_GPTH Event Source GTCCRB Input Capture Enable"
              }
            },
            "GTCR": {
              "CST": {
                "bit": 0,
                "description": "Count Start"
              },
              "MD": {
                "bit": 16,
                "description": "Mode Select",
                "width": 3
              },
              "TPCS": {
                "bit": 23,
                "description": "Timer Prescaler Select",
                "width": 4
              }
            },
            "GTUDDTYC": {
              "UD": {
                "bit": 0,
                "description": "Count Direction Setting"
              },
              "UDF": {
                "bit": 1,
                "description": "Forcible Count Direction Setting"
              },
              "OADTY": {
                "bit": 16,
                "description": "GTIOCnA Output Duty Setting",
                "width": 2
              },
              "OADTYF": {
                "bit": 18,
                "description": "Forcible GTIOCnA Output Duty Setting"
              },
              "OADTYR": {
                "bit": 19,
                "description": "GTIOCnA Output Value Selecting after Releasing 0%/100% Duty Setting"
              },
              "OBDTY": {
                "bit": 24,
                "description": "GTIOCnB Output Duty Setting",
                "width": 2
              },
              "OBDTYF": {
                "bit": 26,
                "description": "Forcible GTIOCnB Output Duty Setting"
              },
              "OBDTYR": {
                "bit": 27,
                "description": "GTIOCnB Output Value Selecting after Releasing 0%/100% Duty Setting"
              }
            },
            "GTIOR": {
              "GTIOA": {
                "bit": 0,
                "description": "GTIOCnA Pin Function Select",
                "width": 5
              },
              "OADFLT": {
                "bit": 6,
                "description": "GTIOCnA Pin Output Value Setting at the Count Stop"
              },
              "OAHLD": {
                "bit": 7,
                "description": "GTIOCnA Pin Output Setting at the Start/Stop Count"
              },
              "OAE": {
                "bit": 8,
                "description": "GTIOCnA Pin Output Enable"
              },
              "OADF": {
                "bit": 9,
                "description": "GTIOCnA Pin Disable Value Setting",
                "width": 2
              },
              "NFAEN": {
                "bit": 13,
                "description": "Noise Filter A Enable"
              },
              "NFCSA": {
                "bit": 14,
                "description": "Noise Filter A Sampling Clock Select",
                "width": 2
              },
              "GTIOB": {
                "bit": 16,
                "description": "GTIOCnB Pin Function Select",
                "width": 5
              },
              "OBDFLT": {
                "bit": 22,
                "description": "GTIOCnB Pin Output Value Setting at the Count Stop"
              },
              "OBHLD": {
                "bit": 23,
                "description": "GTIOCnB Pin Output Setting at the Start/Stop Count"
              },
              "OBE": {
                "bit": 24,
                "description": "GTIOCnB Pin Output Enable"
              },
              "OBDF": {
                "bit": 25,
                "description": "GTIOCnB Pin Disable Value Setting",
                "width": 2
              },
              "NFBEN": {
                "bit": 29,
                "description": "Noise Filter B Enable"
              },
              "NFCSB": {
                "bit": 30,
                "description": "Noise Filter B Sampling Clock Select",
                "width": 2
              }
            },
            "GTINTAD": {
              "GRP": {
                "bit": 24,
                "description": "Output Disable Source Select",
                "width": 2
              },
              "GRPABH": {
                "bit": 29,
                "description": "Same Time Output Level High Disable Request Enable"
              },
              "GRPABL": {
                "bit": 30,
                "description": "Same Time Output Level Low Disable Request Enable"
              }
            },
            "GTST": {
              "TCFA": {
                "bit": 0,
                "description": "Input Capture/Compare Match Flag A"
              },
              "TCFB": {
                "bit": 1,
                "description": "Input Capture/Compare Match Flag B"
              },
              "TCFC": {
                "bit": 2,
                "description": "Input Compare Match Flag C"
              },
              "TCFD": {
                "bit": 3,
                "description": "Input Compare Match Flag D"
              },
              "TCFE": {
                "bit": 4,
                "description": "Input Compare Match Flag E"
              },
              "TCFF": {
                "bit": 5,
                "description": "Input Compare Match Flag F"
              },
              "TCFPO": {
                "bit": 6,
                "description": "Overflow Flag"
              },
              "TCFPU": {
                "bit": 7,
                "description": "Underflow Flag"
              },
              "ITCNT": {
                "bit": 8,
                "description": "GPTn_OVF/GPTn_UDF Interrupt Skipping Count Counter",
                "width": 3
              },
              "TUCF": {
                "bit": 15,
                "description": "Count Direction Flag"
              },
              "ADTRAUF": {
                "bit": 16,
                "description": "GTADTRA Register Compare Match (Up-Counting) A/D Conversion Start Request Flag"
              },
              "ADTRADF": {
                "bit": 17,
                "description": "GTADTRA Register Compare Match (Down-Counting) A/D Conversion Start Request Flag"
              },
              "ADTRBUF": {
                "bit": 18,
                "description": "GTADTRB Register Compare Match (Up-Counting) A/D Conversion Start Request Flag"
              },
              "ADTRBDF": {
                "bit": 19,
                "description": "GTADTRB Register Compare Match (Down-Counting) A/D Conversion Start Request Flag"
              },
              "ODF": {
                "bit": 24,
                "description": "Output Disable Flag"
              },
              "DTEF": {
                "bit": 28,
                "description": "Dead Time Error Flag"
              },
              "OABHF": {
                "bit": 29,
                "description": "Same Time Output Level High Flag"
              },
              "OABLF": {
                "bit": 30,
                "description": "Same Time Output Level Low Flag"
              },
              "PCF": {
                "bit": 31,
                "description": "Period Count Function Finish Flag"
              }
            },
            "GTBER": {
              "BD0": {
                "bit": 0,
                "description": "GTCCR Buffer Operation Disable"
              },
              "BD1": {
                "bit": 1,
                "description": "GTPR Buffer Operation Disable"
              },
              "BD2": {
                "bit": 2,
                "description": "GTADTRA/GTADTRB Registers Buffer Operation Disable"
              },
              "BD3": {
                "bit": 3,
                "description": "GTDVU/GTDVD Registers Buffer Operation Disable"
              },
              "CCRA": {
                "bit": 16,
                "description": "GTCCRA Buffer Operation",
                "width": 2
              },
              "CCRB": {
                "bit": 18,
                "description": "GTCCRB Buffer Operation",
                "width": 2
              },
              "PR": {
                "bit": 20,
                "description": "GTPR Buffer Operation",
                "width": 2
              },
              "CCRSWT": {
                "bit": 22,
                "description": "GTCCRA and GTCCRB Forcible Buffer Operation"
              },
              "ADTTA": {
                "bit": 24,
                "description": "GTADTRA Register Buffer Transfer Timing Select",
                "width": 2
              },
              "ADTDA": {
                "bit": 26,
                "description": "GTADTRA Register Double Buffer Operation"
              },
              "ADTTB": {
                "bit": 28,
                "description": "GTADTRB Register Buffer Transfer Timing Select",
                "width": 2
              },
              "ADTDB": {
                "bit": 30,
                "description": "GTADTRB Register Double Buffer Operation"
              }
            },
            "GTITC": {
              "ITLA": {
                "bit": 0,
                "description": "GTCCRA Register Compare Match/Input Capture Interrupt Link"
              },
              "ITLB": {
                "bit": 1,
                "description": "GTCCRB Register Compare Match/Input Capture Interrupt Link"
              },
              "ITLC": {
                "bit": 2,
                "description": "GTCCRC Register Compare Match Interrupt Link"
              },
              "ITLD": {
                "bit": 3,
                "description": "GTCCRD Register Compare Match Interrupt Link"
              },
              "ITLE": {
                "bit": 4,
                "description": "GTCCRE Register Compare Match Interrupt Link"
              },
              "ITLF": {
                "bit": 5,
                "description": "GTCCRF Register Compare Match Interrupt Link"
              },
              "IVTC": {
                "bit": 6,
                "description": "GPTn_OVF/GPTn_UDF Interrupt Skipping Function Select",
                "width": 2
              },
              "IVTT": {
                "bit": 8,
                "description": "GPTn_OVF/GPTn_UDF Interrupt Skipping Count Select",
                "width": 3
              },
              "ADTAL": {
                "bit": 12,
                "description": "GTADTRA Register A/D Conversion Start Request Link"
              },
              "ADTBL": {
                "bit": 14,
                "description": "GTADTRB Register A/D Conversion Start Request Link"
              }
            },
            "GTDTCR": {
              "TDE": {
                "bit": 0,
                "description": "Negative-Phase Waveform Setting"
              },
              "TDBUE": {
                "bit": 4,
                "description": "GTDVU Register Buffer Operation Enable"
              },
              "TDBDE": {
                "bit": 5,
                "description": "GTDVD Register Buffer Operation Enable"
              },
              "TDFER": {
                "bit": 8,
                "description": "GTDVD Register Setting"
              }
            },
            "GTSOS": {
              "SOS": {
                "bit": 0,
                "description": "Output Protection Function Status",
                "width": 2
              }
            },
            "GTSOTR": {
              "SOTR": {
                "bit": 0,
                "description": "Output Protection Function Temporary Release"
              }
            },
            "GTADSMR": {
              "ADSMS0": {
                "bit": 0,
                "description": "A/D Conversion Start Request Signal Monitor 0 Selection",
                "width": 2
              },
              "ADSMEN0": {
                "bit": 8,
                "description": "A/D Conversion Start Request Signal Monitor 0 Output Enabling"
              },
              "ADSMS1": {
                "bit": 16,
                "description": "A/D Conversion Start Request Signal Monitor 1 Selection",
                "width": 2
              },
              "ADSMEN1": {
                "bit": 24,
                "description": "A/D Conversion Start Request Signal Monitor 1 Output Enabling"
              }
            },
            "GTICLF": {
              "ICLFA": {
                "bit": 0,
                "description": "GTIOCnA Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELC": {
                "bit": 4,
                "description": "Inter Channel Signal C Select",
                "width": 6
              },
              "ICLFB": {
                "bit": 16,
                "description": "GTIOCnB Output Logical Operation Function Select",
                "width": 3
              },
              "ICLFSELD": {
                "bit": 20,
                "description": "Inter Channel Signal D Select",
                "width": 6
              }
            },
            "GTPC": {
              "PCEN": {
                "bit": 0,
                "description": "Period Count Function Enable"
              },
              "ASTP": {
                "bit": 8,
                "description": "Automatic Stop Function Enable"
              },
              "PCNT": {
                "bit": 16,
                "description": "Period Counter",
                "width": 12
              }
            },
            "GTSECSR": {
              "SECSEL0": {
                "bit": 0,
                "description": "Channel 0 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL1": {
                "bit": 1,
                "description": "Channel 1 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL2": {
                "bit": 2,
                "description": "Channel 2 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL3": {
                "bit": 3,
                "description": "Channel 3 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL4": {
                "bit": 4,
                "description": "Channel 4 Operation Enable Bit Simultaneous Control Channel Select"
              },
              "SECSEL5": {
                "bit": 5,
                "description": "Channel 5 Operation Enable Bit Simultaneous Control Channel Select"
              }
            },
            "GTSECR": {
              "SBDCE": {
                "bit": 0,
                "description": "GTCCR Register Buffer Operation Simultaneous Enable"
              },
              "SBDPE": {
                "bit": 1,
                "description": "GTPR Register Buffer Operation Simultaneous Enable"
              },
              "SBDAE": {
                "bit": 2,
                "description": "GTADTR Register Buffer Operation Simultaneous Enable"
              },
              "SBDDE": {
                "bit": 3,
                "description": "GTDV Register Buffer Operation Simultaneous Enable"
              },
              "SBDCD": {
                "bit": 8,
                "description": "GTCCR Register Buffer Operation Simultaneous Disable"
              },
              "SBDPD": {
                "bit": 9,
                "description": "GTPR Register Buffer Operation Simultaneous Disable"
              },
              "SBDAD": {
                "bit": 10,
                "description": "GTADTR Register Buffer Operation Simultaneous Disable"
              },
              "SBDDD": {
                "bit": 11,
                "description": "GTDV Register Buffer Operation Simultaneous Disable"
              },
              "SPCE": {
                "bit": 16,
                "description": "Period Count Function Simultaneous Enable"
              },
              "SPCD": {
                "bit": 24,
                "description": "Period Count Function Simultaneous Disable"
              }
            }
          }
        },
        "GPT16E1": {
          "instances": [
            {
              "name": "GPT16E1",
              "base": "0x40169100"
            }
          ],
          "registers": {}
        },
        "GPT16E2": {
          "instances": [
            {
              "name": "GPT16E2",
              "base": "0x40169200"
            }
          ],
          "registers": {}
        },
        "GPT16E3": {
          "instances": [
            {
              "name": "GPT16E3",
              "base": "0x40169300"
            }
          ],
          "registers": {}
        },
        "GPT16E4": {
          "instances": [
            {
              "name": "GPT16E4",
              "base": "0x40169400"
            }
          ],
          "registers": {}
        },
        "GPT16E5": {
          "instances": [
            {
              "name": "GPT16E5",
              "base": "0x40169500"
            }
          ],
          "registers": {}
        },
        "GPT": {
          "instances": [
            {
              "name": "GPT_OPS",
              "base": "0x40169A00"
            }
          ],
          "registers": {
            "OPSCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Output Phase Switching Control Register"
            }
          },
          "bits": {
            "OPSCR": {
              "UF": {
                "bit": 0,
                "description": "UF"
              },
              "VF": {
                "bit": 1,
                "description": "VF"
              },
              "WF": {
                "bit": 2,
                "description": "WF"
              },
              "U": {
                "bit": 4,
                "description": "Input U-Phase Monitor"
              },
              "V": {
                "bit": 5,
                "description": "Input V-Phase Monitor"
              },
              "W": {
                "bit": 6,
                "description": "Input W-Phase Monitor"
              },
              "EN": {
                "bit": 8,
                "description": "Output Phase Enable"
              },
              "FB": {
                "bit": 16,
                "description": "External Feedback Signal Enable"
              },
              "P": {
                "bit": 17,
                "description": "Positive-Phase Output (P) Control"
              },
              "N": {
                "bit": 18,
                "description": "Negative-Phase Output (N) Control"
              },
              "INV": {
                "bit": 19,
                "description": "Output Phase Invert Control"
              },
              "RV": {
                "bit": 20,
                "description": "Output Phase Rotation Direction Reversal Control"
              },
              "ALIGN": {
                "bit": 21,
                "description": "Input Phase Alignment"
              },
              "GRP": {
                "bit": 24,
                "description": "Output Disabled Source Selection",
                "width": 2
              },
              "GODF": {
                "bit": 26,
                "description": "Group Output Disable Function"
              },
              "NFEN": {
                "bit": 29,
                "description": "External Input Noise Filter Enable"
              },
              "NFCS": {
                "bit": 30,
                "description": "External Input Noise Filter Clock Selection",
                "width": 2
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC120",
              "base": "0x40170000"
            }
          ],
          "registers": {
            "ADCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "A/D Control Register"
            },
            "ADANSA0": {
              "offset": "0x04",
              "size": 16,
              "description": "A/D Channel Select Register A0"
            },
            "ADANSA1": {
              "offset": "0x06",
              "size": 16,
              "description": "A/D Channel Select Register A1"
            },
            "ADADS0": {
              "offset": "0x08",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 0"
            },
            "ADADS1": {
              "offset": "0x0A",
              "size": 16,
              "description": "A/D-Converted Value Addition/Average Channel Select Register 1"
            },
            "ADADC": {
              "offset": "0x0C",
              "size": 8,
              "description": "A/D-Converted Value Addition/Average Count Select Register"
            },
            "ADCER": {
              "offset": "0x0E",
              "size": 16,
              "description": "A/D Control Extended Register"
            },
            "ADSTRGR": {
              "offset": "0x10",
              "size": 16,
              "description": "A/D Conversion Start Trigger Select Register"
            },
            "ADEXICR": {
              "offset": "0x12",
              "size": 16,
              "description": "A/D Conversion Extended Input Control Registers"
            },
            "ADANSB0": {
              "offset": "0x14",
              "size": 16,
              "description": "A/D Channel Select Register B0"
            },
            "ADANSB1": {
              "offset": "0x16",
              "size": 16,
              "description": "A/D Channel Select Register B1"
            },
            "ADDBLDR": {
              "offset": "0x18",
              "size": 16,
              "description": "A/D Data Duplexing Register"
            },
            "ADTSDR": {
              "offset": "0x1A",
              "size": 16,
              "description": "A/D Temperature Sensor Data Register"
            },
            "ADOCDR": {
              "offset": "0x1C",
              "size": 16,
              "description": "A/D Internal Reference Voltage Data Register"
            },
            "ADRD": {
              "offset": "0x1E",
              "size": 16,
              "description": "A/D Self-Diagnosis Data Register"
            },
            "ADDR%s": {
              "offset": "0x36",
              "size": 16,
              "description": "A/D Data Registers %s"
            },
            "ADDR16": {
              "offset": "0x40",
              "size": 16,
              "description": "A/D Data Registers 16"
            },
            "ADSHCR": {
              "offset": "0x66",
              "size": 16,
              "description": "A/D Sample and Hold Circuit Control Register"
            },
            "ADDISCR": {
              "offset": "0x7A",
              "size": 8,
              "description": "A/D Disconnection Detection Control Register"
            },
            "ADSHMSR": {
              "offset": "0x7C",
              "size": 8,
              "description": "A/D Sample and Hold Operation Mode Selection Register"
            },
            "ADGSPCR": {
              "offset": "0x80",
              "size": 16,
              "description": "A/D Group Scan Priority Control Register"
            },
            "ADDBLDRA": {
              "offset": "0x84",
              "size": 16,
              "description": "A/D Data Duplexing Register A"
            },
            "ADDBLDRB": {
              "offset": "0x86",
              "size": 16,
              "description": "A/D Data Duplexing Register B"
            },
            "ADWINMON": {
              "offset": "0x8C",
              "size": 8,
              "description": "A/D Compare Function Window A/B Status Monitor Register"
            },
            "ADCMPCR": {
              "offset": "0x90",
              "size": 16,
              "description": "A/D Compare Function Control Register"
            },
            "ADCMPANSER": {
              "offset": "0x92",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Select Register"
            },
            "ADCMPLER": {
              "offset": "0x93",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Comparison Condition Setting Register"
            },
            "ADCMPANSR0": {
              "offset": "0x94",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 0"
            },
            "ADCMPANSR1": {
              "offset": "0x96",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Select Register 1"
            },
            "ADCMPLR0": {
              "offset": "0x98",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 0"
            },
            "ADCMPLR1": {
              "offset": "0x9A",
              "size": 16,
              "description": "A/D Compare Function Window A Comparison Condition Setting Register 1"
            },
            "ADCMPDR%s": {
              "offset": "0x9C",
              "size": 16,
              "description": "A/D Compare Function Window A Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPSR0": {
              "offset": "0xA0",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register 0"
            },
            "ADCMPSR1": {
              "offset": "0xA2",
              "size": 16,
              "description": "A/D Compare Function Window A Channel Status Register1"
            },
            "ADCMPSER": {
              "offset": "0xA4",
              "size": 8,
              "description": "A/D Compare Function Window A Extended Input Channel Status Register"
            },
            "ADCMPBNSR": {
              "offset": "0xA6",
              "size": 8,
              "description": "A/D Compare Function Window B Channel Select Register"
            },
            "ADWINLLB": {
              "offset": "0xA8",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADWINULB": {
              "offset": "0xAA",
              "size": 16,
              "description": "A/D Compare Function Window B Lower-Side/Upper-Side Level Setting Register"
            },
            "ADCMPBSR": {
              "offset": "0xAC",
              "size": 8,
              "description": "A/D Compare Function Window B Status Register"
            },
            "ADBUF%s": {
              "offset": "0xB0",
              "size": 16,
              "description": "A/D Data Buffer Registers %s"
            },
            "ADBUFEN": {
              "offset": "0xD0",
              "size": 8,
              "description": "A/D Data Buffer Enable Register"
            },
            "ADBUFPTR": {
              "offset": "0xD2",
              "size": 8,
              "description": "A/D Data Buffer Pointer Register"
            },
            "ADSSTRL": {
              "offset": "0xDD",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRT": {
              "offset": "0xDE",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTRO": {
              "offset": "0xDF",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADSSTR%s": {
              "offset": "0xEB",
              "size": 8,
              "description": "A/D Sampling State Register"
            },
            "ADPGACR": {
              "offset": "0x1A0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Control Register"
            },
            "ADPGAGS0": {
              "offset": "0x1A2",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Gain Setting Register 0"
            },
            "ADPGADCR0": {
              "offset": "0x1B0",
              "size": 16,
              "description": "A/D Programmable Gain Amplifier Pseudo-Differential Input Control Register"
            }
          },
          "bits": {
            "ADCSR": {
              "DBLANS": {
                "bit": 0,
                "description": "Double Trigger Channel Select",
                "width": 5
              },
              "GBADIE": {
                "bit": 6,
                "description": "Group B Scan End Interrupt and ELC Event Enable"
              },
              "DBLE": {
                "bit": 7,
                "description": "Double Trigger Mode Select"
              },
              "EXTRG": {
                "bit": 8,
                "description": "Trigger Select"
              },
              "TRGE": {
                "bit": 9,
                "description": "Trigger Start Enable"
              },
              "ADCS": {
                "bit": 13,
                "description": "Scan Mode Select",
                "width": 2
              },
              "ADST": {
                "bit": 15,
                "description": "A/D Conversion Start"
              }
            },
            "ADANSA0": {
              "ANSA00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA11": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA14": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA15": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSA1": {
              "ANSA16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA29": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA30": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSA31": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADADS0": {
              "ADS00": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS01": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS02": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS03": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS04": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS05": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS06": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS07": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS08": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS09": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS10": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS11": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS12": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS13": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS14": {
                "bit": 14,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS15": {
                "bit": 15,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADS1": {
              "ADS16": {
                "bit": 0,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS17": {
                "bit": 1,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS18": {
                "bit": 2,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS19": {
                "bit": 3,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS20": {
                "bit": 4,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS21": {
                "bit": 5,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS22": {
                "bit": 6,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS23": {
                "bit": 7,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS24": {
                "bit": 8,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS25": {
                "bit": 9,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS26": {
                "bit": 10,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS27": {
                "bit": 11,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS28": {
                "bit": 12,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS29": {
                "bit": 13,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS30": {
                "bit": 14,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              },
              "ADS31": {
                "bit": 15,
                "description": "A/D-Converted Value Addition/Average Channel Select"
              }
            },
            "ADADC": {
              "ADC": {
                "bit": 0,
                "description": "Addition/Average Count Select",
                "width": 3
              },
              "AVEE": {
                "bit": 7,
                "description": "Average Mode Select"
              }
            },
            "ADCER": {
              "ADPRC": {
                "bit": 1,
                "description": "12-bit accuracy",
                "width": 2
              },
              "ACE": {
                "bit": 5,
                "description": "A/D Data Register Automatic Clearing Enable"
              },
              "DIAGVAL": {
                "bit": 8,
                "description": "Self-Diagnosis Conversion Voltage Select",
                "width": 2
              },
              "DIAGLD": {
                "bit": 10,
                "description": "Self-Diagnosis Mode Select"
              },
              "DIAGM": {
                "bit": 11,
                "description": "Self-Diagnosis Enable"
              },
              "ADRFMT": {
                "bit": 15,
                "description": "A/D Data Register Format Select"
              }
            },
            "ADSTRGR": {
              "TRSB": {
                "bit": 0,
                "description": "A/D Conversion Start Trigger Select for Group B",
                "width": 6
              },
              "TRSA": {
                "bit": 8,
                "description": "A/D Conversion Start Trigger Select",
                "width": 6
              }
            },
            "ADEXICR": {
              "TSSAD": {
                "bit": 0,
                "description": "Temperature Sensor Output A/D-Converted Value Addition/Average Mode Select"
              },
              "OCSAD": {
                "bit": 1,
                "description": "Internal Reference Voltage A/D-Converted Value Addition/Average Mode Select"
              },
              "TSSA": {
                "bit": 8,
                "description": "Temperature Sensor Output A/D Conversion Select"
              },
              "OCSA": {
                "bit": 9,
                "description": "Internal Reference Voltage A/D Conversion Select"
              },
              "TSSB": {
                "bit": 10,
                "description": "Temperature Sensor Output A/D Conversion Select for Group B"
              },
              "OCSB": {
                "bit": 11,
                "description": "Internal Reference Voltage A/D Conversion Select for Group B"
              }
            },
            "ADANSB0": {
              "ANSB00": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB01": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB02": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB03": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB04": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB05": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB06": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB07": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB08": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB09": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB10": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB11": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB12": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB13": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB14": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB15": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADANSB1": {
              "ANSB16": {
                "bit": 0,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB17": {
                "bit": 1,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB18": {
                "bit": 2,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB19": {
                "bit": 3,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB20": {
                "bit": 4,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB21": {
                "bit": 5,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB22": {
                "bit": 6,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB23": {
                "bit": 7,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB24": {
                "bit": 8,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB25": {
                "bit": 9,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB26": {
                "bit": 10,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB27": {
                "bit": 11,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB28": {
                "bit": 12,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB29": {
                "bit": 13,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB30": {
                "bit": 14,
                "description": "A/D Conversion Channels Select"
              },
              "ANSB31": {
                "bit": 15,
                "description": "A/D Conversion Channels Select"
              }
            },
            "ADDBLDR": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADTSDR": {
              "ADTSDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADOCDR": {
              "ADOCDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADRD": {
              "AD": {
                "bit": 0,
                "description": "Converted Value 11 to 0",
                "width": 12
              },
              "DIAGST": {
                "bit": 14,
                "description": "Self-Diagnosis Status",
                "width": 2
              }
            },
            "ADDR%s": {
              "ADDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDR16": {
              "ADDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADSHCR": {
              "SSTSH": {
                "bit": 0,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Sampling Time Setting",
                "width": 8
              },
              "SHANS": {
                "bit": 8,
                "description": "Channel-Dedicated Sample-and-Hold Circuit Bypass Select",
                "width": 3
              }
            },
            "ADDISCR": {
              "ADNDIS": {
                "bit": 0,
                "description": "Disconnection Detection Assist Setting",
                "width": 4
              },
              "PCHG": {
                "bit": 4,
                "description": "Precharge/discharge select"
              }
            },
            "ADSHMSR": {
              "SHMD": {
                "bit": 0,
                "description": "Sampling Operation Selection"
              }
            },
            "ADGSPCR": {
              "PGS": {
                "bit": 0,
                "description": "Group Priority Operation Setting"
              },
              "GBRSCN": {
                "bit": 1,
                "description": "Lower-Priority Group Restart Setting"
              },
              "LGRRS": {
                "bit": 14,
                "description": "Enabled only when PGS = 1 and GBRSCN = 1."
              },
              "GBRP": {
                "bit": 15,
                "description": "Single Scan Continuous Start"
              }
            },
            "ADDBLDRA": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADDBLDRB": {
              "ADDBLDR": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADWINMON": {
              "MONCOMB": {
                "bit": 0,
                "description": "Combination Result Monitor"
              },
              "MONCMPA": {
                "bit": 4,
                "description": "Comparison Result Monitor A"
              },
              "MONCMPB": {
                "bit": 5,
                "description": "Comparison Result Monitor B"
              }
            },
            "ADCMPCR": {
              "CMPAB": {
                "bit": 0,
                "description": "Window A/B Composite Conditions Setting",
                "width": 2
              },
              "CMPBE": {
                "bit": 9,
                "description": "Compare Window B Operation Enable"
              },
              "CMPAE": {
                "bit": 11,
                "description": "Compare Window A Operation Enable"
              },
              "CMPBIE": {
                "bit": 13,
                "description": "Compare B Interrupt Enable"
              },
              "WCMPE": {
                "bit": 14,
                "description": "Window Function Setting"
              },
              "CMPAIE": {
                "bit": 15,
                "description": "Compare A Interrupt Enable"
              }
            },
            "ADCMPANSER": {
              "CMPTSA": {
                "bit": 0,
                "description": "Temperature Sensor Output Compare Select"
              },
              "CMPOCA": {
                "bit": 1,
                "description": "Internal Reference Voltage Compare Select"
              }
            },
            "ADCMPLER": {
              "CMPLTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Comparison Condition Select"
              },
              "CMPLOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Comparison Condition Select"
              }
            },
            "ADCMPANSR0": {
              "CMPCHA00": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA01": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA02": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA03": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA04": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA05": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA06": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA07": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA08": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA09": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA10": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA11": {
                "bit": 11,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA12": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA13": {
                "bit": 13,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA14": {
                "bit": 14,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA15": {
                "bit": 15,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPANSR1": {
              "CMPCHA16": {
                "bit": 0,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA17": {
                "bit": 1,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA18": {
                "bit": 2,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA19": {
                "bit": 3,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA20": {
                "bit": 4,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA21": {
                "bit": 5,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA22": {
                "bit": 6,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA23": {
                "bit": 7,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA24": {
                "bit": 8,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA25": {
                "bit": 9,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA26": {
                "bit": 10,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA27": {
                "bit": 11,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA28": {
                "bit": 12,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA29": {
                "bit": 13,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA30": {
                "bit": 14,
                "description": "Compare Window A Channel Select"
              },
              "CMPCHA31": {
                "bit": 15,
                "description": "Compare Window A Channel Select"
              }
            },
            "ADCMPLR0": {
              "CMPLCHA00": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA01": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA02": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA03": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA04": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA05": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA06": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA07": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA08": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA09": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA10": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA11": {
                "bit": 11,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA12": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA13": {
                "bit": 13,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA14": {
                "bit": 14,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA15": {
                "bit": 15,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPLR1": {
              "CMPLCHA16": {
                "bit": 0,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA17": {
                "bit": 1,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA18": {
                "bit": 2,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA19": {
                "bit": 3,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA20": {
                "bit": 4,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA21": {
                "bit": 5,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA22": {
                "bit": 6,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA23": {
                "bit": 7,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA24": {
                "bit": 8,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA25": {
                "bit": 9,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA26": {
                "bit": 10,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA27": {
                "bit": 11,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA28": {
                "bit": 12,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA29": {
                "bit": 13,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA30": {
                "bit": 14,
                "description": "Compare Window A Comparison Condition Select"
              },
              "CMPLCHA31": {
                "bit": 15,
                "description": "Compare Window A Comparison Condition Select"
              }
            },
            "ADCMPSR0": {
              "CMPSTCHA00": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA01": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA02": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA03": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA04": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA05": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA06": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA07": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA08": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA09": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA10": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA11": {
                "bit": 11,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA12": {
                "bit": 12,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA13": {
                "bit": 13,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA14": {
                "bit": 14,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA15": {
                "bit": 15,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSR1": {
              "CMPSTCHA16": {
                "bit": 0,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA17": {
                "bit": 1,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA18": {
                "bit": 2,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA19": {
                "bit": 3,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA20": {
                "bit": 4,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA21": {
                "bit": 5,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA22": {
                "bit": 6,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA23": {
                "bit": 7,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA24": {
                "bit": 8,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA25": {
                "bit": 9,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA26": {
                "bit": 10,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA27": {
                "bit": 11,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA28": {
                "bit": 12,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA29": {
                "bit": 13,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA30": {
                "bit": 14,
                "description": "Compare Window A Flag"
              },
              "CMPSTCHA31": {
                "bit": 15,
                "description": "Compare Window A Flag"
              }
            },
            "ADCMPSER": {
              "CMPSTTSA": {
                "bit": 0,
                "description": "Compare Window A Temperature Sensor Output Compare Flag"
              },
              "CMPSTOCA": {
                "bit": 1,
                "description": "Compare Window A Internal Reference Voltage Compare Flag"
              }
            },
            "ADCMPBNSR": {
              "CMPCHB": {
                "bit": 0,
                "description": "Compare Window B Channel Select",
                "width": 6
              },
              "CMPLB": {
                "bit": 7,
                "description": "Compare Window B Comparison Condition Setting"
              }
            },
            "ADCMPBSR": {
              "CMPSTB": {
                "bit": 0,
                "description": "Compare Window B Flag"
              }
            },
            "ADBUF%s": {
              "ADBUF": {
                "bit": 0,
                "description": "Converted Value 15 to 0",
                "width": 16
              }
            },
            "ADBUFEN": {
              "BUFEN": {
                "bit": 0,
                "description": "Data Buffer Enable"
              }
            },
            "ADBUFPTR": {
              "BUFPTR": {
                "bit": 0,
                "description": "Data Buffer Pointer",
                "width": 4
              },
              "PTROVF": {
                "bit": 4,
                "description": "Pointer Overflow Flag"
              }
            },
            "ADSSTRL": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRT": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTRO": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADSSTR%s": {
              "SST": {
                "bit": 0,
                "description": "Sampling Time Setting",
                "width": 8
              }
            },
            "ADPGACR": {
              "P000SEL0": {
                "bit": 0,
                "description": "Do not output the signal in a path bypassing the PGA amplifier"
              },
              "P000SEL1": {
                "bit": 1,
                "description": "Do not output the signal in a path through the PGA amplifier"
              },
              "P000ENAMP": {
                "bit": 2,
                "description": "Do not use the PGA amplifier"
              },
              "P000GEN": {
                "bit": 3,
                "description": "PGA P000 Gain Setting Enable"
              },
              "P001SEL0": {
                "bit": 4,
                "description": "PGA P001 Amplifier Bypass Enable"
              },
              "P001SEL1": {
                "bit": 5,
                "description": "PGA P001 Amplifier Transit Enable"
              },
              "P001ENAMP": {
                "bit": 6,
                "description": "PGA P001 Amplifier Enable"
              },
              "P001GEN": {
                "bit": 7,
                "description": "PGA P001 Gain Setting Enable"
              },
              "P002SEL0": {
                "bit": 8,
                "description": "PGA P002 Amplifier Bypass Enable"
              },
              "P002SEL1": {
                "bit": 9,
                "description": "PGA P002 Amplifier Transit Enable"
              },
              "P002ENAMP": {
                "bit": 10,
                "description": "PGA P002 Amplifier Enable"
              },
              "P002GEN": {
                "bit": 11,
                "description": "PGA P002 Gain Setting Enable"
              }
            },
            "ADPGAGS0": {
              "P000GAIN": {
                "bit": 0,
                "description": "PGA P000 Gain Setting",
                "width": 4
              },
              "P001GAIN": {
                "bit": 4,
                "description": "PGA P001 Gain Setting",
                "width": 4
              },
              "P002GAIN": {
                "bit": 8,
                "description": "PGA P002 Gain Setting",
                "width": 4
              }
            },
            "ADPGADCR0": {
              "P000DG": {
                "bit": 0,
                "description": "P000 Pseudo-Differential Input Gain Setting",
                "width": 2
              },
              "P000DEN": {
                "bit": 3,
                "description": "P000 Pseudo-Differential Input Enable"
              },
              "P001DG": {
                "bit": 4,
                "description": "P001 Pseudo-Differential Input Gain Setting",
                "width": 2
              },
              "P001DEN": {
                "bit": 7,
                "description": "P001 Pseudo-Differential Input Enable"
              },
              "P002DG": {
                "bit": 8,
                "description": "P002 Pseudo-Differential Input Gain Setting",
                "width": 2
              },
              "P002DEN": {
                "bit": 11,
                "description": "P002 Pseudo-Differential Input Enable"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC12",
              "base": "0x40171000"
            }
          ],
          "registers": {
            "DADR%s": {
              "offset": "0x00",
              "size": 16,
              "description": "D/A Data Register %s"
            },
            "DACR": {
              "offset": "0x04",
              "size": 8,
              "description": "D/A Control Register"
            },
            "DADPR": {
              "offset": "0x05",
              "size": 8,
              "description": "DADRn Format Select Register"
            },
            "DAADSCR": {
              "offset": "0x06",
              "size": 8,
              "description": "D/A A/D Synchronous Start Control Register"
            },
            "DAAMPCR": {
              "offset": "0x08",
              "size": 8,
              "description": "D/A Output Amplifier Control Register"
            },
            "DAASWCR": {
              "offset": "0x1C",
              "size": 8,
              "description": "D/A Amplifier Stabilization Wait Control Register"
            },
            "DAADUSR": {
              "offset": "0x10C0",
              "size": 8,
              "description": "D/A A/D Synchronous Unit Select Register"
            }
          },
          "bits": {
            "DACR": {
              "DAE": {
                "bit": 5,
                "description": "D/A Enable"
              },
              "DAOE0": {
                "bit": 6,
                "description": "D/A Output Enable 0"
              },
              "DAOE1": {
                "bit": 7,
                "description": "D/A Output Enable 1"
              }
            },
            "DADPR": {
              "DPSEL": {
                "bit": 7,
                "description": "DADRn Format Select"
              }
            },
            "DAADSCR": {
              "DAADST": {
                "bit": 7,
                "description": "D/A A/D Synchronous Conversion"
              }
            },
            "DAAMPCR": {
              "DAAMP0": {
                "bit": 6,
                "description": "Amplifier Control 0"
              },
              "DAAMP1": {
                "bit": 7,
                "description": "Amplifier Control 1"
              }
            },
            "DAASWCR": {
              "DAASW0": {
                "bit": 6,
                "description": "D/A Amplifier Stabilization Wait 0 and D/A internal output control"
              },
              "DAASW1": {
                "bit": 7,
                "description": "D/A Amplifier Stabilization Wait 1 and D/A internal output control"
              }
            },
            "DAADUSR": {
              "AMADSEL0": {
                "bit": 0,
                "description": "A/D Unit 0 Select"
              }
            }
          }
        },
        "TSD": {
          "instances": [
            {
              "name": "TSD",
              "base": "0x407FB000"
            }
          ],
          "registers": {
            "TSCDR": {
              "offset": "0x17C",
              "size": 32,
              "description": "Temperature Sensor Calibration Data Register"
            }
          },
          "bits": {
            "TSCDR": {
              "TSCDR": {
                "bit": 0,
                "description": "Temperature Sensor Calibration Data",
                "width": 16
              }
            }
          }
        },
        "FLAD": {
          "instances": [
            {
              "name": "FLAD",
              "base": "0x407FC000"
            }
          ],
          "registers": {
            "FCKMHZ": {
              "offset": "0x40",
              "size": 8,
              "description": "Data Flash Access Frequency Register"
            }
          },
          "bits": {
            "FCKMHZ": {
              "FCKMHZ": {
                "bit": 0,
                "description": "Data Flash Access Frequency Register",
                "width": 8
              }
            }
          }
        },
        "FACI": {
          "instances": [
            {
              "name": "FACI",
              "base": "0x407FE000"
            }
          ],
          "registers": {
            "FASTAT": {
              "offset": "0x10",
              "size": 8,
              "description": "Flash Access Status Register"
            },
            "FAEINT": {
              "offset": "0x14",
              "size": 8,
              "description": "Flash Access Error Interrupt Enable Register"
            },
            "FRDYIE": {
              "offset": "0x18",
              "size": 8,
              "description": "Flash Ready Interrupt Enable Register"
            },
            "FSADDR": {
              "offset": "0x30",
              "size": 32,
              "description": "FACI Command Start Address Register"
            },
            "FEADDR": {
              "offset": "0x34",
              "size": 32,
              "description": "FACI Command End Address Register"
            },
            "FMEPROT": {
              "offset": "0x44",
              "size": 16,
              "description": "Flash P/E Mode Entry Protection Register"
            },
            "FBPROT1": {
              "offset": "0x7C",
              "size": 16,
              "description": "Flash Block Protection for Secure Register"
            },
            "FSTATR": {
              "offset": "0x80",
              "size": 32,
              "description": "Flash Status Register"
            },
            "FENTRYR": {
              "offset": "0x84",
              "size": 16,
              "description": "Flash P/E Mode Entry Register"
            },
            "FSUINITR": {
              "offset": "0x8C",
              "size": 16,
              "description": "Flash Sequencer Setup Initialization Register"
            },
            "FCMDR": {
              "offset": "0xA0",
              "size": 16,
              "description": "FACI Command Register"
            },
            "FBCCNT": {
              "offset": "0xD0",
              "size": 8,
              "description": "Blank Check Control Register"
            },
            "FBCSTAT": {
              "offset": "0xD4",
              "size": 8,
              "description": "Blank Check Status Register"
            },
            "FPSADDR": {
              "offset": "0xD8",
              "size": 32,
              "description": "Data Flash Programming Start Address Register"
            },
            "FSUASMON": {
              "offset": "0xDC",
              "size": 32,
              "description": "Flash Startup Area Select Monitor Register"
            },
            "FCPSR": {
              "offset": "0xE0",
              "size": 16,
              "description": "Flash Sequencer Processing Switching Register"
            },
            "FPCKAR": {
              "offset": "0xE4",
              "size": 16,
              "description": "Flash Sequencer Processing Clock Notification Register"
            },
            "FSUACR": {
              "offset": "0xE8",
              "size": 16,
              "description": "Flash Startup Area Control Register"
            }
          },
          "bits": {
            "FASTAT": {
              "DFAE": {
                "bit": 3,
                "description": "Data Flash Memory Access Violation Flag"
              },
              "CMDLK": {
                "bit": 4,
                "description": "Command Lock Flag"
              },
              "CFAE": {
                "bit": 7,
                "description": "Code Flash Memory Access Violation Flag"
              }
            },
            "FAEINT": {
              "DFAEIE": {
                "bit": 3,
                "description": "Data Flash Memory Access Violation Interrupt Enable"
              },
              "CMDLKIE": {
                "bit": 4,
                "description": "Command Lock Interrupt Enable"
              },
              "CFAEIE": {
                "bit": 7,
                "description": "Code Flash Memory Access Violation Interrupt Enable"
              }
            },
            "FRDYIE": {
              "FRDYIE": {
                "bit": 0,
                "description": "Flash Ready Interrupt Enable"
              }
            },
            "FEADDR": {
              "FEADDR": {
                "bit": 0,
                "description": "End Address for FACI Command Processing",
                "width": 32
              }
            },
            "FMEPROT": {
              "CEPROT": {
                "bit": 0,
                "description": "Code Flash P/E Mode Entry Protection"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FBPROT1": {
              "BPCN1": {
                "bit": 0,
                "description": "Block Protection for Secure Cancel"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSTATR": {
              "FLWEERR": {
                "bit": 6,
                "description": "Flash Write/Erase Protect Error Flag"
              },
              "PRGSPD": {
                "bit": 8,
                "description": "Programming Suspend Status Flag"
              },
              "ERSSPD": {
                "bit": 9,
                "description": "Erasure Suspend Status Flag"
              },
              "DBFULL": {
                "bit": 10,
                "description": "Data Buffer Full Flag"
              },
              "SUSRDY": {
                "bit": 11,
                "description": "Suspend Ready Flag"
              },
              "PRGERR": {
                "bit": 12,
                "description": "Programming Error Flag"
              },
              "ERSERR": {
                "bit": 13,
                "description": "Erasure Error Flag"
              },
              "ILGLERR": {
                "bit": 14,
                "description": "Illegal Command Error Flag"
              },
              "FRDY": {
                "bit": 15,
                "description": "Flash Ready Flag"
              },
              "OTERR": {
                "bit": 20,
                "description": "Other Error"
              },
              "SECERR": {
                "bit": 21,
                "description": "Security Error"
              },
              "FESETERR": {
                "bit": 22,
                "description": "FENTRY Setting Error"
              },
              "ILGCOMERR": {
                "bit": 23,
                "description": "Illegal Command Error"
              }
            },
            "FENTRYR": {
              "FENTRYC": {
                "bit": 0,
                "description": "Code Flash P/E Mode Entry"
              },
              "FENTRYD": {
                "bit": 7,
                "description": "Data Flash P/E Mode Entry"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSUINITR": {
              "SUINIT": {
                "bit": 0,
                "description": "Set-Up Initialization"
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FCMDR": {
              "PCMDR": {
                "bit": 0,
                "description": "Pre-command Flag",
                "width": 8
              },
              "CMDR": {
                "bit": 8,
                "description": "Command Flag",
                "width": 8
              }
            },
            "FBCCNT": {
              "BCDIR": {
                "bit": 0,
                "description": "Blank Check Direction"
              }
            },
            "FBCSTAT": {
              "BCST": {
                "bit": 0,
                "description": "Blank Check Status Flag"
              }
            },
            "FPSADDR": {
              "PSADR": {
                "bit": 0,
                "description": "Programmed Area Start Address",
                "width": 17
              }
            },
            "FSUASMON": {
              "FSPR": {
                "bit": 15,
                "description": "Protection Programming Flag to set Boot Flag and Startup Area Control"
              },
              "BTFLG": {
                "bit": 31,
                "description": "Flag of Startup Area Select for Boot Swap"
              }
            },
            "FCPSR": {
              "ESUSPMD": {
                "bit": 0,
                "description": "Erasure Suspend Mode"
              }
            },
            "FPCKAR": {
              "PCKA": {
                "bit": 0,
                "description": "Flash Sequencer Operating Clock Notification",
                "width": 8
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            },
            "FSUACR": {
              "SAS": {
                "bit": 0,
                "description": "Startup Area Select",
                "width": 2
              },
              "KEY": {
                "bit": 8,
                "description": "Key Code",
                "width": 8
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 112,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "IEL0_IRQHandler"
          },
          {
            "number": 17,
            "name": "IEL1_IRQHandler"
          },
          {
            "number": 18,
            "name": "IEL2_IRQHandler"
          },
          {
            "number": 19,
            "name": "IEL3_IRQHandler"
          },
          {
            "number": 20,
            "name": "IEL4_IRQHandler"
          },
          {
            "number": 21,
            "name": "IEL5_IRQHandler"
          },
          {
            "number": 22,
            "name": "IEL6_IRQHandler"
          },
          {
            "number": 23,
            "name": "IEL7_IRQHandler"
          },
          {
            "number": 24,
            "name": "IEL8_IRQHandler"
          },
          {
            "number": 25,
            "name": "IEL9_IRQHandler"
          },
          {
            "number": 26,
            "name": "IEL10_IRQHandler"
          },
          {
            "number": 27,
            "name": "IEL11_IRQHandler"
          },
          {
            "number": 28,
            "name": "IEL12_IRQHandler"
          },
          {
            "number": 29,
            "name": "IEL13_IRQHandler"
          },
          {
            "number": 30,
            "name": "IEL14_IRQHandler"
          },
          {
            "number": 31,
            "name": "IEL15_IRQHandler"
          },
          {
            "number": 32,
            "name": "IEL16_IRQHandler"
          },
          {
            "number": 33,
            "name": "IEL17_IRQHandler"
          },
          {
            "number": 34,
            "name": "IEL18_IRQHandler"
          },
          {
            "number": 35,
            "name": "IEL19_IRQHandler"
          },
          {
            "number": 36,
            "name": "IEL20_IRQHandler"
          },
          {
            "number": 37,
            "name": "IEL21_IRQHandler"
          },
          {
            "number": 38,
            "name": "IEL22_IRQHandler"
          },
          {
            "number": 39,
            "name": "IEL23_IRQHandler"
          },
          {
            "number": 40,
            "name": "IEL24_IRQHandler"
          },
          {
            "number": 41,
            "name": "IEL25_IRQHandler"
          },
          {
            "number": 42,
            "name": "IEL26_IRQHandler"
          },
          {
            "number": 43,
            "name": "IEL27_IRQHandler"
          },
          {
            "number": 44,
            "name": "IEL28_IRQHandler"
          },
          {
            "number": 45,
            "name": "IEL29_IRQHandler"
          },
          {
            "number": 46,
            "name": "IEL30_IRQHandler"
          },
          {
            "number": 47,
            "name": "IEL31_IRQHandler"
          },
          {
            "number": 48,
            "name": "IEL32_IRQHandler"
          },
          {
            "number": 49,
            "name": "IEL33_IRQHandler"
          },
          {
            "number": 50,
            "name": "IEL34_IRQHandler"
          },
          {
            "number": 51,
            "name": "IEL35_IRQHandler"
          },
          {
            "number": 52,
            "name": "IEL36_IRQHandler"
          },
          {
            "number": 53,
            "name": "IEL37_IRQHandler"
          },
          {
            "number": 54,
            "name": "IEL38_IRQHandler"
          },
          {
            "number": 55,
            "name": "IEL39_IRQHandler"
          },
          {
            "number": 56,
            "name": "IEL40_IRQHandler"
          },
          {
            "number": 57,
            "name": "IEL41_IRQHandler"
          },
          {
            "number": 58,
            "name": "IEL42_IRQHandler"
          },
          {
            "number": 59,
            "name": "IEL43_IRQHandler"
          },
          {
            "number": 60,
            "name": "IEL44_IRQHandler"
          },
          {
            "number": 61,
            "name": "IEL45_IRQHandler"
          },
          {
            "number": 62,
            "name": "IEL46_IRQHandler"
          },
          {
            "number": 63,
            "name": "IEL47_IRQHandler"
          },
          {
            "number": 64,
            "name": "IEL48_IRQHandler"
          },
          {
            "number": 65,
            "name": "IEL49_IRQHandler"
          },
          {
            "number": 66,
            "name": "IEL50_IRQHandler"
          },
          {
            "number": 67,
            "name": "IEL51_IRQHandler"
          },
          {
            "number": 68,
            "name": "IEL52_IRQHandler"
          },
          {
            "number": 69,
            "name": "IEL53_IRQHandler"
          },
          {
            "number": 70,
            "name": "IEL54_IRQHandler"
          },
          {
            "number": 71,
            "name": "IEL55_IRQHandler"
          },
          {
            "number": 72,
            "name": "IEL56_IRQHandler"
          },
          {
            "number": 73,
            "name": "IEL57_IRQHandler"
          },
          {
            "number": 74,
            "name": "IEL58_IRQHandler"
          },
          {
            "number": 75,
            "name": "IEL59_IRQHandler"
          },
          {
            "number": 76,
            "name": "IEL60_IRQHandler"
          },
          {
            "number": 77,
            "name": "IEL61_IRQHandler"
          },
          {
            "number": 78,
            "name": "IEL62_IRQHandler"
          },
          {
            "number": 79,
            "name": "IEL63_IRQHandler"
          },
          {
            "number": 80,
            "name": "IEL64_IRQHandler"
          },
          {
            "number": 81,
            "name": "IEL65_IRQHandler"
          },
          {
            "number": 82,
            "name": "IEL66_IRQHandler"
          },
          {
            "number": 83,
            "name": "IEL67_IRQHandler"
          },
          {
            "number": 84,
            "name": "IEL68_IRQHandler"
          },
          {
            "number": 85,
            "name": "IEL69_IRQHandler"
          },
          {
            "number": 86,
            "name": "IEL70_IRQHandler"
          },
          {
            "number": 87,
            "name": "IEL71_IRQHandler"
          },
          {
            "number": 88,
            "name": "IEL72_IRQHandler"
          },
          {
            "number": 89,
            "name": "IEL73_IRQHandler"
          },
          {
            "number": 90,
            "name": "IEL74_IRQHandler"
          },
          {
            "number": 91,
            "name": "IEL75_IRQHandler"
          },
          {
            "number": 92,
            "name": "IEL76_IRQHandler"
          },
          {
            "number": 93,
            "name": "IEL77_IRQHandler"
          },
          {
            "number": 94,
            "name": "IEL78_IRQHandler"
          },
          {
            "number": 95,
            "name": "IEL79_IRQHandler"
          },
          {
            "number": 96,
            "name": "IEL80_IRQHandler"
          },
          {
            "number": 97,
            "name": "IEL81_IRQHandler"
          },
          {
            "number": 98,
            "name": "IEL82_IRQHandler"
          },
          {
            "number": 99,
            "name": "IEL83_IRQHandler"
          },
          {
            "number": 100,
            "name": "IEL84_IRQHandler"
          },
          {
            "number": 101,
            "name": "IEL85_IRQHandler"
          },
          {
            "number": 102,
            "name": "IEL86_IRQHandler"
          },
          {
            "number": 103,
            "name": "IEL87_IRQHandler"
          },
          {
            "number": 104,
            "name": "IEL88_IRQHandler"
          },
          {
            "number": 105,
            "name": "IEL89_IRQHandler"
          },
          {
            "number": 106,
            "name": "IEL90_IRQHandler"
          },
          {
            "number": 107,
            "name": "IEL91_IRQHandler"
          },
          {
            "number": 108,
            "name": "IEL92_IRQHandler"
          },
          {
            "number": 109,
            "name": "IEL93_IRQHandler"
          },
          {
            "number": 110,
            "name": "IEL94_IRQHandler"
          },
          {
            "number": 111,
            "name": "IEL95_IRQHandler"
          }
        ]
      }
    }
  }
}