<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_1_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load', matrix_ti_mul.cpp:97 on array 'mat_b', matrix_ti_mul.cpp:140 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:49.432+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:72) on array 'mat_a', matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:49.292+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('mat_a_load_54', matrix_ti_mul.cpp:64) on array 'mat_a', matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:48.370+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_38_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:31.702+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:16.440+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:15.722+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:15.690+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:15.659+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', matrix_ti_mul.cpp:118) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:10.779+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/output' to 'matrixmul_accel_core/output_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:10.123+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/input' to 'matrixmul_accel_core/input_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:10.029+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'transMatrix_label0' (matrix_ti_mul.cpp:92:9) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:06.856+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'C' (matrix_ti_mul.cpp:60:16) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:57:06.825+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" projectName="PROJET_HLS_zynq" solutionName="solution1" date="2023-12-06T19:56:56.511+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', matrix_ti_mul.cpp:118) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:06.032+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_60_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_60', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:02.194+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_56_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_56', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:02.082+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_54_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_54', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.988+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_52_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_52', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.769+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_50_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_50', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.660+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_48_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_48', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.504+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_46_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_46', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.405+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_44_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_44', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.295+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_42_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_42', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.202+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_40_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_40', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.124+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_38_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_38', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:01.030+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_36_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_36', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.905+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_34_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_34', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.808+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_32_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_32', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.730+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_30_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_30', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.636+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_28_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_28', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.542+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_26_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_26', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.464+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_24_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_24', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.371+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_22_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_22', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.292+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_20_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_20', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.199+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_18_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_18', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.121+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_16_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_16', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:21:00.043+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_14_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_14', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.949+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_12_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_12', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.883+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_10_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_10', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.802+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_8_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_8', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.724+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_6_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_6', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.646+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_4_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_4', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.568+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_2_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load_2', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.489+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load', matrix_ti_mul.cpp:97 on array 'mat_b' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:59.411+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('A_load_68', matrix_ti_mul.cpp:72) on array 'A' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:43.453+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened." projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:42.633+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/output' to 'matrixmul_accel_core/output_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:39.306+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/input' to 'matrixmul_accel_core/input_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:39.243+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'C' (matrix_ti_mul.cpp:60:16) in function 'inversion_matrix' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:34.818+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-936] Cannot unroll loop 'D' (matrix_ti_mul.cpp:61) in function 'inversion_matrix': cannot completely unroll a loop with a variable trip count.&#xD;&#xA;Resolution: For help on HLS 200-936 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-936.html" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:34.152+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1603] '#pragma HLS unroll' can only be applied inside loop body: matrix_ti_mul.cpp:91:9" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:12.730+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1603] '#pragma HLS unroll' can only be applied inside loop body: matrix_ti_mul.cpp:53:9" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:08.553+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" projectName="PROJET_HLS_zynq" solutionName="trans-inver2" date="2023-12-06T15:20:08.522+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened." projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.912+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.818+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.786+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.754+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.723+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.692+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.614+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.598+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: F_G): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_4_write_ln72', matrix_ti_mul.cpp:72) of variable 'div57_i', matrix_ti_mul.cpp:72 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:69) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.567+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.473+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.395+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.333+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.286+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.254+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D_E): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_5_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:29.219+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', matrix_ti_mul.cpp:118) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:24.798+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/output' to 'matrixmul_accel_core/output_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:24.190+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/input' to 'matrixmul_accel_core/input_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:24.159+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'transMatrix_label0' (matrix_ti_mul.cpp:92:9) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:19.880+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'C' (matrix_ti_mul.cpp:60:16) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:19.833+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-932] Cannot unroll loop 'transMatrix_label1' (matrix_ti_mul.cpp:95) in function 'transMatrix' completely: variable loop bound." projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:19.163+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (matrix_ti_mul.cpp:90:41)" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:09.462+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" projectName="PROJET_HLS_zynq" solutionName="trans+invers1" date="2023-12-06T15:08:08.206+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'store' operation ('mat_b_addr_1_write_ln97', matrix_ti_mul.cpp:97) of variable 'mat_b_load', matrix_ti_mul.cpp:97 on array 'mat_b', matrix_ti_mul.cpp:140 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_b'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:05:26.739+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('mat_a_load_4', matrix_ti_mul.cpp:72) on array 'mat_a', matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:05:26.604+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('mat_a_load_54', matrix_ti_mul.cpp:64) on array 'mat_a', matrix_ti_mul.cpp:139 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:05:25.726+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('mat_a_addr_38_write_ln64', matrix_ti_mul.cpp:64) of variable 'conv29_i', matrix_ti_mul.cpp:64 on array 'mat_a', matrix_ti_mul.cpp:139 and 'load' operation ('mat_a_load', matrix_ti_mul.cpp:62) on array 'mat_a', matrix_ti_mul.cpp:139.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:05:07.760+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:51.774+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:51.062+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:51.046+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'matrixmul_accel_core' (Loop: D): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Ainverse_addr_35_write_ln65', matrix_ti_mul.cpp:65) of variable 'conv42_i', matrix_ti_mul.cpp:65 on array 'Ainverse', matrix_ti_mul.cpp:53 and 'load' operation ('Ainverse_load_62', matrix_ti_mul.cpp:65) on array 'Ainverse', matrix_ti_mul.cpp:53.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-880.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:51.031+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] Unable to schedule 'load' operation ('a_load_2', matrix_ti_mul.cpp:118) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-885.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:45.558+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/output' to 'matrixmul_accel_core/output_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:44.905+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'matrixmul_accel_core/input' to 'matrixmul_accel_core/input_r' to avoid the conflict with HDL keywords or other object names." projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:44.874+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'transMatrix_label0' (matrix_ti_mul.cpp:92:9) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:41.676+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'C' (matrix_ti_mul.cpp:60:16) in function 'matrixmul_accel_core' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-960.html" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:41.645+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-180] Unsupport array_partition pragma on function argument, in 'call' (matrix_ti_mul.cpp:90:41)" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:32.247+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-1593] Ignore interface attribute or pragma which is not used in top function: C:/Logiciels/xilinx/Vitis/2020.1/common/technology/autopilot/39\utils/x_hls_utils.h:247:9" projectName="PROJET_HLS_zynq" solutionName="trans_matrix" date="2023-12-06T14:04:31.016+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
