

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep 15 17:06:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.963 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   156338|  1335986|  0.521 ms|  4.453 ms|  156338|  1335986|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1          |   156192|  1335840|  9762 ~ 83490|          -|          -|    16|        no|
        | + A_IO_L2_in_boundary_x0_loop_2         |     9760|    83488|    610 ~ 5218|          -|          -|    16|        no|
        |  ++ A_IO_L2_in_boundary_x0_loop_3       |      608|     5216|      19 ~ 163|          -|          -|    32|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_5     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_6     |      144|      144|            18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_7   |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_9     |       16|       16|             2|          -|          -|     8|        no|
        |   +++ A_IO_L2_in_boundary_x0_loop_10    |      144|      144|            18|          -|          -|     8|        no|
        |    ++++ A_IO_L2_in_boundary_x0_loop_11  |       16|       16|             2|          -|          -|     8|        no|
        |- A_IO_L2_in_boundary_x0_loop_12         |      144|      144|            18|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13        |       16|       16|             2|          -|          -|     8|        no|
        +-----------------------------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      239|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      512|      514|     -|
|Multiplexer          |        -|      -|        -|      282|     -|
|Register             |        -|      -|      125|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      637|     1035|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |       Memory       |                  Module                 | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_A_ping_V_0_U  |A_IO_L2_in_boundary_x0_local_A_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    |local_A_pong_V_0_U  |A_IO_L2_in_boundary_x0_local_A_ping_V_0  |        0|  256|  257|    0|     8|  512|     1|         4096|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total               |                                         |        0|  512|  514|    0|    16| 1024|     2|         8192|
    +--------------------+-----------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln691_794_fu_457_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_795_fu_469_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_796_fu_337_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_797_fu_424_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_798_fu_361_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_799_fu_349_p2   |         +|   0|  0|  13|           6|           1|
    |add_ln691_800_fu_389_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_801_fu_440_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_802_fu_377_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_803_fu_407_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_fu_325_p2       |         +|   0|  0|  12|           5|           1|
    |icmp_ln890_790_fu_463_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_791_fu_343_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_792_fu_480_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_793_fu_355_p2  |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_794_fu_434_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_795_fu_371_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_796_fu_395_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_797_fu_383_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_798_fu_451_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_799_fu_418_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_331_p2      |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |arb_fu_401_p2             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 239|          98|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  81|         17|    1|         17|
    |ap_done                         |   9|          2|    1|          2|
    |arb_9_reg_225                   |   9|          2|    1|          2|
    |c0_V_reg_152                    |   9|          2|    5|         10|
    |c1_V_reg_177                    |   9|          2|    5|         10|
    |c2_V_reg_201                    |   9|          2|    6|         12|
    |c4_V_30_reg_237                 |   9|          2|    4|          8|
    |c4_V_reg_281                    |   9|          2|    4|          8|
    |c6_V_17_reg_259                 |   9|          2|    4|          8|
    |c6_V_18_reg_248                 |   9|          2|    4|          8|
    |c6_V_reg_303                    |   9|          2|    4|          8|
    |c7_V_17_reg_292                 |   9|          2|    4|          8|
    |c7_V_18_reg_270                 |   9|          2|    4|          8|
    |c7_V_reg_314                    |   9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_7_x011_blk_n  |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_blk_n        |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_din          |  14|          3|  512|       1536|
    |intra_trans_en_17_reg_188       |   9|          2|    1|          2|
    |intra_trans_en_18_reg_212       |   9|          2|    1|          2|
    |local_A_ping_V_0_address0       |  20|          4|    3|         12|
    |local_A_pong_V_0_address0       |  14|          3|    3|          9|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 282|         61|  573|       1682|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln691_794_reg_583      |   4|   0|    4|          0|
    |add_ln691_795_reg_591      |   4|   0|    4|          0|
    |add_ln691_796_reg_494      |   5|   0|    5|          0|
    |add_ln691_797_reg_557      |   4|   0|    4|          0|
    |add_ln691_798_reg_510      |   4|   0|    4|          0|
    |add_ln691_799_reg_502      |   6|   0|    6|          0|
    |add_ln691_800_reg_531      |   4|   0|    4|          0|
    |add_ln691_801_reg_570      |   4|   0|    4|          0|
    |add_ln691_802_reg_523      |   4|   0|    4|          0|
    |add_ln691_803_reg_544      |   4|   0|    4|          0|
    |add_ln691_reg_486          |   5|   0|    5|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |arb_9_reg_225              |   1|   0|    1|          0|
    |c0_V_reg_152               |   5|   0|    5|          0|
    |c1_V_reg_177               |   5|   0|    5|          0|
    |c2_V_reg_201               |   6|   0|    6|          0|
    |c4_V_30_reg_237            |   4|   0|    4|          0|
    |c4_V_reg_281               |   4|   0|    4|          0|
    |c6_V_17_reg_259            |   4|   0|    4|          0|
    |c6_V_18_reg_248            |   4|   0|    4|          0|
    |c6_V_reg_303               |   4|   0|    4|          0|
    |c7_V_17_reg_292            |   4|   0|    4|          0|
    |c7_V_18_reg_270            |   4|   0|    4|          0|
    |c7_V_reg_314               |   4|   0|    4|          0|
    |intra_trans_en_17_reg_188  |   1|   0|    1|          0|
    |intra_trans_en_18_reg_212  |   1|   0|    1|          0|
    |intra_trans_en_reg_163     |   1|   0|    1|          0|
    |zext_ln890_97_reg_562      |   4|   0|   64|         60|
    |zext_ln890_98_reg_515      |   4|   0|   64|         60|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 125|   0|  245|        120|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|fifo_A_A_IO_L2_in_7_x011_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_PE_7_0_x083_din            |  out|  512|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_write          |  out|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 2 
4 --> 5 10 3 
5 --> 6 7 
6 --> 5 
7 --> 8 12 4 
8 --> 9 7 
9 --> 8 
10 --> 11 7 
11 --> 10 
12 --> 13 7 
13 --> 12 
14 --> 15 
15 --> 16 14 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.74>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x011, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x083, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x011, void @empty_28, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%local_A_ping_V_0 = alloca i64 1" [./dut.cpp:1236]   --->   Operation 21 'alloca' 'local_A_ping_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%local_A_pong_V_0 = alloca i64 1" [./dut.cpp:1238]   --->   Operation 22 'alloca' 'local_A_pong_V_0' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln1249 = br void" [./dut.cpp:1249]   --->   Operation 23 'br' 'br_ln1249' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c0_V = phi i5 %add_ln691, void, i5 0, void"   --->   Operation 24 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 1, void, i1 0, void"   --->   Operation 25 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1249 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader" [./dut.cpp:1249]   --->   Operation 29 'br' 'br_ln1249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_377" [./dut.cpp:1249]   --->   Operation 30 'specloopname' 'specloopname_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln1250 = br void" [./dut.cpp:1250]   --->   Operation 31 'br' 'br_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 32 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i5 %add_ln691_796, void, i5 0, void %.split26"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%intra_trans_en_17 = phi i1 1, void, i1 %intra_trans_en, void %.split26"   --->   Operation 34 'phi' 'intra_trans_en_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_796 = add i5 %c1_V, i5 1"   --->   Operation 35 'add' 'add_ln691_796' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890_791 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 36 'icmp' 'icmp_ln890_791' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1250 = br i1 %icmp_ln890_791, void %.split24, void" [./dut.cpp:1250]   --->   Operation 38 'br' 'br_ln1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln1250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_146" [./dut.cpp:1250]   --->   Operation 39 'specloopname' 'specloopname_ln1250' <Predicate = (!icmp_ln890_791)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln1251 = br void" [./dut.cpp:1251]   --->   Operation 40 'br' 'br_ln1251' <Predicate = (!icmp_ln890_791)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln890_791)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split24, i6 %add_ln691_799, void %.loopexit388"   --->   Operation 42 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%intra_trans_en_18 = phi i1 %intra_trans_en_17, void %.split24, i1 1, void %.loopexit388"   --->   Operation 43 'phi' 'intra_trans_en_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%arb_9 = phi i1 0, void %.split24, i1 %arb, void %.loopexit388"   --->   Operation 44 'phi' 'arb_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln691_799 = add i6 %c2_V, i6 1"   --->   Operation 45 'add' 'add_ln691_799' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln890_793 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 46 'icmp' 'icmp_ln890_793' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1251 = br i1 %icmp_ln890_793, void %.split22, void" [./dut.cpp:1251]   --->   Operation 48 'br' 'br_ln1251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln1251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_389" [./dut.cpp:1251]   --->   Operation 49 'specloopname' 'specloopname_ln1251' <Predicate = (!icmp_ln890_793)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1255 = br i1 %arb_9, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:1255]   --->   Operation 50 'br' 'br_ln1255' <Predicate = (!icmp_ln890_793)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 51 'br' 'br_ln890' <Predicate = (!icmp_ln890_793 & !arb_9)> <Delay = 0.38>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 52 'br' 'br_ln890' <Predicate = (!icmp_ln890_793 & arb_9)> <Delay = 0.38>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln890_793)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%c4_V_30 = phi i4 %add_ln691_798, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 54 'phi' 'c4_V_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691_798 = add i4 %c4_V_30, i4 1"   --->   Operation 55 'add' 'add_ln691_798' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln890_98 = zext i4 %c4_V_30"   --->   Operation 56 'zext' 'zext_ln890_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.65ns)   --->   "%icmp_ln890_795 = icmp_eq  i4 %c4_V_30, i4 8"   --->   Operation 57 'icmp' 'icmp_ln890_795' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1260 = br i1 %icmp_ln890_795, void %.split16, void %.loopexit386" [./dut.cpp:1260]   --->   Operation 59 'br' 'br_ln1260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1271 = br i1 %intra_trans_en_18, void %.loopexit388, void %.preheader3.preheader" [./dut.cpp:1271]   --->   Operation 60 'br' 'br_ln1271' <Predicate = (icmp_ln890_795)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890_795 & intra_trans_en_18)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 1.96>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln1260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_254" [./dut.cpp:1260]   --->   Operation 62 'specloopname' 'specloopname_ln1260' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'tmp' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_98" [./dut.cpp:1267]   --->   Operation 64 'getelementptr' 'local_A_pong_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.74ns)   --->   "%store_ln1267 = store i512 %tmp, i3 %local_A_pong_V_0_addr" [./dut.cpp:1267]   --->   Operation 65 'store' 'store_ln1267' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.70>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%c6_V_18 = phi i4 %add_ln691_802, void, i4 0, void %.preheader3.preheader"   --->   Operation 67 'phi' 'c6_V_18' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.70ns)   --->   "%add_ln691_802 = add i4 %c6_V_18, i4 1"   --->   Operation 68 'add' 'add_ln691_802' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln890_797 = icmp_eq  i4 %c6_V_18, i4 8"   --->   Operation 69 'icmp' 'icmp_ln890_797' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1272 = br i1 %icmp_ln890_797, void %.split20, void %.loopexit388.loopexit33" [./dut.cpp:1272]   --->   Operation 71 'br' 'br_ln1272' <Predicate = (!arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln1272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_773" [./dut.cpp:1272]   --->   Operation 72 'specloopname' 'specloopname_ln1272' <Predicate = (!arb_9 & intra_trans_en_18 & !icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln1274 = br void" [./dut.cpp:1274]   --->   Operation 73 'br' 'br_ln1274' <Predicate = (!arb_9 & intra_trans_en_18 & !icmp_ln890_797)> <Delay = 0.38>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!arb_9 & intra_trans_en_18 & icmp_ln890_797)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%c6_V_17 = phi i4 %add_ln691_800, void, i4 0, void %.preheader1.preheader"   --->   Operation 75 'phi' 'c6_V_17' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_800 = add i4 %c6_V_17, i4 1"   --->   Operation 76 'add' 'add_ln691_800' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.65ns)   --->   "%icmp_ln890_796 = icmp_eq  i4 %c6_V_17, i4 8"   --->   Operation 77 'icmp' 'icmp_ln890_796' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1303 = br i1 %icmp_ln890_796, void %.split14, void %.loopexit388.loopexit" [./dut.cpp:1303]   --->   Operation 79 'br' 'br_ln1303' <Predicate = (arb_9 & intra_trans_en_18)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln1303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_814" [./dut.cpp:1303]   --->   Operation 80 'specloopname' 'specloopname_ln1303' <Predicate = (arb_9 & intra_trans_en_18 & !icmp_ln890_796)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln1305 = br void" [./dut.cpp:1305]   --->   Operation 81 'br' 'br_ln1305' <Predicate = (arb_9 & intra_trans_en_18 & !icmp_ln890_796)> <Delay = 0.38>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 82 'br' 'br_ln0' <Predicate = (arb_9 & intra_trans_en_18 & icmp_ln890_796)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.12ns)   --->   "%arb = xor i1 %arb_9, i1 1" [./dut.cpp:1319]   --->   Operation 83 'xor' 'arb' <Predicate = (!intra_trans_en_18) | (arb_9 & icmp_ln890_796) | (!arb_9 & icmp_ln890_797)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!intra_trans_en_18) | (arb_9 & icmp_ln890_796) | (!arb_9 & icmp_ln890_797)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.74>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%c7_V_18 = phi i4 %add_ln691_803, void %.split18, i4 0, void %.split20"   --->   Operation 85 'phi' 'c7_V_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln691_803 = add i4 %c7_V_18, i4 1"   --->   Operation 86 'add' 'add_ln691_803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln890_100 = zext i4 %c7_V_18"   --->   Operation 87 'zext' 'zext_ln890_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.65ns)   --->   "%icmp_ln890_799 = icmp_eq  i4 %c7_V_18, i4 8"   --->   Operation 88 'icmp' 'icmp_ln890_799' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 89 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln1274 = br i1 %icmp_ln890_799, void %.split18, void" [./dut.cpp:1274]   --->   Operation 90 'br' 'br_ln1274' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_2 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_100" [./dut.cpp:1279]   --->   Operation 91 'getelementptr' 'local_A_ping_V_0_addr_2' <Predicate = (!icmp_ln890_799)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load_1 = load i3 %local_A_ping_V_0_addr_2" [./dut.cpp:1279]   --->   Operation 92 'load' 'local_A_ping_V_0_load_1' <Predicate = (!icmp_ln890_799)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln890_799)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.96>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln1274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_774" [./dut.cpp:1274]   --->   Operation 94 'specloopname' 'specloopname_ln1274' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load_1 = load i3 %local_A_ping_V_0_addr_2" [./dut.cpp:1279]   --->   Operation 95 'load' 'local_A_ping_V_0_load_1' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_9 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_0_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.70>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_797, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 98 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln691_797 = add i4 %c4_V, i4 1"   --->   Operation 99 'add' 'add_ln691_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln890_97 = zext i4 %c4_V"   --->   Operation 100 'zext' 'zext_ln890_97' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.65ns)   --->   "%icmp_ln890_794 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 101 'icmp' 'icmp_ln890_794' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1291 = br i1 %icmp_ln890_794, void %.split10, void %.loopexit387" [./dut.cpp:1291]   --->   Operation 103 'br' 'br_ln1291' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1302 = br i1 %intra_trans_en_18, void %.loopexit388, void %.preheader1.preheader" [./dut.cpp:1302]   --->   Operation 104 'br' 'br_ln1302' <Predicate = (icmp_ln890_794)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 105 'br' 'br_ln890' <Predicate = (intra_trans_en_18 & icmp_ln890_794)> <Delay = 0.38>

State 11 <SV = 5> <Delay = 1.96>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln1291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_392" [./dut.cpp:1291]   --->   Operation 106 'specloopname' 'specloopname_ln1291' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%tmp_88 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'tmp_88' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr_1 = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890_97" [./dut.cpp:1298]   --->   Operation 108 'getelementptr' 'local_A_ping_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.74ns)   --->   "%store_ln1298 = store i512 %tmp_88, i3 %local_A_ping_V_0_addr_1" [./dut.cpp:1298]   --->   Operation 109 'store' 'store_ln1298' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 110 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.74>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%c7_V_17 = phi i4 %add_ln691_801, void %.split12, i4 0, void %.split14"   --->   Operation 111 'phi' 'c7_V_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln691_801 = add i4 %c7_V_17, i4 1"   --->   Operation 112 'add' 'add_ln691_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln890_99 = zext i4 %c7_V_17"   --->   Operation 113 'zext' 'zext_ln890_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.65ns)   --->   "%icmp_ln890_798 = icmp_eq  i4 %c7_V_17, i4 8"   --->   Operation 114 'icmp' 'icmp_ln890_798' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln1305 = br i1 %icmp_ln890_798, void %.split12, void" [./dut.cpp:1305]   --->   Operation 116 'br' 'br_ln1305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%local_A_pong_V_0_addr_1 = getelementptr i512 %local_A_pong_V_0, i64 0, i64 %zext_ln890_99" [./dut.cpp:1310]   --->   Operation 117 'getelementptr' 'local_A_pong_V_0_addr_1' <Predicate = (!icmp_ln890_798)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_1" [./dut.cpp:1310]   --->   Operation 118 'load' 'local_A_pong_V_0_load' <Predicate = (!icmp_ln890_798)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 119 'br' 'br_ln0' <Predicate = (icmp_ln890_798)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.96>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln1305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_352" [./dut.cpp:1305]   --->   Operation 120 'specloopname' 'specloopname_ln1305' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/2] (0.74ns)   --->   "%local_A_pong_V_0_load = load i3 %local_A_pong_V_0_addr_1" [./dut.cpp:1310]   --->   Operation 121 'load' 'local_A_pong_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 122 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_pong_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 123 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.70>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_794, void, i4 0, void %.preheader.preheader"   --->   Operation 124 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln691_794 = add i4 %c6_V, i4 1"   --->   Operation 125 'add' 'add_ln691_794' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.65ns)   --->   "%icmp_ln890_790 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 126 'icmp' 'icmp_ln890_790' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln1327 = br i1 %icmp_ln890_790, void %.split4, void %.loopexit" [./dut.cpp:1327]   --->   Operation 128 'br' 'br_ln1327' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln1327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_769" [./dut.cpp:1327]   --->   Operation 129 'specloopname' 'specloopname_ln1327' <Predicate = (!icmp_ln890_790)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.38ns)   --->   "%br_ln1329 = br void" [./dut.cpp:1329]   --->   Operation 130 'br' 'br_ln1329' <Predicate = (!icmp_ln890_790)> <Delay = 0.38>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln1359 = ret" [./dut.cpp:1359]   --->   Operation 131 'ret' 'ret_ln1359' <Predicate = (icmp_ln890_790)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.74>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_795, void %.split, i4 0, void %.split4"   --->   Operation 132 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_795 = add i4 %c7_V, i4 1"   --->   Operation 133 'add' 'add_ln691_795' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 134 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.65ns)   --->   "%icmp_ln890_792 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 135 'icmp' 'icmp_ln890_792' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln1329 = br i1 %icmp_ln890_792, void %.split, void" [./dut.cpp:1329]   --->   Operation 137 'br' 'br_ln1329' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%local_A_ping_V_0_addr = getelementptr i512 %local_A_ping_V_0, i64 0, i64 %zext_ln890" [./dut.cpp:1334]   --->   Operation 138 'getelementptr' 'local_A_ping_V_0_addr' <Predicate = (!icmp_ln890_792)> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:1334]   --->   Operation 139 'load' 'local_A_ping_V_0_load' <Predicate = (!icmp_ln890_792)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln890_792)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.96>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_504" [./dut.cpp:1329]   --->   Operation 141 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/2] (0.74ns)   --->   "%local_A_ping_V_0_load = load i3 %local_A_ping_V_0_addr" [./dut.cpp:1334]   --->   Operation 142 'load' 'local_A_ping_V_0_load' <Predicate = true> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_16 : Operation 143 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_0_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_7_x011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_7_0_x083]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0         (specmemcore      ) [ 00000000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000]
local_A_ping_V_0        (alloca           ) [ 00111111111111111]
local_A_pong_V_0        (alloca           ) [ 00111111111111000]
br_ln1249               (br               ) [ 01111111111111000]
c0_V                    (phi              ) [ 00100000000000000]
intra_trans_en          (phi              ) [ 00111111111111000]
add_ln691               (add              ) [ 01111111111111000]
icmp_ln890              (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1249               (br               ) [ 00000000000000000]
specloopname_ln1249     (specloopname     ) [ 00000000000000000]
br_ln1250               (br               ) [ 00111111111111000]
br_ln890                (br               ) [ 00111111111111111]
c1_V                    (phi              ) [ 00010000000000000]
intra_trans_en_17       (phi              ) [ 00011111111111000]
add_ln691_796           (add              ) [ 00111111111111000]
icmp_ln890_791          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1250               (br               ) [ 00000000000000000]
specloopname_ln1250     (specloopname     ) [ 00000000000000000]
br_ln1251               (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 01111111111111000]
c2_V                    (phi              ) [ 00001000000000000]
intra_trans_en_18       (phi              ) [ 00001111111111000]
arb_9                   (phi              ) [ 00001111111111000]
add_ln691_799           (add              ) [ 00111111111111000]
icmp_ln890_793          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1251               (br               ) [ 00000000000000000]
specloopname_ln1251     (specloopname     ) [ 00000000000000000]
br_ln1255               (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
br_ln890                (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
c4_V_30                 (phi              ) [ 00000100000000000]
add_ln691_798           (add              ) [ 00111111111111000]
zext_ln890_98           (zext             ) [ 00000010000000000]
icmp_ln890_795          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1260               (br               ) [ 00000000000000000]
br_ln1271               (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
specloopname_ln1260     (specloopname     ) [ 00000000000000000]
tmp                     (read             ) [ 00000000000000000]
local_A_pong_V_0_addr   (getelementptr    ) [ 00000000000000000]
store_ln1267            (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
c6_V_18                 (phi              ) [ 00000001000000000]
add_ln691_802           (add              ) [ 00111111111111000]
icmp_ln890_797          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1272               (br               ) [ 00000000000000000]
specloopname_ln1272     (specloopname     ) [ 00000000000000000]
br_ln1274               (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00000000000000000]
c6_V_17                 (phi              ) [ 00000001000000000]
add_ln691_800           (add              ) [ 00111111111111000]
icmp_ln890_796          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1303               (br               ) [ 00000000000000000]
specloopname_ln1303     (specloopname     ) [ 00000000000000000]
br_ln1305               (br               ) [ 00111111111111000]
br_ln0                  (br               ) [ 00000000000000000]
arb                     (xor              ) [ 00111111111111000]
br_ln0                  (br               ) [ 00111111111111000]
c7_V_18                 (phi              ) [ 00000000100000000]
add_ln691_803           (add              ) [ 00111111111111000]
zext_ln890_100          (zext             ) [ 00000000000000000]
icmp_ln890_799          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1274               (br               ) [ 00000000000000000]
local_A_ping_V_0_addr_2 (getelementptr    ) [ 00000000010000000]
br_ln0                  (br               ) [ 00111111111111000]
specloopname_ln1274     (specloopname     ) [ 00000000000000000]
local_A_ping_V_0_load_1 (load             ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
c4_V                    (phi              ) [ 00000000001000000]
add_ln691_797           (add              ) [ 00111111111111000]
zext_ln890_97           (zext             ) [ 00000000000100000]
icmp_ln890_794          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1291               (br               ) [ 00000000000000000]
br_ln1302               (br               ) [ 00000000000000000]
br_ln890                (br               ) [ 00111111111111000]
specloopname_ln1291     (specloopname     ) [ 00000000000000000]
tmp_88                  (read             ) [ 00000000000000000]
local_A_ping_V_0_addr_1 (getelementptr    ) [ 00000000000000000]
store_ln1298            (store            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
c7_V_17                 (phi              ) [ 00000000000010000]
add_ln691_801           (add              ) [ 00111111111111000]
zext_ln890_99           (zext             ) [ 00000000000000000]
icmp_ln890_798          (icmp             ) [ 00111111111111000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1305               (br               ) [ 00000000000000000]
local_A_pong_V_0_addr_1 (getelementptr    ) [ 00000000000001000]
br_ln0                  (br               ) [ 00111111111111000]
specloopname_ln1305     (specloopname     ) [ 00000000000000000]
local_A_pong_V_0_load   (load             ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00111111111111000]
c6_V                    (phi              ) [ 00000000000000100]
add_ln691_794           (add              ) [ 00100000000000111]
icmp_ln890_790          (icmp             ) [ 00000000000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1327               (br               ) [ 00000000000000000]
specloopname_ln1327     (specloopname     ) [ 00000000000000000]
br_ln1329               (br               ) [ 00000000000000111]
ret_ln1359              (ret              ) [ 00000000000000000]
c7_V                    (phi              ) [ 00000000000000010]
add_ln691_795           (add              ) [ 00000000000000111]
zext_ln890              (zext             ) [ 00000000000000000]
icmp_ln890_792          (icmp             ) [ 00000000000000111]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000]
br_ln1329               (br               ) [ 00000000000000000]
local_A_ping_V_0_addr   (getelementptr    ) [ 00000000000000001]
br_ln0                  (br               ) [ 00100000000000111]
specloopname_ln1329     (specloopname     ) [ 00000000000000000]
local_A_ping_V_0_load   (load             ) [ 00000000000000000]
write_ln174             (write            ) [ 00000000000000000]
br_ln0                  (br               ) [ 00000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_7_x011">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_x011"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_7_0_x083">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_7_0_x083"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_377"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_146"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_389"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_254"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_773"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_814"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_774"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_392"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_352"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_769"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_504"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="local_A_ping_V_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_A_pong_V_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="512" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/6 tmp_88/11 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="0"/>
<pin id="99" dir="0" index="2" bw="512" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 write_ln174/13 write_ln174/16 "/>
</bind>
</comp>

<comp id="103" class="1004" name="local_A_pong_V_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="1"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_0_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="512" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1267/6 local_A_pong_V_0_load/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_A_ping_V_0_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr_2/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="512" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_A_ping_V_0_load_1/8 store_ln1298/11 local_A_ping_V_0_load/15 "/>
</bind>
</comp>

<comp id="129" class="1004" name="local_A_ping_V_0_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="1"/>
<pin id="133" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr_1/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_A_pong_V_0_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_0_addr_1/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="local_A_ping_V_0_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_0_addr/15 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c0_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c0_V_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="intra_trans_en_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="intra_trans_en_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="c1_V_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="1"/>
<pin id="179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="c1_V_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="intra_trans_en_17_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_17 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="intra_trans_en_17_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_17/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c2_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c2_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="6" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="intra_trans_en_18_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en_18 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="intra_trans_en_18_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en_18/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="arb_9_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_9 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="arb_9_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_9/4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c4_V_30_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_30 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="c4_V_30_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_30/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="c6_V_18_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="1"/>
<pin id="250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_18 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="c6_V_18_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_18/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="c6_V_17_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_17 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="c6_V_17_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_17/7 "/>
</bind>
</comp>

<comp id="270" class="1005" name="c7_V_18_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_18 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="c7_V_18_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_18/8 "/>
</bind>
</comp>

<comp id="281" class="1005" name="c4_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="c4_V_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c7_V_17_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_17 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="c7_V_17_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_17/12 "/>
</bind>
</comp>

<comp id="303" class="1005" name="c6_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="c6_V_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="1" slack="1"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/14 "/>
</bind>
</comp>

<comp id="314" class="1005" name="c7_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="c7_V_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/15 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln691_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln890_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln691_796_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_796/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln890_791_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_791/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln691_799_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_799/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln890_793_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="6" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_793/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln691_798_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="4" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_798/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln890_98_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_98/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln890_795_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_795/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln691_802_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_802/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln890_797_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="0" index="1" bw="4" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_797/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln691_800_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_800/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln890_796_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_796/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="arb_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="2"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln691_803_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_803/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln890_100_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_100/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln890_799_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_799/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln691_797_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_797/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln890_97_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_97/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="icmp_ln890_794_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_794/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln691_801_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_801/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln890_99_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_99/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln890_798_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="0" index="1" bw="4" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_798/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln691_794_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_794/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln890_790_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_790/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln691_795_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_795/15 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln890_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/15 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln890_792_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="0"/>
<pin id="482" dir="0" index="1" bw="4" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_792/15 "/>
</bind>
</comp>

<comp id="486" class="1005" name="add_ln691_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln691_796_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_796 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln691_799_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_799 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln691_798_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_798 "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln890_98_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="64" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890_98 "/>
</bind>
</comp>

<comp id="523" class="1005" name="add_ln691_802_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_802 "/>
</bind>
</comp>

<comp id="531" class="1005" name="add_ln691_800_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_800 "/>
</bind>
</comp>

<comp id="539" class="1005" name="arb_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="544" class="1005" name="add_ln691_803_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_803 "/>
</bind>
</comp>

<comp id="552" class="1005" name="local_A_ping_V_0_addr_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="3" slack="1"/>
<pin id="554" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_0_addr_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln691_797_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_797 "/>
</bind>
</comp>

<comp id="562" class="1005" name="zext_ln890_97_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln890_97 "/>
</bind>
</comp>

<comp id="570" class="1005" name="add_ln691_801_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_801 "/>
</bind>
</comp>

<comp id="578" class="1005" name="local_A_pong_V_0_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="3" slack="1"/>
<pin id="580" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_0_addr_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="add_ln691_794_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_794 "/>
</bind>
</comp>

<comp id="591" class="1005" name="add_ln691_795_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_795 "/>
</bind>
</comp>

<comp id="599" class="1005" name="local_A_ping_V_0_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="72" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="64" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="90" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="122" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="109" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="163" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="163" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="188" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="156" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="156" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="181" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="181" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="205" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="205" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="241" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="241" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="241" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="252" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="252" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="56" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="263" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="54" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="263" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="225" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="24" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="274" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="274" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="422"><net_src comp="274" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="285" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="54" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="285" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="285" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="56" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="296" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="54" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="296" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="455"><net_src comp="296" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="56" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="307" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="54" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="307" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="318" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="54" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="318" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="484"><net_src comp="318" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="325" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="497"><net_src comp="337" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="505"><net_src comp="349" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="513"><net_src comp="361" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="518"><net_src comp="367" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="526"><net_src comp="377" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="534"><net_src comp="389" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="542"><net_src comp="401" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="547"><net_src comp="407" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="555"><net_src comp="116" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="560"><net_src comp="424" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="565"><net_src comp="430" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="573"><net_src comp="440" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="581"><net_src comp="137" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="586"><net_src comp="457" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="594"><net_src comp="469" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="602"><net_src comp="145" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_7_0_x083 | {9 13 16 }
 - Input state : 
	Port: A_IO_L2_in_boundary_x0 : fifo_A_A_IO_L2_in_7_x011 | {6 11 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln1249 : 2
	State 3
		add_ln691_796 : 1
		icmp_ln890_791 : 1
		br_ln1250 : 2
	State 4
		add_ln691_799 : 1
		icmp_ln890_793 : 1
		br_ln1251 : 2
		br_ln1255 : 1
	State 5
		add_ln691_798 : 1
		zext_ln890_98 : 1
		icmp_ln890_795 : 1
		br_ln1260 : 2
	State 6
		store_ln1267 : 1
	State 7
		add_ln691_802 : 1
		icmp_ln890_797 : 1
		br_ln1272 : 2
		add_ln691_800 : 1
		icmp_ln890_796 : 1
		br_ln1303 : 2
	State 8
		add_ln691_803 : 1
		zext_ln890_100 : 1
		icmp_ln890_799 : 1
		br_ln1274 : 2
		local_A_ping_V_0_addr_2 : 2
		local_A_ping_V_0_load_1 : 3
	State 9
		write_ln174 : 1
	State 10
		add_ln691_797 : 1
		zext_ln890_97 : 1
		icmp_ln890_794 : 1
		br_ln1291 : 2
	State 11
		store_ln1298 : 1
	State 12
		add_ln691_801 : 1
		zext_ln890_99 : 1
		icmp_ln890_798 : 1
		br_ln1305 : 2
		local_A_pong_V_0_addr_1 : 2
		local_A_pong_V_0_load : 3
	State 13
		write_ln174 : 1
	State 14
		add_ln691_794 : 1
		icmp_ln890_790 : 1
		br_ln1327 : 2
	State 15
		add_ln691_795 : 1
		zext_ln890 : 1
		icmp_ln890_792 : 1
		br_ln1329 : 2
		local_A_ping_V_0_addr : 2
		local_A_ping_V_0_load : 3
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_325   |    0    |    12   |
|          |  add_ln691_796_fu_337 |    0    |    12   |
|          |  add_ln691_799_fu_349 |    0    |    13   |
|          |  add_ln691_798_fu_361 |    0    |    12   |
|          |  add_ln691_802_fu_377 |    0    |    12   |
|    add   |  add_ln691_800_fu_389 |    0    |    12   |
|          |  add_ln691_803_fu_407 |    0    |    12   |
|          |  add_ln691_797_fu_424 |    0    |    12   |
|          |  add_ln691_801_fu_440 |    0    |    12   |
|          |  add_ln691_794_fu_457 |    0    |    12   |
|          |  add_ln691_795_fu_469 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_331   |    0    |    9    |
|          | icmp_ln890_791_fu_343 |    0    |    9    |
|          | icmp_ln890_793_fu_355 |    0    |    10   |
|          | icmp_ln890_795_fu_371 |    0    |    9    |
|          | icmp_ln890_797_fu_383 |    0    |    9    |
|   icmp   | icmp_ln890_796_fu_395 |    0    |    9    |
|          | icmp_ln890_799_fu_418 |    0    |    9    |
|          | icmp_ln890_794_fu_434 |    0    |    9    |
|          | icmp_ln890_798_fu_451 |    0    |    9    |
|          | icmp_ln890_790_fu_463 |    0    |    9    |
|          | icmp_ln890_792_fu_480 |    0    |    9    |
|----------|-----------------------|---------|---------|
|    xor   |       arb_fu_401      |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |     grp_read_fu_90    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_96    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln890_98_fu_367 |    0    |    0    |
|          | zext_ln890_100_fu_413 |    0    |    0    |
|   zext   |  zext_ln890_97_fu_430 |    0    |    0    |
|          |  zext_ln890_99_fu_446 |    0    |    0    |
|          |   zext_ln890_fu_475   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   235   |
|----------|-----------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|local_A_ping_V_0|    0   |   256  |   257  |
|local_A_pong_V_0|    0   |   256  |   257  |
+----------------+--------+--------+--------+
|      Total     |    0   |   512  |   514  |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     add_ln691_794_reg_583     |    4   |
|     add_ln691_795_reg_591     |    4   |
|     add_ln691_796_reg_494     |    5   |
|     add_ln691_797_reg_557     |    4   |
|     add_ln691_798_reg_510     |    4   |
|     add_ln691_799_reg_502     |    6   |
|     add_ln691_800_reg_531     |    4   |
|     add_ln691_801_reg_570     |    4   |
|     add_ln691_802_reg_523     |    4   |
|     add_ln691_803_reg_544     |    4   |
|       add_ln691_reg_486       |    5   |
|         arb_9_reg_225         |    1   |
|          arb_reg_539          |    1   |
|          c0_V_reg_152         |    5   |
|          c1_V_reg_177         |    5   |
|          c2_V_reg_201         |    6   |
|        c4_V_30_reg_237        |    4   |
|          c4_V_reg_281         |    4   |
|        c6_V_17_reg_259        |    4   |
|        c6_V_18_reg_248        |    4   |
|          c6_V_reg_303         |    4   |
|        c7_V_17_reg_292        |    4   |
|        c7_V_18_reg_270        |    4   |
|          c7_V_reg_314         |    4   |
|   intra_trans_en_17_reg_188   |    1   |
|   intra_trans_en_18_reg_212   |    1   |
|     intra_trans_en_reg_163    |    1   |
|local_A_ping_V_0_addr_2_reg_552|    3   |
| local_A_ping_V_0_addr_reg_599 |    3   |
|local_A_pong_V_0_addr_1_reg_578|    3   |
|     zext_ln890_97_reg_562     |   64   |
|     zext_ln890_98_reg_515     |   64   |
+-------------------------------+--------+
|             Total             |   238  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_96      |  p2  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_109     |  p0  |   3  |   3  |    9   ||    14   |
|     grp_access_fu_122     |  p0  |   5  |   3  |   15   ||    26   |
|   intra_trans_en_reg_163  |  p0  |   3  |   1  |    3   ||    9    |
| intra_trans_en_17_reg_188 |  p0  |   2  |   1  |    2   ||    9    |
| intra_trans_en_18_reg_212 |  p0  |   2  |   1  |    2   ||    9    |
|       arb_9_reg_225       |  p0  |   2  |   1  |    2   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |  1057  || 2.87329 ||    85   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   235  |
|   Memory  |    0   |    -   |   512  |   514  |
|Multiplexer|    -   |    2   |    -   |   85   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   750  |   834  |
+-----------+--------+--------+--------+--------+
