# Contributing to RISC-V_CPU

Thank you for your interest in contributing to RISC-V_CPU.

## How to Contribute
1. Fork the repository
2. Create a new branch for your feature or fix
3. Follow existing RTL coding and documentation standards
4. Add or update testbenches where applicable
5. Commit with clear and descriptive messages
6. Submit a pull request

## Coding Guidelines
- Use synthesizable Verilog/SystemVerilog constructs only
- Follow synchronous design practices
- Avoid hard-coded values; use parameters
- Maintain readability and modularity

## Reporting Issues
Please use the GitHub Issues tab to report bugs or request enhancements.

All contributions must comply with the Code of Conduct.