Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jul 12 11:11:35 2019
| Host         : DESKTOP-D2IPGR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.145        0.000                      0                16435        0.033        0.000                      0                16425        0.264        0.000                       0                  7180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clk_out2_design_1_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clk_out3_design_1_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
dphy_hs_clock_clk_hs_p           {0.000 2.380}        4.761           210.040         
  mipi_dphy_0_rxbyteclkhs        {0.000 9.522}        19.044          52.510          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                         3.000        0.000                       0                     2  
  clk_out1_design_1_clk_wiz_0_1        9.146        0.000                      0                 5623        0.033        0.000                      0                 5623        8.750        0.000                       0                  2757  
  clk_out2_design_1_clk_wiz_0_1        0.516        0.000                      0                 6854        0.034        0.000                      0                 6854        2.353        0.000                       0                  3414  
  clk_out3_design_1_clk_wiz_0_1        0.145        0.000                      0                  527        0.111        0.000                      0                  527        0.264        0.000                       0                   383  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    8.751        0.000                       0                     2  
dphy_hs_clock_clk_hs_p                                                                                                                                                             3.094        0.000                       0                    12  
  mipi_dphy_0_rxbyteclkhs             11.766        0.000                      0                 1598        0.037        0.000                      0                 1598        8.272        0.000                       0                   610  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1        1.134        0.000                      0                  286        0.091        0.000                      0                  286  
clk_out1_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        0.663        0.000                      0                 1579        0.065        0.000                      0                 1579  
mipi_dphy_0_rxbyteclkhs        clk_out2_design_1_clk_wiz_0_1       17.802        0.000                      0                    5                                                                        
clk_out2_design_1_clk_wiz_0_1  mipi_dphy_0_rxbyteclkhs              5.199        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       11.490        0.000                      0                  287        0.451        0.000                      0                  287  
**async_default**              clk_out2_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0_1        4.135        0.000                      0                   23        0.330        0.000                      0                   23  
**async_default**              clk_out3_design_1_clk_wiz_0_1  clk_out3_design_1_clk_wiz_0_1        1.213        0.000                      0                   45        0.404        0.000                      0                   45  
**async_default**              mipi_dphy_0_rxbyteclkhs        mipi_dphy_0_rxbyteclkhs             16.518        0.000                      0                   36        0.495        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 1.525ns (14.646%)  route 8.887ns (85.354%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.400    17.232    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.463    26.153    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]/C
                         clock pessimism              0.501    26.655    
                         clock uncertainty           -0.107    26.547    
    SLICE_X50Y84         FDRE (Setup_fdre_C_CE)      -0.169    26.378    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[14]
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 1.525ns (14.646%)  route 8.887ns (85.354%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.400    17.232    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.463    26.153    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/C
                         clock pessimism              0.501    26.655    
                         clock uncertainty           -0.107    26.547    
    SLICE_X50Y84         FDRE (Setup_fdre_C_CE)      -0.169    26.378    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.146ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 1.525ns (14.646%)  route 8.887ns (85.354%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.400    17.232    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.463    26.153    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[47]/C
                         clock pessimism              0.501    26.655    
                         clock uncertainty           -0.107    26.547    
    SLICE_X50Y84         FDRE (Setup_fdre_C_CE)      -0.169    26.378    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[47]
  -------------------------------------------------------------------
                         required time                         26.378    
                         arrival time                         -17.232    
  -------------------------------------------------------------------
                         slack                                  9.146    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 1.525ns (14.691%)  route 8.855ns (85.309%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.368    17.200    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[41]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.200    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 1.525ns (14.691%)  route 8.855ns (85.309%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.368    17.200    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[61]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.200    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.251ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.380ns  (logic 1.525ns (14.691%)  route 8.855ns (85.309%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 26.162 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.368    17.200    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.472    26.162    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X49Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]/C
                         clock pessimism              0.602    26.764    
                         clock uncertainty           -0.107    26.657    
    SLICE_X49Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.452    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[63]
  -------------------------------------------------------------------
                         required time                         26.452    
                         arrival time                         -17.200    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 1.525ns (14.847%)  route 8.746ns (85.153%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 26.154 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.259    17.091    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.464    26.154    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.501    26.656    
                         clock uncertainty           -0.107    26.548    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.205    26.343    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         26.343    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 1.525ns (14.847%)  route 8.746ns (85.153%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 26.154 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.259    17.091    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.464    26.154    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                         clock pessimism              0.501    26.656    
                         clock uncertainty           -0.107    26.548    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.205    26.343    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]
  -------------------------------------------------------------------
                         required time                         26.343    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.252ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.271ns  (logic 1.525ns (14.847%)  route 8.746ns (85.153%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 26.154 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.259    17.091    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.464    26.154    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                         clock pessimism              0.501    26.656    
                         clock uncertainty           -0.107    26.548    
    SLICE_X51Y85         FDRE (Setup_fdre_C_CE)      -0.205    26.343    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]
  -------------------------------------------------------------------
                         required time                         26.343    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                  9.252    

Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.226ns  (logic 1.525ns (14.913%)  route 8.701ns (85.087%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.642     6.820    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.478     7.298 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=119, routed)         2.037     9.335    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.327     9.662 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[1]_INST_0_i_4/O
                         net (fo=2, routed)           0.831    10.493    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I2_O)        0.348    10.841 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.575    11.416    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_1_sn_1
    SLICE_X35Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.540 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.318    12.858    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X39Y64         LUT6 (Prop_lut6_I1_O)        0.124    12.982 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=76, routed)          2.726    15.708    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.124    15.832 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[72]_i_1/O
                         net (fo=72, routed)          1.214    17.046    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X51Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.461    26.151    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism              0.501    26.653    
                         clock uncertainty           -0.107    26.545    
    SLICE_X51Y82         FDRE (Setup_fdre_C_CE)      -0.205    26.340    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -17.046    
  -------------------------------------------------------------------
                         slack                                  9.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.745%)  route 0.292ns (58.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.561     2.098    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X32Y99         FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.164     2.262 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg[1]/Q
                         net (fo=3, routed)           0.292     2.554    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln1_axi_reg_n_0_[1]
    SLICE_X32Y103        LUT6 (Prop_lut6_I1_O)        0.045     2.599 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.599    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1[0]_i_1_n_0
    SLICE_X32Y103        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.913     2.801    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X32Y103        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1_reg[0]/C
                         clock pessimism             -0.356     2.445    
    SLICE_X32Y103        FDPE (Hold_fdpe_C_D)         0.120     2.565    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.557     2.094    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.119     2.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.825     2.713    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.585     2.128    
    SLICE_X38Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.311    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.574     2.111    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y58         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDCE (Prop_fdce_C_Q)         0.141     2.252 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=42, routed)          0.231     2.483    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/ADDRD0
    SLICE_X26Y58         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.844     2.732    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/WCLK
    SLICE_X26Y58         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1/CLK
                         clock pessimism             -0.608     2.124    
    SLICE_X26Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.434    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X35Y99     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X35Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y98     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln3_axi_reg[8]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X38Y100    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y100    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/gen_regs_wo_debug_wo_timeout.hs_settle_reg_ln4_axi_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y58     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y57     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y64     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y66     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y66     design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_25/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 1.180ns (20.830%)  route 4.485ns (79.170%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.155ns = ( 12.822 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.265    12.554    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X42Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.465    12.822    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[21]/C
                         clock pessimism              0.501    13.323    
                         clock uncertainty           -0.085    13.239    
    SLICE_X42Y75         FDRE (Setup_fdre_C_CE)      -0.169    13.070    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[21]
  -------------------------------------------------------------------
                         required time                         13.070    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.180ns (20.885%)  route 4.470ns (79.115%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.824 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.250    12.539    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X46Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.467    12.824    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[24]/C
                         clock pessimism              0.501    13.325    
                         clock uncertainty           -0.085    13.241    
    SLICE_X46Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.072    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.539    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterGreen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 1.625ns (28.221%)  route 4.133ns (71.779%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.234ns = ( 12.901 - 6.667 ) 
    Source Clock Delay      (SCD):    7.019ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.841     7.019    design_1_i/AXI_BayerToRGB_0/U0/StreamClk
    SLICE_X47Y113        FDRE                                         r  design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterGreen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.456     7.475 r  design_1_i/AXI_BayerToRGB_0/U0/sAXIMasterGreen_reg[4]/Q
                         net (fo=311, routed)         2.409     9.884    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/s_axis_video_tdata[3]
    SLICE_X66Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.008 r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData[4]_i_53/O
                         net (fo=1, routed)           0.000    10.008    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData[4]_i_53_n_0
    SLICE_X66Y99         MUXF7 (Prop_muxf7_I0_O)      0.241    10.249 r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]_i_31/O
                         net (fo=2, routed)           0.610    10.859    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]_i_31_n_0
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.298    11.157 r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData[4]_i_12/O
                         net (fo=1, routed)           0.000    11.157    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData[4]_i_12_n_0
    SLICE_X66Y98         MUXF7 (Prop_muxf7_I0_O)      0.209    11.366 r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]_i_4/O
                         net (fo=1, routed)           1.114    12.480    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]_i_4_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I3_O)        0.297    12.777 r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData[4]_i_1/O
                         net (fo=1, routed)           0.000    12.777    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/p_0_in[4]
    SLICE_X63Y99         FDRE                                         r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.544    12.901    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/StreamClk
    SLICE_X63Y99         FDRE                                         r  design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]/C
                         clock pessimism              0.501    13.402    
                         clock uncertainty           -0.085    13.318    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)        0.029    13.347    design_1_i/AXI_GammaCorrection_0/U0/GammaStorageCoefsGeneration[0].StoredGammaCoefsInst/rStoredData_reg[4]
  -------------------------------------------------------------------
                         required time                         13.347    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 1.180ns (21.198%)  route 4.387ns (78.802%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.154ns = ( 12.821 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.167    12.456    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X46Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.464    12.821    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y75         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[17]/C
                         clock pessimism              0.501    13.322    
                         clock uncertainty           -0.085    13.238    
    SLICE_X46Y75         FDRE (Setup_fdre_C_CE)      -0.169    13.069    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[17]
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 1.180ns (21.248%)  route 4.374ns (78.752%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.824 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.154    12.443    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X42Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.467    12.824    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[25]/C
                         clock pessimism              0.501    13.325    
                         clock uncertainty           -0.085    13.241    
    SLICE_X42Y73         FDRE (Setup_fdre_C_CE)      -0.169    13.072    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/sect_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 1.975ns (35.228%)  route 3.631ns (64.772%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.144ns = ( 12.811 - 6.667 ) 
    Source Clock Delay      (SCD):    6.820ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.642     6.820    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X44Y69         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/sect_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.419     7.239 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/sect_cnt_reg[6]/Q
                         net (fo=4, routed)           1.131     8.370    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/last_sect_carry__0[6]
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.297     8.667 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/last_sect_carry_i_2/O
                         net (fo=1, routed)           0.000     8.667    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq_n_91
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.065 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/last_sect_carry/CO[3]
                         net (fo=1, routed)           0.000     9.065    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/last_sect_carry_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.293 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/last_sect_carry__0/CO[2]
                         net (fo=14, routed)          0.780    10.073    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/CO[0]
    SLICE_X51Y64         LUT5 (Prop_lut5_I3_O)        0.307    10.380 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.932    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.258 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.168    12.426    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X50Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.454    12.811    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[22]/C
                         clock pessimism              0.501    13.312    
                         clock uncertainty           -0.085    13.228    
    SLICE_X50Y76         FDRE (Setup_fdre_C_CE)      -0.169    13.059    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.059    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.180ns (21.329%)  route 4.352ns (78.671%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 12.825 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.133    12.421    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X42Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.468    12.825    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[26]/C
                         clock pessimism              0.501    13.326    
                         clock uncertainty           -0.085    13.242    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.073    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[26]
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.180ns (21.357%)  route 4.345ns (78.643%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.824 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.125    12.414    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X42Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.467    12.824    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[28]/C
                         clock pessimism              0.501    13.325    
                         clock uncertainty           -0.085    13.241    
    SLICE_X42Y76         FDRE (Setup_fdre_C_CE)      -0.169    13.072    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[28]
  -------------------------------------------------------------------
                         required time                         13.072    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 1.180ns (21.368%)  route 4.342ns (78.632%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.826 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.122    12.411    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X46Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.469    12.826    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[23]/C
                         clock pessimism              0.501    13.327    
                         clock uncertainty           -0.085    13.243    
    SLICE_X46Y78         FDRE (Setup_fdre_C_CE)      -0.169    13.074    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[23]
  -------------------------------------------------------------------
                         required time                         13.074    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 1.180ns (21.415%)  route 4.330ns (78.585%))
  Logic Levels:           4  (LUT2=1 LUT5=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.156ns = ( 12.823 - 6.667 ) 
    Source Clock Delay      (SCD):    6.889ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.711     6.889    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/ap_clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.456     7.345 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_resp/full_n_reg/Q
                         net (fo=4, routed)           1.033     8.378    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/fifo_resp_ready
    SLICE_X55Y66         LUT5 (Prop_lut5_I1_O)        0.124     8.502 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[3]_i_1/O
                         net (fo=45, routed)          0.860     9.362    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.124     9.486 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_len_buf[8]_i_1/O
                         net (fo=47, routed)          0.775    10.261    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/p_27_in
    SLICE_X51Y64         LUT5 (Prop_lut5_I2_O)        0.150    10.411 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/fifo_wreq_valid_buf_i_1/O
                         net (fo=96, routed)          0.552    10.963    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/next_wreq
    SLICE_X51Y64         LUT2 (Prop_lut2_I0_O)        0.326    11.289 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/empty_n_i_1__0/O
                         net (fo=44, routed)          1.110    12.399    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/pop0
    SLICE_X46Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.466    12.823    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[27]/C
                         clock pessimism              0.501    13.324    
                         clock uncertainty           -0.085    13.240    
    SLICE_X46Y76         FDRE (Setup_fdre_C_CE)      -0.169    13.071    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.212%)  route 0.207ns (55.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.541     2.078    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     2.242 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/q_reg[16]/Q
                         net (fo=1, routed)           0.207     2.449    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq_n_59
    SLICE_X49Y72         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.813     2.701    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X49Y72         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[19]/C
                         clock pessimism             -0.356     2.345    
    SLICE_X49Y72         FDRE (Hold_fdre_C_D)         0.070     2.415    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.170%)  route 0.228ns (61.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.544     2.081    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     2.222 r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[25]/Q
                         net (fo=2, routed)           0.228     2.450    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]_0[25]
    SLICE_X44Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X44Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]/C
                         clock pessimism             -0.356     2.343    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.070     2.413    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.555     2.092    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X49Y61         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     2.233 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]/Q
                         net (fo=1, routed)           0.117     2.350    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[29]
    SLICE_X46Y61         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.824     2.712    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y61         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][32]_srl32/CLK
                         clock pessimism             -0.585     2.127    
    SLICE_X46Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.310    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][32]_srl32
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.544     2.081    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X53Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     2.222 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.100     2.322    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[11]
    SLICE_X50Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y70         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32/CLK
                         clock pessimism             -0.603     2.096    
    SLICE_X50Y70         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.279    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][11]_srl32
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.547     2.084    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X53Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     2.225 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]/Q
                         net (fo=1, routed)           0.099     2.324    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[6]
    SLICE_X50Y68         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.813     2.701    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X50Y68         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][6]_srl32/CLK
                         clock pessimism             -0.603     2.098    
    SLICE_X50Y68         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.281    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][6]_srl32
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.546     2.083    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X45Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     2.224 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.115     2.340    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][45]_srl32__0_0[21]
    SLICE_X42Y75         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.810     2.698    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X42Y75         SRLC32E                                      r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32/CLK
                         clock pessimism             -0.585     2.113    
    SLICE_X42Y75         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.296    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][21]_srl32
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.547     2.084    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     2.225 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/Q
                         net (fo=1, routed)           0.100     2.325    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/in[23]
    SLICE_X50Y80         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.812     2.700    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y80         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16/CLK
                         clock pessimism             -0.603     2.097    
    SLICE_X50Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.280    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][23]_srl16
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.539%)  route 0.245ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.789ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.627     2.164    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X51Y120        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDRE (Prop_fdre_C_Q)         0.141     2.306 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.245     2.550    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_2
    SLICE_X43Y120        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.901     2.789    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X43Y120        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism             -0.359     2.430    
    SLICE_X43Y120        FDRE (Hold_fdre_C_D)         0.071     2.501    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.352%)  route 0.247ns (63.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.081ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.544     2.081    design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/ap_clk
    SLICE_X51Y78         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     2.222 r  design_1_i/v_frmbuf_wr_0/inst/Bytes2AXIMMvideo_U0/add_ln321_reg_356_reg[28]/Q
                         net (fo=2, routed)           0.247     2.469    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]_0[28]
    SLICE_X44Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X44Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]/C
                         clock pessimism             -0.356     2.343    
    SLICE_X44Y76         FDRE (Hold_fdre_C_D)         0.075     2.418    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.548     2.085    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/ap_clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     2.226 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[18]/Q
                         net (fo=2, routed)           0.130     2.356    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/in[15]
    SLICE_X38Y70         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.815     2.703    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y70         SRL16E                                       r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][18]_srl4/CLK
                         clock pessimism             -0.585     2.118    
    SLICE_X38Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.301    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.667       2.783      DSP48_X2Y27      design_1_i/v_frmbuf_wr_0/inst/MultiPixStream2Bytes_U0/mul_ln609_reg_1291_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X2Y22     design_1_i/AXI_BayerToRGB_0/U0/LineBufferInst/pLineBuffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y23     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X3Y42     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y16     design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y16     design_1_i/v_frmbuf_wr_0/inst/bytePlanes_plane0_V_s_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y15     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y15     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y22     design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB36_X2Y22     design_1_i/AXI_BayerToRGB_0/U0/LineBufferInst/pLineBuffer_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][5]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][5]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y68     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][5]_srl32__2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.333       2.353      SLICE_X38Y70     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/mem_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X50Y66     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X50Y66     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X50Y66     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X50Y66     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][0]_srl32__2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][17]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][17]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y75     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][17]_srl32__2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y74     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.333       2.353      SLICE_X46Y74     design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/fifo_wreq/mem_reg[104][18]_srl32__0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.275ns (28.059%)  route 3.269ns (71.941%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.337ns = ( 11.337 - 5.000 ) 
    Source Clock Delay      (SCD):    7.016ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.838     7.016    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/core_clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.478     7.494 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/Q
                         net (fo=22, routed)          0.872     8.366    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.301     8.667 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/FSM_sequential_dl_rx_state[3]_i_4/O
                         net (fo=3, routed)           0.325     8.992    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_en_hs_lpn_i_3/O
                         net (fo=3, routed)           0.447     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_reg_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3/O
                         net (fo=2, routed)           0.873    10.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.684 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.149    10.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.603    11.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X32Y118        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.646    11.337    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X32Y118        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]/C
                         clock pessimism              0.619    11.956    
                         clock uncertainty           -0.081    11.875    
    SLICE_X32Y118        FDCE (Setup_fdce_C_CE)      -0.169    11.706    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.706    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 1.275ns (28.044%)  route 3.271ns (71.956%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    7.016ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.838     7.016    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/core_clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.478     7.494 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/Q
                         net (fo=22, routed)          0.872     8.366    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.301     8.667 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/FSM_sequential_dl_rx_state[3]_i_4/O
                         net (fo=3, routed)           0.325     8.992    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_en_hs_lpn_i_3/O
                         net (fo=3, routed)           0.447     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_reg_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3/O
                         net (fo=2, routed)           0.873    10.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.684 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.149    10.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.606    11.562    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X31Y120        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.691    11.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X31Y120        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                         clock pessimism              0.619    12.001    
                         clock uncertainty           -0.081    11.920    
    SLICE_X31Y120        FDCE (Setup_fdce_C_CE)      -0.205    11.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 1.275ns (28.287%)  route 3.232ns (71.712%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 11.383 - 5.000 ) 
    Source Clock Delay      (SCD):    7.016ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.838     7.016    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/core_clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.478     7.494 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/Q
                         net (fo=22, routed)          0.872     8.366    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.301     8.667 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/FSM_sequential_dl_rx_state[3]_i_4/O
                         net (fo=3, routed)           0.325     8.992    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_en_hs_lpn_i_3/O
                         net (fo=3, routed)           0.447     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_reg_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3/O
                         net (fo=2, routed)           0.873    10.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.684 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.149    10.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.567    11.523    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X31Y118        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.692    11.383    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X31Y118        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism              0.619    12.002    
                         clock uncertainty           -0.081    11.921    
    SLICE_X31Y118        FDPE (Setup_fdpe_C_CE)      -0.205    11.716    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.716    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.269ns (27.403%)  route 3.362ns (72.597%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 11.171 - 5.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.654     6.832    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.478     7.310 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/Q
                         net (fo=7, routed)           0.852     8.162    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[12]
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.295     8.457 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_3/O
                         net (fo=3, routed)           0.616     9.073    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_3_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1/O
                         net (fo=6, routed)           0.639     9.836    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.960 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1/O
                         net (fo=2, routed)           0.660    10.620    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.744 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=2, routed)           0.595    11.339    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.463 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1/O
                         net (fo=1, routed)           0.000    11.463    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[1]_i_1_n_0
    SLICE_X39Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.481    11.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X39Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]/C
                         clock pessimism              0.602    11.773    
                         clock uncertainty           -0.081    11.692    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)        0.032    11.724    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[1]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.275ns (29.018%)  route 3.119ns (70.982%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.016ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.838     7.016    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/core_clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.478     7.494 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/Q
                         net (fo=22, routed)          0.872     8.366    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.301     8.667 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/FSM_sequential_dl_rx_state[3]_i_4/O
                         net (fo=3, routed)           0.325     8.992    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_en_hs_lpn_i_3/O
                         net (fo=3, routed)           0.447     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_reg_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3/O
                         net (fo=2, routed)           0.873    10.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.684 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.149    10.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.453    11.410    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X32Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.645    11.336    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X32Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.619    11.955    
                         clock uncertainty           -0.081    11.874    
    SLICE_X32Y120        FDPE (Setup_fdpe_C_CE)      -0.169    11.705    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.145ns (25.799%)  route 3.293ns (74.201%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.172ns = ( 11.172 - 5.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.654     6.832    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.478     7.310 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[12]/Q
                         net (fo=7, routed)           0.852     8.162    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[12]
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.295     8.457 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_3/O
                         net (fo=3, routed)           0.616     9.073    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_3_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.197 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1/O
                         net (fo=6, routed)           0.639     9.836    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[6]_i_1_n_0
    SLICE_X38Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.960 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1/O
                         net (fo=2, routed)           0.660    10.620    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[5]_i_1_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.744 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1/O
                         net (fo=2, routed)           0.526    11.270    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[3]_i_1_n_0
    SLICE_X39Y94         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.482    11.172    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X39Y94         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]/C
                         clock pessimism              0.602    11.774    
                         clock uncertainty           -0.081    11.693    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)       -0.058    11.635    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.275ns (29.653%)  route 3.025ns (70.347%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    7.016ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.838     7.016    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/core_clk
    SLICE_X34Y117        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.478     7.494 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg/Q
                         net (fo=22, routed)          0.872     8.366    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2
    SLICE_X32Y117        LUT3 (Prop_lut3_I0_O)        0.301     8.667 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/FSM_sequential_dl_rx_state[3]_i_4/O
                         net (fo=3, routed)           0.325     8.992    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/s_level_out_d2_reg_0
    SLICE_X32Y118        LUT5 (Prop_lut5_I4_O)        0.124     9.116 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_enable_sync_i/dl_en_hs_lpn_i_3/O
                         net (fo=3, routed)           0.447     9.563    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_reg_1
    SLICE_X32Y119        LUT6 (Prop_lut6_I5_O)        0.124     9.687 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3/O
                         net (fo=2, routed)           0.873    10.560    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/dl_status_reg_bit_0_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I4_O)        0.124    10.684 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.149    10.833    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3_n_0
    SLICE_X31Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.957 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.359    11.316    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X29Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.691    11.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.619    12.001    
                         clock uncertainty           -0.081    11.920    
    SLICE_X29Y120        FDPE (Setup_fdpe_C_CE)      -0.205    11.715    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.138ns (25.326%)  route 3.355ns (74.674%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 11.171 - 5.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.654     6.832    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     7.350 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[11]/Q
                         net (fo=7, routed)           0.973     8.323    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2[11]
    SLICE_X40Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.447 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1/O
                         net (fo=6, routed)           0.636     9.083    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[8]_i_1_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I1_O)        0.124     9.207 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_2/O
                         net (fo=3, routed)           0.586     9.793    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[4]_i_2_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I2_O)        0.124     9.917 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_3/O
                         net (fo=3, routed)           0.735    10.651    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[2]_i_3_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I2_O)        0.124    10.775 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2/O
                         net (fo=1, routed)           0.426    11.201    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_2_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.325 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1/O
                         net (fo=1, routed)           0.000    11.325    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.481    11.171    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X36Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]/C
                         clock pessimism              0.602    11.773    
                         clock uncertainty           -0.081    11.692    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.081    11.773    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_3_reg[0]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.090ns (27.050%)  route 2.940ns (72.950%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 11.341 - 5.000 ) 
    Source Clock Delay      (SCD):    7.013ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.835     7.013    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/core_clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.419     7.432 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/Q
                         net (fo=13, routed)          1.078     8.510    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.299     8.809 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_20__0/O
                         net (fo=1, routed)           0.402     9.211    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_20__0_n_0
    SLICE_X37Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.335 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_12__0/O
                         net (fo=2, routed)           0.797    10.132    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_5
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3__0/O
                         net (fo=1, routed)           0.303    10.559    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3__0_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.683 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1__0/O
                         net (fo=5, routed)           0.359    11.043    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X39Y115        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.650    11.341    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X39Y115        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.619    11.960    
                         clock uncertainty           -0.081    11.879    
    SLICE_X39Y115        FDPE (Setup_fdpe_C_CE)      -0.205    11.674    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.090ns (27.050%)  route 2.940ns (72.950%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 11.341 - 5.000 ) 
    Source Clock Delay      (SCD):    7.013ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.835     7.013    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/core_clk
    SLICE_X40Y118        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDRE (Prop_fdre_C_Q)         0.419     7.432 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2_reg/Q
                         net (fo=13, routed)          1.078     8.510    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/s_level_out_d2
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.299     8.809 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_20__0/O
                         net (fo=1, routed)           0.402     9.211    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_20__0_n_0
    SLICE_X37Y115        LUT3 (Prop_lut3_I0_O)        0.124     9.335 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync0_i/FSM_sequential_dl_rx_state[4]_i_12__0/O
                         net (fo=2, routed)           0.797    10.132    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state_reg[0]_5
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3__0/O
                         net (fo=1, routed)           0.303    10.559    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_3__0_n_0
    SLICE_X40Y115        LUT6 (Prop_lut6_I0_O)        0.124    10.683 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i/FSM_sequential_dl_rx_state[4]_i_1__0/O
                         net (fo=5, routed)           0.359    11.043    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lp_state_sync1_i_n_2
    SLICE_X38Y115        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.650    11.341    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X38Y115        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]/C
                         clock pessimism              0.619    11.960    
                         clock uncertainty           -0.081    11.879    
    SLICE_X38Y115        FDPE (Setup_fdpe_C_CE)      -0.169    11.710    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -11.043    
  -------------------------------------------------------------------
                         slack                                  0.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.558     2.095    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     2.236 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[21]/Q
                         net (fo=1, routed)           0.101     2.337    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]_0[13]
    SLICE_X42Y93         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.826     2.714    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y93         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/CLK
                         clock pessimism             -0.603     2.111    
    SLICE_X42Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.226    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.558     2.095    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.128     2.223 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d3_reg[19]/Q
                         net (fo=1, routed)           0.059     2.282    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_2_reg[13]_0[11]
    SLICE_X42Y93         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.826     2.714    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/core_clk
    SLICE_X42Y93         SRL16E                                       r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
                         clock pessimism             -0.606     2.108    
    SLICE_X42Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     2.163    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.659     2.197    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     2.338 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[4]/Q
                         net (fo=1, routed)           0.056     2.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to[4]
    SLICE_X31Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.931     2.819    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[4]/C
                         clock pessimism             -0.622     2.197    
    SLICE_X31Y108        FDRE (Hold_fdre_C_D)         0.075     2.272    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.659     2.197    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141     2.338 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[8]/Q
                         net (fo=1, routed)           0.056     2.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to[8]
    SLICE_X29Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.931     2.819    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/core_clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[8]/C
                         clock pessimism             -0.622     2.197    
    SLICE_X29Y108        FDRE (Hold_fdre_C_D)         0.075     2.272    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.660     2.197    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     2.339 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[0]/Q
                         net (fo=1, routed)           0.056     2.394    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to[0]
    SLICE_X29Y105        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.932     2.820    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X29Y105        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]/C
                         clock pessimism             -0.622     2.198    
    SLICE_X29Y105        FDRE (Hold_fdre_C_D)         0.075     2.273    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.820ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.660     2.197    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     2.339 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to_reg[7]/Q
                         net (fo=1, routed)           0.056     2.394    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d1_cdc_to[7]
    SLICE_X29Y106        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.932     2.820    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/core_clk
    SLICE_X29Y106        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[7]/C
                         clock pessimism             -0.622     2.198    
    SLICE_X29Y106        FDRE (Hold_fdre_C_D)         0.075     2.273    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_sync/s_level_out_bus_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.557     2.094    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[11]/Q
                         net (fo=1, routed)           0.056     2.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[11]
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.825     2.713    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]/C
                         clock pessimism             -0.619     2.094    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.075     2.169    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.558     2.095    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.141     2.236 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[16]/Q
                         net (fo=1, routed)           0.056     2.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[16]
    SLICE_X41Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.826     2.714    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]/C
                         clock pessimism             -0.619     2.095    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.075     2.170    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.557     2.094    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[17]/Q
                         net (fo=1, routed)           0.056     2.291    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[17]
    SLICE_X43Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.825     2.713    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y92         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]/C
                         clock pessimism             -0.619     2.094    
    SLICE_X43Y92         FDRE (Hold_fdre_C_D)         0.075     2.169    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.558     2.095    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     2.236 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to_reg[19]/Q
                         net (fo=1, routed)           0.056     2.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d1_cdc_to[19]
    SLICE_X43Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.826     2.714    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/core_clk
    SLICE_X43Y93         FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[19]/C
                         clock pessimism             -0.619     2.095    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.075     2.170    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/init_reg_sync/s_level_out_bus_d2_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/gen_idlyctrl_core.delayctrl/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y109    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y107    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y109    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y105    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X31Y108    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X30Y107    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X28Y108    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_sync/s_level_out_bus_d1_cdc_to_reg[6]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/gen_idlyctrl_core.delayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X42Y93     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X38Y92     design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_clk_lane.dphy_rx_clk_lane/en_init_to_reg.init_to_r_reg[5]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_clk_hs_p
  To Clock:  dphy_hs_clock_clk_hs_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_clk_hs_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { dphy_hs_clock_clk_hs_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack       11.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.766ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 1.542ns (21.258%)  route 5.712ns (78.742%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 22.219 - 19.044 ) 
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.962     3.448    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y128        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456     3.904 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=40, routed)          1.840     5.745    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[8]
    SLICE_X54Y127        LUT6 (Prop_lut6_I3_O)        0.124     5.869 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_10/O
                         net (fo=2, routed)           0.790     6.659    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_10_n_0
    SLICE_X56Y127        LUT5 (Prop_lut5_I1_O)        0.124     6.783 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           1.006     7.789    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X57Y128        LUT2 (Prop_lut2_I0_O)        0.152     7.941 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7/O
                         net (fo=4, routed)           1.102     9.043    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7_n_0
    SLICE_X57Y127        LUT5 (Prop_lut5_I3_O)        0.354     9.397 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2/O
                         net (fo=1, routed)           0.973    10.370    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_2_n_0
    SLICE_X58Y127        LUT6 (Prop_lut6_I0_O)        0.332    10.702 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1/O
                         net (fo=1, routed)           0.000    10.702    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1_n_0
    SLICE_X58Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.896    22.219    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X58Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              0.208    22.426    
                         clock uncertainty           -0.035    22.391    
    SLICE_X58Y127        FDRE (Setup_fdre_C_D)        0.077    22.468    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.468    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                 11.766    

Slack (MET) :             11.808ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 1.076ns (15.226%)  route 5.991ns (84.774%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 22.218 - 19.044 ) 
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.962     3.448    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y128        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.456     3.904 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/Q
                         net (fo=36, routed)          2.132     6.036    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[10]
    SLICE_X63Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.160 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=6, routed)           0.748     6.908    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X60Y128        LUT6 (Prop_lut6_I1_O)        0.124     7.032 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           1.061     8.094    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X59Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.218 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4/O
                         net (fo=4, routed)           1.044     9.261    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4_n_0
    SLICE_X59Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.385 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3/O
                         net (fo=3, routed)           0.666    10.051    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3_n_0
    SLICE_X57Y126        LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1/O
                         net (fo=1, routed)           0.340    10.515    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_1_n_0
    SLICE_X57Y126        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.895    22.218    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X57Y126        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg/C
                         clock pessimism              0.208    22.425    
                         clock uncertainty           -0.035    22.390    
    SLICE_X57Y126        FDRE (Setup_fdre_C_D)       -0.067    22.323    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_reg
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                 11.808    

Slack (MET) :             11.952ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 1.306ns (18.598%)  route 5.716ns (81.402%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.175ns = ( 22.219 - 19.044 ) 
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.962     3.448    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y128        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y128        FDRE (Prop_fdre_C_Q)         0.456     3.904 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[8]/Q
                         net (fo=40, routed)          1.840     5.745    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[8]
    SLICE_X54Y127        LUT6 (Prop_lut6_I3_O)        0.124     5.869 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_10/O
                         net (fo=2, routed)           0.790     6.659    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_10_n_0
    SLICE_X56Y127        LUT5 (Prop_lut5_I1_O)        0.124     6.783 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7/O
                         net (fo=4, routed)           1.006     7.789    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7_n_0
    SLICE_X57Y128        LUT2 (Prop_lut2_I0_O)        0.152     7.941 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7/O
                         net (fo=4, routed)           1.102     9.043    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7_n_0
    SLICE_X57Y127        LUT4 (Prop_lut4_I3_O)        0.326     9.369 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2/O
                         net (fo=1, routed)           0.977    10.347    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_2_n_0
    SLICE_X59Y127        LUT6 (Prop_lut6_I0_O)        0.124    10.471 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1/O
                         net (fo=1, routed)           0.000    10.471    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1_n_0
    SLICE_X59Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.896    22.219    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X59Y127        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              0.208    22.426    
                         clock uncertainty           -0.035    22.391    
    SLICE_X59Y127        FDRE (Setup_fdre_C_D)        0.031    22.422    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.422    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                 11.952    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.448ns (20.662%)  route 5.560ns (79.338%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 22.218 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X67Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.419     3.861 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.228     6.089    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.297     6.386 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9__0/O
                         net (fo=3, routed)           0.675     7.061    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9__0_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.185 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=4, routed)           0.962     8.147    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X64Y121        LUT2 (Prop_lut2_I0_O)        0.152     8.299 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0/O
                         net (fo=4, routed)           0.897     9.196    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0_n_0
    SLICE_X65Y122        LUT6 (Prop_lut6_I5_O)        0.332     9.528 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3__0/O
                         net (fo=1, routed)           0.798    10.326    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_3__0_n_0
    SLICE_X64Y122        LUT6 (Prop_lut6_I1_O)        0.124    10.450 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.450    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[1]_i_1__0_n_0
    SLICE_X64Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.895    22.218    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y122        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]/C
                         clock pessimism              0.250    22.467    
                         clock uncertainty           -0.035    22.432    
    SLICE_X64Y122        FDRE (Setup_fdre_C_D)        0.029    22.461    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.461    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.070ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.076ns (15.593%)  route 5.825ns (84.407%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 22.218 - 19.044 ) 
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.962     3.448    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y128        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y128        FDRE (Prop_fdre_C_Q)         0.456     3.904 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[10]/Q
                         net (fo=36, routed)          2.132     6.036    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[10]
    SLICE_X63Y127        LUT6 (Prop_lut6_I0_O)        0.124     6.160 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10/O
                         net (fo=6, routed)           0.748     6.908    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_10_n_0
    SLICE_X60Y128        LUT6 (Prop_lut6_I1_O)        0.124     7.032 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8/O
                         net (fo=5, routed)           1.061     8.094    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_8_n_0
    SLICE_X59Y128        LUT4 (Prop_lut4_I0_O)        0.124     8.218 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4/O
                         net (fo=4, routed)           1.044     9.261    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/align_done_i_4_n_0
    SLICE_X59Y127        LUT6 (Prop_lut6_I3_O)        0.124     9.385 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3/O
                         net (fo=3, routed)           0.840    10.225    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rxsynchs_i_3_n_0
    SLICE_X56Y126        LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1/O
                         net (fo=1, routed)           0.000    10.349    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_1_n_0
    SLICE_X56Y126        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.895    22.218    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X56Y126        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg/C
                         clock pessimism              0.208    22.425    
                         clock uncertainty           -0.035    22.390    
    SLICE_X56Y126        FDRE (Setup_fdre_C_D)        0.029    22.419    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_reg
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                 12.070    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.181ns (17.903%)  route 5.416ns (82.097%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 22.222 - 19.044 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.957     3.443    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X57Y125        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.419     3.862 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/Q
                         net (fo=15, routed)          1.655     5.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRB4
    SLICE_X58Y125        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.290     5.808 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/O
                         net (fo=15, routed)          1.165     6.973    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iDataOut[8]
    SLICE_X57Y120        LUT6 (Prop_lut6_I1_O)        0.348     7.321 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTvalidInt_i_1/O
                         net (fo=6, routed)           0.974     8.294    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbByteCnt_reg[1]
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTdata[31]_i_1/O
                         net (fo=37, routed)          1.622    10.040    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx_n_2
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.899    22.222    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[27]/C
                         clock pessimism              0.208    22.429    
                         clock uncertainty           -0.035    22.394    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.205    22.189    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[27]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.181ns (17.903%)  route 5.416ns (82.097%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 22.222 - 19.044 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.957     3.443    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X57Y125        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.419     3.862 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/Q
                         net (fo=15, routed)          1.655     5.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRB4
    SLICE_X58Y125        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.290     5.808 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/O
                         net (fo=15, routed)          1.165     6.973    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iDataOut[8]
    SLICE_X57Y120        LUT6 (Prop_lut6_I1_O)        0.348     7.321 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTvalidInt_i_1/O
                         net (fo=6, routed)           0.974     8.294    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbByteCnt_reg[1]
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTdata[31]_i_1/O
                         net (fo=37, routed)          1.622    10.040    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx_n_2
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.899    22.222    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[29]/C
                         clock pessimism              0.208    22.429    
                         clock uncertainty           -0.035    22.394    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.205    22.189    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[29]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.181ns (17.903%)  route 5.416ns (82.097%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 22.222 - 19.044 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.957     3.443    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X57Y125        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.419     3.862 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/Q
                         net (fo=15, routed)          1.655     5.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRB4
    SLICE_X58Y125        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.290     5.808 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/O
                         net (fo=15, routed)          1.165     6.973    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iDataOut[8]
    SLICE_X57Y120        LUT6 (Prop_lut6_I1_O)        0.348     7.321 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTvalidInt_i_1/O
                         net (fo=6, routed)           0.974     8.294    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbByteCnt_reg[1]
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTdata[31]_i_1/O
                         net (fo=37, routed)          1.622    10.040    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx_n_2
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.899    22.222    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[30]/C
                         clock pessimism              0.208    22.429    
                         clock uncertainty           -0.035    22.394    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.205    22.189    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[30]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.181ns (17.903%)  route 5.416ns (82.097%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 22.222 - 19.044 ) 
    Source Clock Delay      (SCD):    3.443ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.957     3.443    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X57Y125        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y125        FDRE (Prop_fdre_C_Q)         0.419     3.862 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iRdA_reg[4]/Q
                         net (fo=15, routed)          1.655     5.518    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRB4
    SLICE_X58Y125        RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.290     5.808 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMB/O
                         net (fo=15, routed)          1.165     6.973    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iDataOut[8]
    SLICE_X57Y120        LUT6 (Prop_lut6_I1_O)        0.348     7.321 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTvalidInt_i_1/O
                         net (fo=6, routed)           0.974     8.294    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbByteCnt_reg[1]
    SLICE_X52Y117        LUT2 (Prop_lut2_I0_O)        0.124     8.418 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/rbMAxisTdata[31]_i_1/O
                         net (fo=37, routed)          1.622    10.040    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx_n_2
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.899    22.222    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/C
                         clock pessimism              0.208    22.429    
                         clock uncertainty           -0.035    22.394    
    SLICE_X56Y119        FDRE (Setup_fdre_C_CE)      -0.205    22.189    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.158ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 1.678ns (24.448%)  route 5.186ns (75.552%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 22.221 - 19.044 ) 
    Source Clock Delay      (SCD):    3.442ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.956     3.442    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X67Y124        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDRE (Prop_fdre_C_Q)         0.419     3.861 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg_reg[9]/Q
                         net (fo=39, routed)          2.228     6.089    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/h_reg[9]
    SLICE_X64Y120        LUT6 (Prop_lut6_I2_O)        0.297     6.386 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9__0/O
                         net (fo=3, routed)           0.675     7.061    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsotsynchs_i_9__0_n_0
    SLICE_X64Y119        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0/O
                         net (fo=4, routed)           0.962     8.147    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/errsoths_i_7__0_n_0
    SLICE_X64Y121        LUT2 (Prop_lut2_I0_O)        0.152     8.299 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0/O
                         net (fo=4, routed)           0.711     9.010    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_7__0_n_0
    SLICE_X64Y121        LUT4 (Prop_lut4_I2_O)        0.360     9.370 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6__0/O
                         net (fo=1, routed)           0.610     9.980    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_6__0_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.326    10.306 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.306    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit[2]_i_1__0_n_0
    SLICE_X64Y120        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.898    22.221    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X64Y120        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]/C
                         clock pessimism              0.250    22.470    
                         clock uncertainty           -0.035    22.435    
    SLICE_X64Y120        FDRE (Setup_fdre_C_D)        0.029    22.464    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/start_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                 12.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.312     1.161    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/rx_div4_clk
    SLICE_X63Y120        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.141     1.302 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_hs_high_rates_spec_v1_1.rx_sot_det_align_i/hs_data_reg[0]/Q
                         net (fo=1, routed)           0.056     1.358    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/DIA0
    SLICE_X62Y120        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.348     1.498    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X62Y120        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.324     1.174    
    SLICE_X62Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.321    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.309     1.158    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X59Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y124        FDRE (Prop_fdre_C_Q)         0.141     1.299 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.241     1.540    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X58Y124        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.345     1.495    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X58Y124        RAMS32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.324     1.171    
    SLICE_X58Y124        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.481    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.015%)  route 0.120ns (45.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.314     1.163    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X56Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y119        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[31]/Q
                         net (fo=1, routed)           0.120     1.424    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/DIA0
    SLICE_X54Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.351     1.501    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/WCLK
    SLICE_X54Y119        RAMD32                                       r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/RAMA/CLK
                         clock pessimism             -0.301     1.200    
    SLICE_X54Y119        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.347    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_36_36/RAMA
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mipi_dphy_0_rxbyteclkhs
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/idelay_cm/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].idelay_s/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].idelay_m/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         19.044      16.684     IDELAY_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].idelay_s/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y122  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y136  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y135  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y128  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y127  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop0[1].iserdes_s/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X62Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X54Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X54Y120  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X58Y124  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.653ns  (logic 1.305ns (28.049%)  route 3.348ns (71.951%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 26.161 - 20.000 ) 
    Source Clock Delay      (SCD):    6.873ns = ( 20.206 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.695    20.206    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456    20.662 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.832    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.152    21.646 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.281    21.927    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.332    22.259 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.480    22.739    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    22.863 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.483    23.347    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.471 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.889    24.360    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.117    24.477 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.382    24.859    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.471    26.161    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    26.475    
                         clock uncertainty           -0.227    26.247    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)       -0.255    25.992    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         25.992    
                         arrival time                         -24.859    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.278ns  (logic 1.312ns (30.666%)  route 2.966ns (69.334%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 26.161 - 20.000 ) 
    Source Clock Delay      (SCD):    6.873ns = ( 20.206 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.695    20.206    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456    20.662 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.832    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.152    21.646 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.281    21.927    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.332    22.259 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.480    22.739    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    22.863 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.483    23.347    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.471 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.890    24.361    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X47Y68         LUT6 (Prop_lut6_I2_O)        0.124    24.485 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.000    24.485    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.471    26.161    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.314    26.475    
                         clock uncertainty           -0.227    26.247    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.031    26.278    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -24.485    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.270ns  (logic 1.312ns (30.724%)  route 2.958ns (69.276%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 26.161 - 20.000 ) 
    Source Clock Delay      (SCD):    6.873ns = ( 20.206 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.695    20.206    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456    20.662 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[3]/Q
                         net (fo=5, routed)           0.832    21.494    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/Q[3]
    SLICE_X55Y74         LUT4 (Prop_lut4_I2_O)        0.152    21.646 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q[63]_i_2/O
                         net (fo=2, routed)           0.281    21.927    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/data_en__2
    SLICE_X55Y74         LUT5 (Prop_lut5_I2_O)        0.332    22.259 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_2/O
                         net (fo=7, routed)           0.480    22.739    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/p_8_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    22.863 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_AWVALID_INST_0_i_1/O
                         net (fo=2, routed)           0.483    23.347    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/req_en__5
    SLICE_X56Y72         LUT2 (Prop_lut2_I1_O)        0.124    23.471 f  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/m_axi_mm_video_AWVALID_INST_0/O
                         net (fo=3, routed)           0.882    24.353    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X47Y68         LUT6 (Prop_lut6_I4_O)        0.124    24.477 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000    24.477    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.471    26.161    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X47Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.314    26.475    
                         clock uncertainty           -0.227    26.247    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.031    26.278    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -24.477    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             2.166ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.904ns  (logic 0.704ns (18.033%)  route 3.200ns (81.967%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 26.161 - 20.000 ) 
    Source Clock Delay      (SCD):    6.873ns = ( 20.206 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.695    20.206    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456    20.662 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/Q
                         net (fo=8, routed)           1.299    21.962    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/Q[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.086 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_WVALID_INST_0/O
                         net (fo=3, routed)           1.901    23.986    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X45Y68         LUT4 (Prop_lut4_I3_O)        0.124    24.110 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1/O
                         net (fo=1, routed)           0.000    24.110    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1_n_0
    SLICE_X45Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.471    26.161    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X45Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.314    26.475    
                         clock uncertainty           -0.227    26.247    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)        0.029    26.276    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.276    
                         arrival time                         -24.110    
  -------------------------------------------------------------------
                         slack                                  2.166    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.932ns  (logic 0.732ns (18.616%)  route 3.200ns (81.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 26.161 - 20.000 ) 
    Source Clock Delay      (SCD):    6.873ns = ( 20.206 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.695    20.206    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/ap_clk
    SLICE_X56Y74         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.456    20.662 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/last_cnt_reg[0]/Q
                         net (fo=8, routed)           1.299    21.962    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/Q[0]
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.124    22.086 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/m_axi_mm_video_WVALID_INST_0/O
                         net (fo=3, routed)           1.901    23.986    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X45Y68         LUT4 (Prop_lut4_I2_O)        0.152    24.138 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_2/O
                         net (fo=1, routed)           0.000    24.138    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_2_n_0
    SLICE_X45Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.471    26.161    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X45Y68         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    26.475    
                         clock uncertainty           -0.227    26.247    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)        0.075    26.322    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         26.322    
                         arrival time                         -24.138    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 26.164 - 20.000 ) 
    Source Clock Delay      (SCD):    6.818ns = ( 20.151 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.640    20.151    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    20.607 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.622    22.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    22.353 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.489    23.842    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.474    26.164    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                         clock pessimism              0.314    26.478    
                         clock uncertainty           -0.227    26.250    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    26.081    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 26.164 - 20.000 ) 
    Source Clock Delay      (SCD):    6.818ns = ( 20.151 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.640    20.151    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    20.607 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.622    22.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    22.353 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.489    23.842    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.474    26.164    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                         clock pessimism              0.314    26.478    
                         clock uncertainty           -0.227    26.250    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    26.081    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 26.164 - 20.000 ) 
    Source Clock Delay      (SCD):    6.818ns = ( 20.151 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.640    20.151    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    20.607 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.622    22.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    22.353 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.489    23.842    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.474    26.164    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.314    26.478    
                         clock uncertainty           -0.227    26.250    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    26.081    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 26.164 - 20.000 ) 
    Source Clock Delay      (SCD):    6.818ns = ( 20.151 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.640    20.151    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    20.607 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.622    22.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    22.353 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.489    23.842    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.474    26.164    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]/C
                         clock pessimism              0.314    26.478    
                         clock uncertainty           -0.227    26.250    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    26.081    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[33]
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.690ns  (logic 0.580ns (15.717%)  route 3.110ns (84.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.164ns = ( 26.164 - 20.000 ) 
    Source Clock Delay      (SCD):    6.818ns = ( 20.151 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    14.526    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    14.627 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806    16.433    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088    16.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    18.410    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    18.511 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.640    20.151    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.456    20.607 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           1.622    22.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT4 (Prop_lut4_I0_O)        0.124    22.353 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          1.489    23.842    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.474    26.164    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                         clock pessimism              0.314    26.478    
                         clock uncertainty           -0.227    26.250    
    SLICE_X46Y83         FDRE (Setup_fdre_C_CE)      -0.169    26.081    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                         -23.842    
  -------------------------------------------------------------------
                         slack                                  2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.209ns (27.585%)  route 0.549ns (72.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[57]/Q
                         net (fo=2, routed)           0.549     2.800    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[66]
    SLICE_X50Y87         LUT5 (Prop_lut5_I4_O)        0.045     2.845 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1/O
                         net (fo=1, routed)           0.000     2.845    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1_n_0
    SLICE_X50Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.818     2.706    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X50Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.633    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.121     2.754    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.209ns (27.863%)  route 0.541ns (72.137%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.546     2.083    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y80         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     2.247 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[17]/Q
                         net (fo=2, routed)           0.541     2.788    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[26]
    SLICE_X51Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.833 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[26]_i_1/O
                         net (fo=1, routed)           0.000     2.833    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[26]_i_1_n_0
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.817     2.705    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X51Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]/C
                         clock pessimism             -0.301     2.404    
                         clock uncertainty            0.227     2.632    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.092     2.724    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.209ns (27.671%)  route 0.546ns (72.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[56]/Q
                         net (fo=2, routed)           0.546     2.797    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[65]
    SLICE_X48Y86         LUT5 (Prop_lut5_I4_O)        0.045     2.842 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[65]_i_1/O
                         net (fo=1, routed)           0.000     2.842    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[65]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X48Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[65]/C
                         clock pessimism             -0.301     2.408    
                         clock uncertainty            0.227     2.636    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.092     2.728    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[65]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.829%)  route 0.595ns (76.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.548     2.085    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     2.226 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.595     2.821    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.866 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2/O
                         net (fo=1, routed)           0.000     2.866    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__2_n_0
    SLICE_X42Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X42Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     2.751    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.746%)  route 0.566ns (75.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.548     2.085    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     2.226 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.566     2.792    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.837 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.837    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1__0_n_0
    SLICE_X41Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X41Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X41Y79         FDRE (Hold_fdre_C_D)         0.091     2.721    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.837    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.148ns (22.678%)  route 0.505ns (77.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.551     2.088    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.148     2.236 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/Q
                         net (fo=1, routed)           0.505     2.741    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[39]
    SLICE_X39Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X39Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)        -0.006     2.624    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.148ns (22.631%)  route 0.506ns (77.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.551     2.088    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.148     2.236 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[7]/Q
                         net (fo=1, routed)           0.506     2.742    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[36]
    SLICE_X39Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X39Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)        -0.007     2.623    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.258%)  route 0.591ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.545     2.082    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X49Y76         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     2.223 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[15]/Q
                         net (fo=1, routed)           0.591     2.814    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[17]
    SLICE_X46Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.816     2.704    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X46Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism             -0.301     2.403    
                         clock uncertainty            0.227     2.631    
    SLICE_X46Y80         FDRE (Hold_fdre_C_D)         0.063     2.694    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.459%)  route 0.581ns (73.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.550     2.087    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     2.251 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/data_fifo/q_reg[26]/Q
                         net (fo=2, routed)           0.581     2.832    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/D[35]
    SLICE_X46Y86         LUT5 (Prop_lut5_I4_O)        0.045     2.877 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=1, routed)           0.000     2.877    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1_n_0
    SLICE_X46Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X46Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                         clock pessimism             -0.301     2.408    
                         clock uncertainty            0.227     2.636    
    SLICE_X46Y86         FDRE (Hold_fdre_C_D)         0.120     2.756    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.500%)  route 0.540ns (78.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.548     2.085    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y71         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.148     2.233 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[32]/Q
                         net (fo=1, routed)           0.540     2.773    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/D[21]
    SLICE_X36Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X36Y70         FDRE (Hold_fdre_C_D)         0.022     2.652    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.512ns (27.951%)  route 3.898ns (72.049%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 12.837 - 6.667 ) 
    Source Clock Delay      (SCD):    6.880ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702     6.880    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X30Y56         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDRE (Prop_fdre_C_Q)         0.518     7.398 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]/Q
                         net (fo=4, routed)           0.958     8.356    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1_reg[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.150     8.506 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2/O
                         net (fo=5, routed)           0.858     9.364    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/length_counter_1[3]_i_2_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I2_O)        0.348     9.712 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_7/O
                         net (fo=2, routed)           0.437    10.149    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_7_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    10.273 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rvalid_INST_0_i_4/O
                         net (fo=2, routed)           0.304    10.578    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.702 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.762    11.464    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/m_axi_rvalid
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    11.588 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1/O
                         net (fo=2, routed)           0.577    12.166    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__1_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I0_O)        0.124    12.290 r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3/O
                         net (fo=1, routed)           0.000    12.290    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__3_n_0
    SLICE_X44Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.480    12.837    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/out
    SLICE_X44Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    13.150    
                         clock uncertainty           -0.227    12.923    
    SLICE_X44Y57         FDRE (Setup_fdre_C_D)        0.029    12.952    design_1_i/ps7_0_axi_periph/s01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.033ns (38.821%)  route 3.204ns (61.179%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 12.827 - 6.667 ) 
    Source Clock Delay      (SCD):    6.918ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.740     6.918    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     8.252 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=1, routed)           1.497     9.748    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.872 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0_i_1/O
                         net (fo=10, routed)          0.862    10.734    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg_1
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.119    10.853 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=3, routed)           0.376    11.229    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X41Y79         LUT5 (Prop_lut5_I0_O)        0.332    11.561 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.470    12.031    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.155 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.000    12.155    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.470    12.827    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X41Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.314    13.140    
                         clock uncertainty           -0.227    12.913    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.031    12.944    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                         -12.155    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/mul_ln135_reg_69_reg/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.580ns (13.046%)  route 3.866ns (86.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 12.922 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.925    11.321    design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/ap_rst_n_inv
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/mul_ln135_reg_69_reg/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.565    12.922    design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/ap_clk
    DSP48_X2Y26          DSP48E1                                      r  design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/mul_ln135_reg_69_reg/CLK
                         clock pessimism              0.314    13.236    
                         clock uncertainty           -0.227    13.009    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    12.466    design_1_i/v_frmbuf_wr_0/inst/Block_crit_edge246_U0/mul_ln135_reg_69_reg
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.087ns (21.996%)  route 3.855ns (78.004%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.157ns = ( 12.824 - 6.667 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.637     6.815    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X40Y77         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.419     7.234 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[8]/Q
                         net (fo=12, routed)          1.197     8.431    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_ARADDR[5]
    SLICE_X45Y75         LUT6 (Prop_lut6_I2_O)        0.296     8.727 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_6/O
                         net (fo=17, routed)          1.139     9.865    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[15]_i_6_n_1
    SLICE_X55Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.989 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.933    10.922    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_3_n_1
    SLICE_X43Y76         LUT6 (Prop_lut6_I0_O)        0.124    11.046 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.587    11.633    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_2_n_1
    SLICE_X45Y77         LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    11.757    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata[1]_i_1_n_1
    SLICE_X45Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.467    12.824    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X45Y77         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.314    13.137    
                         clock uncertainty           -0.227    12.910    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.032    12.942    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/empty_n_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.580ns (13.375%)  route 3.756ns (86.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 12.838 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.816    11.211    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/SR[0]
    SLICE_X42Y58         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/empty_n_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.481    12.838    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X42Y58         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/empty_n_reg/C
                         clock pessimism              0.314    13.151    
                         clock uncertainty           -0.227    12.924    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    12.400    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/buff_rdata/empty_n_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_dest_V_0_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.580ns (13.264%)  route 3.793ns (86.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.826 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.852    11.248    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_dest_V_0_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.469    12.826    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_dest_V_0_state_reg[1]/C
                         clock pessimism              0.314    13.139    
                         clock uncertainty           -0.227    12.912    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    12.483    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_dest_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.580ns (13.264%)  route 3.793ns (86.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.826 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.852    11.248    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.469    12.826    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg/C
                         clock pessimism              0.314    13.139    
                         clock uncertainty           -0.227    12.912    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    12.483    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.580ns (13.264%)  route 3.793ns (86.736%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.159ns = ( 12.826 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.852    11.248    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_rst_n_inv
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.469    12.826    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/ap_clk
    SLICE_X51Y94         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]/C
                         clock pessimism              0.314    13.139    
                         clock uncertainty           -0.227    12.912    
    SLICE_X51Y94         FDRE (Setup_fdre_C_R)       -0.429    12.483    design_1_i/v_frmbuf_wr_0/inst/AXIvideo2MultiPixStr_U0/AXI_video_strm_V_last_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.580ns (13.591%)  route 3.687ns (86.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.829 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.747    11.142    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/SR[0]
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.472    12.829    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]/C
                         clock pessimism              0.314    13.142    
                         clock uncertainty           -0.227    12.915    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    12.391    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[10]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.249ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.580ns (13.591%)  route 3.687ns (86.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns = ( 12.829 - 6.667 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          0.941     8.272    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/ap_rst_n
    SLICE_X63Y71         LUT1 (Prop_lut1_I0_O)        0.124     8.396 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/FSM_onehot_wstate[1]_i_1/O
                         net (fo=1060, routed)        2.747    11.142    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/SR[0]
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.472    12.829    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X38Y68         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[3]/C
                         clock pessimism              0.314    13.142    
                         clock uncertainty           -0.227    12.915    
    SLICE_X38Y68         FDRE (Setup_fdre_C_R)       -0.524    12.391    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_mm_video_m_axi_U/wreq_throttl/req_fifo/q_reg[3]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  1.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.208ns (28.209%)  route 0.529ns (71.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.553     2.090    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/Q
                         net (fo=2, routed)           0.529     2.783    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[27]
    SLICE_X46Y81         LUT3 (Prop_lut3_I0_O)        0.044     2.827 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[27]_i_1/O
                         net (fo=1, routed)           0.000     2.827    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[27]
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[27]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.131     2.763    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.227ns (31.444%)  route 0.495ns (68.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.552     2.089    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.128     2.217 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[22]/Q
                         net (fo=2, routed)           0.495     2.712    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[18]
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.099     2.811 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[18]_i_1/O
                         net (fo=1, routed)           0.000     2.811    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[18]
    SLICE_X44Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.091     2.723    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.225ns (30.408%)  route 0.515ns (69.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.552     2.089    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.128     2.217 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/Q
                         net (fo=2, routed)           0.515     2.732    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[19]
    SLICE_X44Y81         LUT3 (Prop_lut3_I0_O)        0.097     2.829 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[19]_i_1/O
                         net (fo=1, routed)           0.000     2.829    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[19]
    SLICE_X44Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[19]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X44Y81         FDRE (Hold_fdre_C_D)         0.107     2.739    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.224ns (30.101%)  route 0.520ns (69.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.553     2.090    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/Q
                         net (fo=2, routed)           0.520     2.738    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[25]
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.096     2.834 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[25]_i_1/O
                         net (fo=1, routed)           0.000     2.834    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[25]
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.818     2.706    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[25]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.633    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.107     2.740    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.338%)  route 0.556ns (72.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.553     2.090    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X46Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/Q
                         net (fo=2, routed)           0.556     2.810    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[28]
    SLICE_X46Y81         LUT3 (Prop_lut3_I0_O)        0.045     2.855 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[28]_i_1/O
                         net (fo=1, routed)           0.000     2.855    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[28]
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[28]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.121     2.753    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.186ns (25.016%)  route 0.558ns (74.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.552     2.089    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     2.230 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[20]/Q
                         net (fo=2, routed)           0.558     2.788    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[16]
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.045     2.833 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V[16]_i_1/O
                         net (fo=1, routed)           0.000     2.833    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V0[16]
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.818     2.706    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X44Y82         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[16]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.633    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091     2.724    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer2_V_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.862%)  route 0.562ns (75.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.548     2.085    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X44Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     2.226 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/Q
                         net (fo=6, routed)           0.562     2.788    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[11]
    SLICE_X40Y73         LUT3 (Prop_lut3_I2_O)        0.045     2.833 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width[11]_i_1/O
                         net (fo=2, routed)           0.000     2.833    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[15]_0[11]
    SLICE_X40Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.811     2.699    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X40Y73         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[11]/C
                         clock pessimism             -0.301     2.398    
                         clock uncertainty            0.227     2.626    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.092     2.718    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_width_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.225ns (28.532%)  route 0.564ns (71.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.553     2.090    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[29]/Q
                         net (fo=2, routed)           0.564     2.782    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[25]
    SLICE_X46Y81         LUT3 (Prop_lut3_I0_O)        0.097     2.879 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[25]_i_1/O
                         net (fo=1, routed)           0.000     2.879    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[25]
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[25]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.131     2.763    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.814%)  route 0.595ns (76.186%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.549     2.086    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X37Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     2.227 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/Q
                         net (fo=7, routed)           0.595     2.822    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.state_reg[1]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.045     2.867 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1/O
                         net (fo=1, routed)           0.000     2.867    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.815     2.703    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X38Y79         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism             -0.301     2.402    
                         clock uncertainty            0.227     2.630    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.121     2.751    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.226ns (29.012%)  route 0.553ns (70.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.553     2.090    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X43Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.128     2.218 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=2, routed)           0.553     2.771    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/s_axi_CTRL_WDATA[24]
    SLICE_X46Y81         LUT3 (Prop_lut3_I0_O)        0.098     2.869 r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V[24]_i_1/O
                         net (fo=1, routed)           0.000     2.869    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V0[24]
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.817     2.705    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/ap_clk
    SLICE_X46Y81         FDRE                                         r  design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[24]/C
                         clock pessimism             -0.301     2.405    
                         clock uncertainty            0.227     2.632    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.120     2.752    design_1_i/v_frmbuf_wr_0/inst/v_frmbuf_wr_CTRL_s_axi_U/int_HwReg_frm_buffer_V_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.802ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.802ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.916%)  route 0.605ns (59.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.605     1.024    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X50Y123        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)       -0.218    18.826    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 17.802    

Slack (MET) :             17.918ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        0.859ns  (logic 0.419ns (48.789%)  route 0.440ns (51.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.440     0.859    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y124        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)       -0.267    18.777    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 17.918    

Slack (MET) :             17.946ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.324%)  route 0.597ns (56.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.597     1.053    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y123        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)       -0.045    18.999    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 17.946    

Slack (MET) :             17.967ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.275%)  route 0.574ns (55.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.574     1.030    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X50Y123        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)       -0.047    18.997    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 17.967    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.424%)  route 0.486ns (51.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.486     0.942    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y123        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)       -0.045    18.999    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 18.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack        5.199ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.201ns  (logic 0.419ns (34.879%)  route 0.782ns (65.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.782     1.201    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X53Y120        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y120        FDRE (Setup_fdre_C_D)       -0.267     6.400    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.216ns  (logic 0.456ns (37.502%)  route 0.760ns (62.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.760     1.216    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)       -0.093     6.574    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.591%)  route 0.757ns (62.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.757     1.213    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X53Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)       -0.093     6.574    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X53Y119        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y119        FDRE (Setup_fdre_C_D)       -0.270     6.397    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             mipi_dphy_0_rxbyteclkhs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.906ns  (logic 0.456ns (50.352%)  route 0.450ns (49.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119                                     0.000     0.000 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.450     0.906    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y117        FDRE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y117        FDRE (Setup_fdre_C_D)       -0.095     6.572    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  5.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDPE (Recov_fdpe_C_PRE)     -0.361    26.426    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.361    26.426    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[8]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.490ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.361    26.426    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[8]
  -------------------------------------------------------------------
                         required time                         26.426    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.490    

Slack (MET) :             11.492ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X31Y106        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X31Y106        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X31Y106        FDPE (Recov_fdpe_C_PRE)     -0.359    26.428    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         26.428    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.492    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.319    26.468    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDCE (Recov_fdce_C_CLR)     -0.319    26.468    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[6]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 0.580ns (7.196%)  route 7.481ns (92.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.857    14.936    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X30Y106        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X30Y106        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X30Y106        FDPE (Recov_fdpe_C_PRE)     -0.319    26.468    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_ln1_axi_r2_reg[7]
  -------------------------------------------------------------------
                         required time                         26.468    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.580ns (7.612%)  route 7.039ns (92.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.416    14.494    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X28Y103        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X28Y103        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[1]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X28Y103        FDCE (Recov_fdce_C_CLR)     -0.405    26.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.580ns (7.612%)  route 7.039ns (92.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.416    14.494    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X28Y103        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X28Y103        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[1]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X28Y103        FDCE (Recov_fdce_C_CLR)     -0.405    26.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 0.580ns (7.612%)  route 7.039ns (92.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 26.393 - 20.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.697     6.875    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     7.331 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=79, routed)          3.623    10.954    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/s_axi_aresetn
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.124    11.078 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync/gen_regs_wo_debug_wo_timeout.axi_rdata[31]_i_3/O
                         net (fo=683, routed)         3.416    14.494    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/mode_sync_n_2
    SLICE_X28Y103        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    22.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.691 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        1.702    26.393    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/s_axi_aclk
    SLICE_X28Y103        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[2]/C
                         clock pessimism              0.501    26.894    
                         clock uncertainty           -0.107    26.787    
    SLICE_X28Y103        FDCE (Recov_fdce_C_CLR)     -0.405    26.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_regs.gen_regs_wo_debug_wo_timeout.rx_reg_inst/hs_settle_reg_axi_r2_reg[2]
  -------------------------------------------------------------------
                         required time                         26.382    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                 11.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.147     2.490    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y63         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y63         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.603     2.106    
    SLICE_X38Y63         FDCE (Remov_fdce_C_CLR)     -0.067     2.039    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.147     2.490    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y63         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y63         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.603     2.106    
    SLICE_X38Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     2.035    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.147     2.490    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X38Y63         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y63         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.603     2.106    
    SLICE_X38Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     2.035    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.147     2.490    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X38Y63         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X38Y63         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.603     2.106    
    SLICE_X38Y63         FDPE (Remov_fdpe_C_PRE)     -0.071     2.035    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.756%)  route 0.212ns (53.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.147     2.490    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X39Y63         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X39Y63         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.603     2.106    
    SLICE_X39Y63         FDCE (Remov_fdce_C_CLR)     -0.092     2.014    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.382%)  route 0.263ns (58.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.198     2.542    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y61         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y61         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     2.038    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.382%)  route 0.263ns (58.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.198     2.542    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y61         FDPE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.824     2.712    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y61         FDPE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.603     2.109    
    SLICE_X38Y61         FDPE (Remov_fdpe_C_PRE)     -0.071     2.038    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.281%)  route 0.265ns (58.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     2.543    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y63         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y63         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.603     2.106    
    SLICE_X36Y63         FDCE (Remov_fdce_C_CLR)     -0.067     2.039    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.281%)  route 0.265ns (58.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     2.543    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y63         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y63         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.603     2.106    
    SLICE_X36Y63         FDCE (Remov_fdce_C_CLR)     -0.067     2.039    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.281%)  route 0.265ns (58.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.555     2.092    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y62         FDRE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     2.298    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.343 f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     2.543    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y63         FDCE                                         f  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2756, routed)        0.821     2.709    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X36Y63         FDCE                                         r  design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.603     2.106    
    SLICE_X36Y63         FDCE (Remov_fdce_C_CLR)     -0.067     2.039    design_1_i/ps7_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.361    13.069    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X46Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X46Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.361    13.069    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.069    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X47Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X47Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    13.071    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X47Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X47Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X47Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    13.071    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X47Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X47Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X47Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    13.071    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.071    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y124        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y124        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X46Y124        FDPE (Recov_fdpe_C_PRE)     -0.319    13.111    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.518ns (26.806%)  route 1.414ns (73.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 12.995 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.414     8.933    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y124        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.638    12.995    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y124        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.519    13.514    
                         clock uncertainty           -0.085    13.430    
    SLICE_X46Y124        FDCE (Recov_fdce_C_CLR)     -0.319    13.111    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.518ns (32.175%)  route 1.092ns (67.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.330ns = ( 12.996 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.092     8.611    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.639    12.996    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X48Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.519    13.515    
                         clock uncertainty           -0.085    13.431    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.405    13.026    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.518ns (32.175%)  route 1.092ns (67.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.330ns = ( 12.996 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.092     8.611    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.639    12.996    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X48Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.519    13.515    
                         clock uncertainty           -0.085    13.431    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.405    13.026    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_design_1_clk_wiz_0_1 rise@6.667ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.518ns (32.175%)  route 1.092ns (67.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.330ns = ( 12.996 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.823     7.001    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.518     7.519 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.092     8.611    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X48Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     9.458    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.357 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        1.639    12.996    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X48Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.519    13.515    
                         clock uncertainty           -0.085    13.431    
    SLICE_X48Y123        FDCE (Recov_fdce_C_CLR)     -0.405    13.026    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  4.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.392%)  route 0.358ns (68.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.358     2.689    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.359     2.426    
    SLICE_X46Y123        FDCE (Remov_fdce_C_CLR)     -0.067     2.359    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.392%)  route 0.358ns (68.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.358     2.689    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.359     2.426    
    SLICE_X46Y123        FDCE (Remov_fdce_C_CLR)     -0.067     2.359    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.392%)  route 0.358ns (68.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.358     2.689    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y123        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y123        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.359     2.426    
    SLICE_X46Y123        FDPE (Remov_fdpe_C_PRE)     -0.071     2.355    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X51Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.128     2.296 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.175     2.472    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.899     2.787    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.606     2.181    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.121     2.060    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X51Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.128     2.296 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.175     2.472    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y118        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.899     2.787    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.606     2.181    
    SLICE_X50Y118        FDCE (Remov_fdce_C_CLR)     -0.121     2.060    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.239%)  route 0.175ns (57.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.168ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.631     2.168    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X51Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDPE (Prop_fdpe_C_Q)         0.128     2.296 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.175     2.472    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y118        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.899     2.787    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.606     2.181    
    SLICE_X50Y118        FDPE (Remov_fdpe_C_PRE)     -0.125     2.056    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.628%)  route 0.430ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.430     2.760    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X49Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.359     2.426    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     2.334    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.628%)  route 0.430ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.430     2.760    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X49Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.359     2.426    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     2.334    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.628%)  route 0.430ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.430     2.760    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X49Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.359     2.426    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     2.334    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.164ns (27.628%)  route 0.430ns (72.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.167ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.629     2.167    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X50Y118        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDPE (Prop_fdpe_C_Q)         0.164     2.331 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.430     2.760    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X49Y123        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=3412, routed)        0.897     2.785    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X49Y123        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.359     2.426    
    SLICE_X49Y123        FDCE (Remov_fdce_C_CLR)     -0.092     2.334    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_design_1_clk_wiz_0_1
  To Clock:  clk_out3_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.478ns (15.404%)  route 2.625ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.625    10.124    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X31Y120        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.691    11.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X31Y120        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]/C
                         clock pessimism              0.619    12.001    
                         clock uncertainty           -0.081    11.920    
    SLICE_X31Y120        FDCE (Recov_fdce_C_CLR)     -0.582    11.338    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.478ns (15.404%)  route 2.625ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.625    10.124    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X30Y120        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.691    11.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X30Y120        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism              0.619    12.001    
                         clock uncertainty           -0.081    11.920    
    SLICE_X30Y120        FDCE (Recov_fdce_C_CLR)     -0.496    11.424    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.478ns (16.030%)  route 2.504ns (83.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.378ns = ( 11.378 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.504    10.003    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X27Y119        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.687    11.378    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X27Y119        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[0]/C
                         clock pessimism              0.619    11.997    
                         clock uncertainty           -0.081    11.916    
    SLICE_X27Y119        FDCE (Recov_fdce_C_CLR)     -0.582    11.334    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                         -10.003    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.478ns (16.886%)  route 2.353ns (83.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 11.333 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.353     9.852    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X33Y122        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.642    11.333    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X33Y122        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg/C
                         clock pessimism              0.619    11.952    
                         clock uncertainty           -0.081    11.871    
    SLICE_X33Y122        FDCE (Recov_fdce_C_CLR)     -0.582    11.289    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_1_reg
  -------------------------------------------------------------------
                         required time                         11.289    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.478ns (16.740%)  route 2.377ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.382ns = ( 11.382 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.377     9.876    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X29Y120        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.691    11.382    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]/C
                         clock pessimism              0.619    12.001    
                         clock uncertainty           -0.081    11.920    
    SLICE_X29Y120        FDPE (Recov_fdpe_C_PRE)     -0.536    11.384    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.384    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.478ns (17.784%)  route 2.210ns (82.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 11.336 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.210     9.709    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X32Y120        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.645    11.336    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X32Y120        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]/C
                         clock pessimism              0.619    11.955    
                         clock uncertainty           -0.081    11.874    
    SLICE_X32Y120        FDPE (Recov_fdpe_C_PRE)     -0.538    11.336    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/FSM_sequential_dl_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.336    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.478ns (17.255%)  route 2.292ns (82.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 11.389 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.292     9.791    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X30Y112        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.698    11.389    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X30Y112        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/C
                         clock pessimism              0.619    12.008    
                         clock uncertainty           -0.081    11.927    
    SLICE_X30Y112        FDCE (Recov_fdce_C_CLR)     -0.496    11.431    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.478ns (17.255%)  route 2.292ns (82.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.389ns = ( 11.389 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.292     9.791    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X30Y112        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.698    11.389    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X30Y112        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]/C
                         clock pessimism              0.619    12.008    
                         clock uncertainty           -0.081    11.927    
    SLICE_X30Y112        FDCE (Recov_fdce_C_CLR)     -0.496    11.431    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.478ns (18.221%)  route 2.145ns (81.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 11.383 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.145     9.644    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X29Y118        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.692    11.383    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y118        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]/C
                         clock pessimism              0.619    12.002    
                         clock uncertainty           -0.081    11.921    
    SLICE_X29Y118        FDCE (Recov_fdce_C_CLR)     -0.582    11.339    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@5.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.478ns (18.221%)  route 2.145ns (81.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 11.383 - 5.000 ) 
    Source Clock Delay      (SCD):    7.021ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     3.100    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.843     7.021    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.478     7.499 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          2.145     9.644    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X29Y118        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612     7.792    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.691 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         1.692    11.383    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X29Y118        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]/C
                         clock pessimism              0.619    12.002    
                         clock uncertainty           -0.081    11.921    
    SLICE_X29Y118        FDCE (Recov_fdce_C_CLR)     -0.582    11.339    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[0].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/lpdt_data_r_reg[4]
  -------------------------------------------------------------------
                         required time                         11.339    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  1.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.446%)  route 0.182ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     2.339 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.182     2.521    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X39Y111        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.910     2.798    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X39Y111        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism             -0.588     2.210    
    SLICE_X39Y111        FDCE (Remov_fdce_C_CLR)     -0.092     2.118    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.446%)  route 0.182ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     2.339 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.182     2.521    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X39Y111        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.910     2.798    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X39Y111        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism             -0.588     2.210    
    SLICE_X39Y111        FDCE (Remov_fdce_C_CLR)     -0.092     2.118    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.446%)  route 0.182ns (52.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     2.339 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=3, routed)           0.182     2.521    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_rst_sync
    SLICE_X39Y111        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.910     2.798    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/core_clk
    SLICE_X39Y111        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg/C
                         clock pessimism             -0.588     2.210    
    SLICE_X39Y111        FDPE (Remov_fdpe_C_PRE)     -0.095     2.115    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_rx_rst_logic_7series/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.026%)  route 0.313ns (70.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.128     2.303 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.313     2.616    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X35Y111        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.911     2.799    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X35Y111        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]/C
                         clock pessimism             -0.588     2.211    
    SLICE_X35Y111        FDCE (Remov_fdce_C_CLR)     -0.145     2.066    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.026%)  route 0.313ns (70.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.128     2.303 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.313     2.616    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X35Y111        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.911     2.799    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X35Y111        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]/C
                         clock pessimism             -0.588     2.211    
    SLICE_X35Y111        FDCE (Remov_fdce_C_CLR)     -0.145     2.066    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.026%)  route 0.313ns (70.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.128     2.303 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.313     2.616    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X35Y111        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.911     2.799    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X35Y111        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]/C
                         clock pessimism             -0.588     2.211    
    SLICE_X35Y111        FDCE (Remov_fdce_C_CLR)     -0.145     2.066    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/FSM_sequential_rst_blk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.026%)  route 0.313ns (70.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.128     2.303 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.313     2.616    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X35Y111        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.911     2.799    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X35Y111        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg/C
                         clock pessimism             -0.588     2.211    
    SLICE_X35Y111        FDPE (Remov_fdpe_C_PRE)     -0.148     2.063    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_byteclk_reg
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.148ns (30.825%)  route 0.332ns (69.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.148     2.323 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.332     2.656    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X36Y113        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.907     2.795    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X36Y113        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg/C
                         clock pessimism             -0.588     2.207    
    SLICE_X36Y113        FDCE (Remov_fdce_C_CLR)     -0.121     2.086    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_status_reg_bit_0_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.128ns (23.101%)  route 0.426ns (76.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/scndry_aclk
    SLICE_X41Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.128     2.303 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync_i/s_level_out_d3_reg/Q
                         net (fo=5, routed)           0.426     2.730    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_rst_sync
    SLICE_X33Y114        FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.908     2.796    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/core_clk
    SLICE_X33Y114        FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg/C
                         clock pessimism             -0.588     2.207    
    SLICE_X33Y114        FDPE (Remov_fdpe_C_PRE)     -0.148     2.059    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/u_rx_support_rst_logic/system_rst_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
                            (removal check against rising-edge clock clk_out3_design_1_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_1 rise@0.000ns - clk_out3_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.148ns (26.300%)  route 0.415ns (73.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     0.933    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.638     2.175    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/scndry_aclk
    SLICE_X42Y111        FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.148     2.323 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.u_core_rst_coreclk_sync_rx_i/stg3_reg/Q
                         net (fo=53, routed)          0.415     2.738    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_rst
    SLICE_X37Y116        FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/clk_wiz_0/inst/lopt
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/clk_wiz_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     1.230    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=381, routed)         0.905     2.793    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/core_clk
    SLICE_X37Y116        FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg/C
                         clock pessimism             -0.588     2.205    
    SLICE_X37Y116        FDCE (Remov_fdce_C_CLR)     -0.146     2.059    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.dphy_rx_fab_top/gen_rx_data_lane[1].rx_data_lane_inst/gen_rx_data_lane_sm.rx_data_lane_sm/dl_stopstate_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mipi_dphy_0_rxbyteclkhs
  To Clock:  mipi_dphy_0_rxbyteclkhs

Setup :            0  Failing Endpoints,  Worst Slack       16.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.715ns (34.598%)  route 1.352ns (65.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 22.074 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.683     5.359    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y120       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.751    22.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y120       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]/C
                         clock pessimism              0.244    22.317    
                         clock uncertainty           -0.035    22.282    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    21.877    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[1]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.715ns (34.598%)  route 1.352ns (65.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 22.074 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.683     5.359    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y120       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.751    22.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y120       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]/C
                         clock pessimism              0.244    22.317    
                         clock uncertainty           -0.035    22.282    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    21.877    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[2]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.715ns (34.598%)  route 1.352ns (65.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 22.074 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.683     5.359    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y120       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.751    22.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y120       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]/C
                         clock pessimism              0.244    22.317    
                         clock uncertainty           -0.035    22.282    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    21.877    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[3]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.518ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.715ns (34.598%)  route 1.352ns (65.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 22.074 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.683     5.359    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y120       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.751    22.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y120       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]/C
                         clock pessimism              0.244    22.317    
                         clock uncertainty           -0.035    22.282    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    21.877    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 16.518    

Slack (MET) :             16.522ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.715ns (34.671%)  route 1.347ns (65.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 22.074 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.679     5.355    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X111Y120       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.751    22.074    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X111Y120       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg/C
                         clock pessimism              0.244    22.317    
                         clock uncertainty           -0.035    22.282    
    SLICE_X111Y120       FDCE (Recov_fdce_C_CLR)     -0.405    21.877    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/su_locked_reg
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 16.522    

Slack (MET) :             16.597ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.715ns (35.997%)  route 1.271ns (64.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 22.073 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.603     5.279    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y121       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.750    22.073    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y121       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]/C
                         clock pessimism              0.244    22.316    
                         clock uncertainty           -0.035    22.281    
    SLICE_X110Y121       FDCE (Recov_fdce_C_CLR)     -0.405    21.876    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.876    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                 16.597    

Slack (MET) :             16.597ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.715ns (35.997%)  route 1.271ns (64.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 22.073 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.603     5.279    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y121       FDCE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.750    22.073    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y121       FDCE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]/C
                         clock pessimism              0.244    22.316    
                         clock uncertainty           -0.035    22.281    
    SLICE_X110Y121       FDCE (Recov_fdce_C_CLR)     -0.405    21.876    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/m_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.876    
                         arrival time                          -5.279    
  -------------------------------------------------------------------
                         slack                                 16.597    

Slack (MET) :             16.691ns  (required time - arrival time)
  Source:                 design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/PRE
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.715ns (36.915%)  route 1.222ns (63.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.027ns = ( 22.071 - 19.044 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.806     3.292    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/div4_clk_out
    SLICE_X111Y122       FDRE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.419     3.711 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3_reg/Q
                         net (fo=1, routed)           0.669     4.380    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/stg3
    SLICE_X111Y122       LUT2 (Prop_lut2_I0_O)        0.296     4.676 f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/u_sys_rst_byteclk_sync_phy_top_i/m_count[5]_i_2/O
                         net (fo=8, routed)           0.553     5.229    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/AR[0]
    SLICE_X110Y122       FDPE                                         f  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.748    22.071    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/CLK
    SLICE_X110Y122       FDPE                                         r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg/C
                         clock pessimism              0.244    22.314    
                         clock uncertainty           -0.035    22.279    
    SLICE_X110Y122       FDPE (Recov_fdpe_C_PRE)     -0.359    21.920    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rst_iserdes_reg
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                 16.691    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.419ns (32.420%)  route 0.873ns (67.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 22.225 - 19.044 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         1.018     3.504    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X51Y114        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDPE (Prop_fdpe_C_Q)         0.419     3.923 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.873     4.797    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X54Y116        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.902    22.225    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X54Y116        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/C
                         clock pessimism              0.208    22.432    
                         clock uncertainty           -0.035    22.397    
    SLICE_X54Y116        FDCE (Recov_fdce_C_CLR)     -0.536    21.861    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         21.861    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.106ns  (required time - arrival time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
                            (recovery check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (mipi_dphy_0_rxbyteclkhs rise@19.044ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.419ns (32.420%)  route 0.873ns (67.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 22.225 - 19.044 ) 
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.944    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.130     1.074 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.381     1.455    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     2.486 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         1.018     3.504    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X51Y114        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDPE (Prop_fdpe_C_Q)         0.419     3.923 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.873     4.797    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X54Y116        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000    19.044    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000    19.945    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.113    20.058 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.347    20.405    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    21.323 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.902    22.225    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X54Y116        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/C
                         clock pessimism              0.208    22.432    
                         clock uncertainty           -0.035    22.397    
    SLICE_X54Y116        FDCE (Recov_fdce_C_CLR)     -0.494    21.903    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         21.903    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 17.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y117        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y117        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X50Y117        FDPE (Remov_fdpe_C_PRE)     -0.071     1.125    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.417%)  route 0.244ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.556    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y116        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.372     1.522    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X53Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.325     1.197    
    SLICE_X53Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.417%)  route 0.244ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.522ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.128     1.312 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.244     1.556    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X53Y116        FDPE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.372     1.522    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X53Y116        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.325     1.197    
    SLICE_X53Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     1.048    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock mipi_dphy_0_rxbyteclkhs  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mipi_dphy_0_rxbyteclkhs rise@0.000ns - mipi_dphy_0_rxbyteclkhs rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.363%)  route 0.295ns (67.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.372    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.048     0.420 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.159     0.579    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.849 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.335     1.184    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y115        FDPE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.325 f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.295     1.620    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y117        FDCE                                         f  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mipi_dphy_0_rxbyteclkhs rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_hs_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/clk_hs_rxp
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iob_clk_in/O
                         net (fo=2, routed)           0.000     0.407    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_p
    ILOGIC_X1Y122        ISERDESE2 (Prop_iserdese2_D_O)
                                                      0.055     0.462 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/iserdes_cm/O
                         net (fo=2, routed)           0.257     0.719    design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/rx_clk_in_pc
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.150 r  design_1_i/mipi_dphy_0/inst/inst/design_1_mipi_dphy_0_1_rx_support_i/slave_rx.design_1_mipi_dphy_0_1_rx_phy_i/mipi_dphy_v4_1_3_rx0_inst/loop2c.bufr_mmcm_x1/O
                         net (fo=610, routed)         0.371     1.521    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X51Y117        FDCE                                         r  design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.325     1.196    
    SLICE_X51Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.516    





