#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 16 17:52:07 2024
# Process ID: 23736
# Current directory: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1
# Command line: vivado -log finn_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
# Log file: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper.vdi
# Journal file: /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/vivado.jou
# Running On: pclab211, OS: Linux, CPU Frequency: 3359.269 MHz, CPU Physical cores: 4, Host memory: 16626 MB
#-----------------------------------------------------------
source finn_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1306.578 ; gain = 34.840 ; free physical = 3030 ; free virtual = 13743
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/afely/Desktop/finn-notebook/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingFIFO_0_ghub96xw/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_0_8rucunmd/project_MatrixVectorActivation_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_1g0_79nf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_1_yu_3wk35/project_MatrixVectorActivation_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_ugsgjqvh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_2_maa29kdw/project_MatrixVectorActivation_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_afely/code_gen_ipgen_MatrixVectorActivation_3_x_cs68yd/project_MatrixVectorActivation_3/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top finn_design_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_0'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_1_0/finn_design_MatrixVectorActivation_1_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_1'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_2_0/finn_design_MatrixVectorActivation_2_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_2'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_3_0/finn_design_MatrixVectorActivation_3_0.dcp' for cell 'finn_design_i/MatrixVectorActivation_3'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_0_0/finn_design_StreamingFIFO_0_0.dcp' for cell 'finn_design_i/StreamingFIFO_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1687.211 ; gain = 0.000 ; free physical = 2647 ; free virtual = 13360
INFO: [Netlist 29-17] Analyzing 404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.723 ; gain = 0.000 ; free physical = 2552 ; free virtual = 13265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.758 ; gain = 493.336 ; free physical = 2551 ; free virtual = 13265
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1874.488 ; gain = 58.730 ; free physical = 2534 ; free virtual = 13247

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 192517a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.316 ; gain = 506.828 ; free physical = 2102 ; free virtual = 12817

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 192517a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 192517a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502
Phase 1 Initialization | Checksum: 192517a1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 192517a1

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 192517a1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502
Phase 2 Timer Update And Timing Data Collection | Checksum: 192517a1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 9 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 8deeb053

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502
Retarget | Checksum: 8deeb053
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 5 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 735dd08f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502
Constant propagation | Checksum: 735dd08f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: e167de5e

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2684.098 ; gain = 0.000 ; free physical = 1802 ; free virtual = 12502
Sweep | Checksum: e167de5e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 45 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_IBUF_BUFG_inst to drive 5008 load(s) on clock net ap_clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: d33dd997

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1802 ; free virtual = 12502
BUFG optimization | Checksum: d33dd997
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][10]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][11]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][12]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][13]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][14]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][15]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][16]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][17]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][18]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][19]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][1]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][20]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][21]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][22]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][23]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][24]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][25]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][26]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][27]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][28]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][29]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][2]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][30]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][31]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][32]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][33]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][34]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][35]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][36]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][37]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][38]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][39]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][3]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][4]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][5]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][6]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][7]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][8]_srl31 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][9]_srl31 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d33dd997

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1802 ; free virtual = 12502
Shift Register Optimization | Checksum: d33dd997
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: d33dd997

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1802 ; free virtual = 12502
Post Processing Netlist | Checksum: d33dd997
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 139fc9820

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.9 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1799 ; free virtual = 12502

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502
Phase 9.2 Verifying Netlist Connectivity | Checksum: 139fc9820

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1799 ; free virtual = 12502
Phase 9 Finalization | Checksum: 139fc9820

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1799 ; free virtual = 12502
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              45  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 139fc9820

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2716.113 ; gain = 32.016 ; free physical = 1799 ; free virtual = 12502
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 139fc9820

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139fc9820

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502
Ending Netlist Obfuscation Task | Checksum: 139fc9820

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 1799 ; free virtual = 12502
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2716.113 ; gain = 900.355 ; free physical = 1799 ; free virtual = 12502
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1775 ; free virtual = 12480
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1768 ; free virtual = 12472
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b09773cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1768 ; free virtual = 12472
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1768 ; free virtual = 12472

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 166f8caa1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1750 ; free virtual = 12455

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1746 ; free virtual = 12451

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1746 ; free virtual = 12451
Phase 1 Placer Initialization | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1745 ; free virtual = 12450

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1743 ; free virtual = 12449

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1743 ; free virtual = 12449

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21c094db7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1743 ; free virtual = 12449

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1b4c22aae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12024
Phase 2 Global Placement | Checksum: 1b4c22aae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12024

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b4c22aae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12024

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16c80ca72

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12024

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ec3b83f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12024

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa12df01

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1320 ; free virtual = 12025

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f2f240c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1308 ; free virtual = 12014

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f2f240c1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
Phase 3 Detail Placement | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
Phase 4.3 Placer Reporting | Checksum: 1f2f240c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19046e82e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
Ending Placer Task | Checksum: d8119465

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
61 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1309 ; free virtual = 12015
INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1325 ; free virtual = 12031
INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1318 ; free virtual = 12024
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1317 ; free virtual = 12025
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1300 ; free virtual = 12015
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1300 ; free virtual = 12015
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1299 ; free virtual = 12014
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1298 ; free virtual = 12014
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1297 ; free virtual = 12014
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1297 ; free virtual = 12014
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1295 ; free virtual = 12002
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1289 ; free virtual = 11998
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1266 ; free virtual = 11984
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1266 ; free virtual = 11984
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1265 ; free virtual = 11983
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1264 ; free virtual = 11983
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1263 ; free virtual = 11983
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2812.160 ; gain = 0.000 ; free physical = 1263 ; free virtual = 11983
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 97b5bc7b ConstDB: 0 ShapeSum: 405bd7ea RouteDB: 0
Post Restoration Checksum: NetGraph: 4047f9b3 | NumContArr: 560710a7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21ba0ff94

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2919.352 ; gain = 93.961 ; free physical = 1198 ; free virtual = 11908

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21ba0ff94

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2934.352 ; gain = 108.961 ; free physical = 1185 ; free virtual = 11895

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21ba0ff94

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2934.352 ; gain = 108.961 ; free physical = 1185 ; free virtual = 11895
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8993
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8993
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f619acb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1147 ; free virtual = 11857

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f619acb3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1147 ; free virtual = 11857

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1eb1cadda

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1147 ; free virtual = 11857
Phase 3 Initial Routing | Checksum: 1eb1cadda

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1147 ; free virtual = 11857

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 848
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857
Phase 4 Rip-up And Reroute | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857
Phase 6 Post Hold Fix | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04148 %
  Global Horizontal Routing Utilization  = 1.20993 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ab088b91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11857

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2140350a7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11856
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 13c841d63

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11856
Ending Routing Task | Checksum: 13c841d63

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2971.242 ; gain = 145.852 ; free physical = 1146 ; free virtual = 11856

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2971.242 ; gain = 159.082 ; free physical = 1146 ; free virtual = 11856
INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1102 ; free virtual = 11822
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1095 ; free virtual = 11822
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1095 ; free virtual = 11822
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1093 ; free virtual = 11822
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1092 ; free virtual = 11822
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1092 ; free virtual = 11822
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3030.254 ; gain = 0.000 ; free physical = 1092 ; free virtual = 11822
INFO: [Common 17-1381] The checkpoint '/home/afely/Desktop/finn-notebook/notebooks/end2end_example/cybersecurity/output_ipstitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 17:53:29 2024...
