{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452260995781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452260995782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  8 14:49:55 2016 " "Processing started: Fri Jan  8 14:49:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452260995782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452260995782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ome2_ivt -c ome2_ivt " "Command: quartus_map --read_settings_files=on --write_settings_files=off ome2_ivt -c ome2_ivt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452260995782 ""}
{ "Info" "IQEXE_INI_FILE" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/par/afu2/quartus.ini " "Using INI file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/par/afu2/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Quartus II" 0 -1 1452260995782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1452260996133 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(90) " "Verilog HDL Attribute warning at ome_top.sv(90): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 90 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(91) " "Verilog HDL Attribute warning at ome_top.sv(91): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 91 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(92) " "Verilog HDL Attribute warning at ome_top.sv(92): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 92 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(93) " "Verilog HDL Attribute warning at ome_top.sv(93): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 93 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(94) " "Verilog HDL Attribute warning at ome_top.sv(94): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 94 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(95) " "Verilog HDL Attribute warning at ome_top.sv(95): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 95 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(96) " "Verilog HDL Attribute warning at ome_top.sv(96): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 96 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(97) " "Verilog HDL Attribute warning at ome_top.sv(97): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 97 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(98) " "Verilog HDL Attribute warning at ome_top.sv(98): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 98 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(99) " "Verilog HDL Attribute warning at ome_top.sv(99): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 99 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996195 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(100) " "Verilog HDL Attribute warning at ome_top.sv(100): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 100 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(101) " "Verilog HDL Attribute warning at ome_top.sv(101): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 101 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(102) " "Verilog HDL Attribute warning at ome_top.sv(102): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 102 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(103) " "Verilog HDL Attribute warning at ome_top.sv(103): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 103 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(104) " "Verilog HDL Attribute warning at ome_top.sv(104): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 104 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(105) " "Verilog HDL Attribute warning at ome_top.sv(105): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 105 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(106) " "Verilog HDL Attribute warning at ome_top.sv(106): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 106 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(107) " "Verilog HDL Attribute warning at ome_top.sv(107): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 107 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(108) " "Verilog HDL Attribute warning at ome_top.sv(108): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 108 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(109) " "Verilog HDL Attribute warning at ome_top.sv(109): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 109 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(110) " "Verilog HDL Attribute warning at ome_top.sv(110): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 110 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(111) " "Verilog HDL Attribute warning at ome_top.sv(111): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 111 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ome_top.sv(112) " "Verilog HDL Attribute warning at ome_top.sv(112): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 112 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1452260996196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ome_top " "Found entity 1: ome_top" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_bot-SPL.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_bot-SPL.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 ome_bot " "Found entity 1: ome_bot" {  } { { "../../qpi/ome_bot-SPL.qxp" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_bot-SPL.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sp_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sp_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_sp_mem " "Found entity 1: sim_sp_mem" {  } { { "../../spl2/memory/sim_sp_mem.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sp_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sdp_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sdp_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_sdp_mem " "Found entity 1: sim_sdp_mem" {  } { { "../../spl2/memory/sim_sdp_mem.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/sim_sdp_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_sdp_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_sdp_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_sdp_mem " "Found entity 1: spl_sdp_mem" {  } { { "../../spl2/memory/spl_sdp_mem.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_sdp_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_pt_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_pt_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_pt_mem " "Found entity 1: spl_pt_mem" {  } { { "../../spl2/memory/spl_pt_mem.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/memory/spl_pt_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/sim_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/sim_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_fifo " "Found entity 1: sim_fifo" {  } { { "../../spl2/fifo/sim_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/sim_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_fifo " "Found entity 1: spl_fifo" {  } { { "../../spl2/fifo/spl_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996774 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../spl2/spl_inc.v " "Can't analyze file -- file ../../spl2/spl_inc.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1452260996775 ""}
{ "Warning" "WVRFX_VERI_MACRO_REDEFINITION_QSF" "MAX_TRANSFER_SIZE_1 spl_defines.vh(32) " "Verilog HDL macro warning at spl_defines.vh(32): overriding existing definition for macro \"MAX_TRANSFER_SIZE_1\", which was defined in the Quartus II Settings File (.qsf) or on the command line" {  } { { "spl_defines.vh" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_defines.vh" 32 0 0 } }  } 0 10886 "Verilog HDL macro warning at %2!s!: overriding existing definition for macro \"%1!s!\", which was defined in the Quartus II Settings File (.qsf) or on the command line" 0 0 "Quartus II" 0 -1 1452260996776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_cci " "Found entity 1: spl_cci" {  } { { "../../spl2/spl_cci.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_csr " "Found entity 1: spl_csr" {  } { { "../../spl2/spl_csr.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_csr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_core " "Found entity 1: spl_core" {  } { { "../../spl2/spl_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spl_cci_top " "Found entity 1: spl_cci_top" {  } { { "../../spl2/spl_cci_top.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/cci_std_afu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/cci_std_afu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cci_std_afu " "Found entity 1: cci_std_afu" {  } { { "../../spl2/cci_std_afu.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/cci_std_afu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 afu_top " "Found entity 1: afu_top" {  } { { "../../afu2/afu_top.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 afu_csr " "Found entity 1: afu_csr" {  } { { "../../afu2/afu_csr.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_csr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 afu_io " "Found entity 1: afu_io" {  } { { "../../afu2/afu_io.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_io.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 afu_core " "Found entity 1: afu_core" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/cci_ext_afu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/cci_ext_afu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cci_ext_afu " "Found entity 1: cci_ext_afu" {  } { { "../../afu2/cci_ext_afu.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/cci_ext_afu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260996801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260996801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/simple_tabulation_key64_hash20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/kkara/Projects/harp-applications/hashtable-cci/HW2/simple_tabulation_key64_hash20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_tabulation_key64_hash20-behavioral " "Found design unit 1: simple_tabulation_key64_hash20-behavioral" {  } { { "../../simple_tabulation_key64_hash20.vhd" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/simple_tabulation_key64_hash20.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260997094 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_tabulation_key64_hash20 " "Found entity 1: simple_tabulation_key64_hash20" {  } { { "../../simple_tabulation_key64_hash20.vhd" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/simple_tabulation_key64_hash20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452260997094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452260997094 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "afu_core.v(442) " "Verilog HDL or VHDL warning at afu_core.v(442): conditional expression evaluates to a constant" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 442 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1452260997103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "afu_core.v(481) " "Verilog HDL or VHDL warning at afu_core.v(481): conditional expression evaluates to a constant" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1452260997103 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "afu_core.v(535) " "Verilog HDL or VHDL warning at afu_core.v(535): conditional expression evaluates to a constant" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 535 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1452260997104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ome_top " "Elaborating entity \"ome_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452260997166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ome_bot ome_bot:bot_ome " "Elaborating entity \"ome_bot\" for hierarchy \"ome_bot:bot_ome\"" {  } { { "../../qpi/ome_top.sv" "bot_ome" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cci_std_afu cci_std_afu:cci_std_afu " "Elaborating entity \"cci_std_afu\" for hierarchy \"cci_std_afu:cci_std_afu\"" {  } { { "../../qpi/ome_top.sv" "cci_std_afu" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_cci_top cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top " "Elaborating entity \"spl_cci_top\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\"" {  } { { "../../spl2/cci_std_afu.sv" "spl_cci_top" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/cci_std_afu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_cci cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_cci:spl_io " "Elaborating entity \"spl_cci\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_cci:spl_io\"" {  } { { "../../spl2/spl_cci_top.v" "spl_io" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_csr cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_csr:spl_csr " "Elaborating entity \"spl_csr\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_csr:spl_csr\"" {  } { { "../../spl2/spl_cci_top.v" "spl_csr" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_core cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core " "Elaborating entity \"spl_core\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\"" {  } { { "../../spl2/spl_cci_top.v" "spl_core" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_cci_top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260997974 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pend_len_tab spl_core.v(280) " "Verilog HDL or VHDL warning at spl_core.v(280): object \"pend_len_tab\" assigned a value but never read" {  } { { "../../spl2/spl_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452260997984 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spl_core.v(414) " "Verilog HDL Case Statement information at spl_core.v(414): all case item expressions in this case statement are onehot" {  } { { "../../spl2/spl_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1452260997989 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spl_core.v(853) " "Verilog HDL Case Statement information at spl_core.v(853): all case item expressions in this case statement are onehot" {  } { { "../../spl2/spl_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1452260998058 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spl_core.v(977) " "Verilog HDL Case Statement information at spl_core.v(977): all case item expressions in this case statement are onehot" {  } { { "../../spl2/spl_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 977 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1452260998064 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_pt_mem cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_pt_mem:pagetable " "Elaborating entity \"spl_pt_mem\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_pt_mem:pagetable\"" {  } { { "../../spl2/spl_core.v" "pagetable" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_fifo cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txwr_queue " "Elaborating entity \"spl_fifo\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txwr_queue\"" {  } { { "../../spl2/spl_core.v" "txwr_queue" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow spl_fifo.v(50) " "Verilog HDL or VHDL warning at spl_fifo.v(50): object \"overflow\" assigned a value but never read" {  } { { "../../spl2/fifo/spl_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452260999066 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core|spl_fifo:txwr_queue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_d1 spl_fifo.v(54) " "Verilog HDL or VHDL warning at spl_fifo.v(54): object \"empty_d1\" assigned a value but never read" {  } { { "../../spl2/fifo/spl_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452260999066 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core|spl_fifo:txwr_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_sdp_mem cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txwr_queue\|spl_sdp_mem:spl_fifo_mem " "Elaborating entity \"spl_sdp_mem\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txwr_queue\|spl_sdp_mem:spl_fifo_mem\"" {  } { { "../../spl2/fifo/spl_fifo.v" "spl_fifo_mem" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_fifo cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txrd_queue " "Elaborating entity \"spl_fifo\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txrd_queue\"" {  } { { "../../spl2/spl_core.v" "txrd_queue" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow spl_fifo.v(50) " "Verilog HDL or VHDL warning at spl_fifo.v(50): object \"overflow\" assigned a value but never read" {  } { { "../../spl2/fifo/spl_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452260999225 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core|spl_fifo:txrd_queue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_d1 spl_fifo.v(54) " "Verilog HDL or VHDL warning at spl_fifo.v(54): object \"empty_d1\" assigned a value but never read" {  } { { "../../spl2/fifo/spl_fifo.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1452260999225 "|ome_top|cci_std_afu:cci_std_afu|spl_cci_top:spl_cci_top|spl_core:spl_core|spl_fifo:txrd_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_sdp_mem cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txrd_queue\|spl_sdp_mem:spl_fifo_mem " "Elaborating entity \"spl_sdp_mem\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_fifo:txrd_queue\|spl_sdp_mem:spl_fifo_mem\"" {  } { { "../../spl2/fifo/spl_fifo.v" "spl_fifo_mem" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/fifo/spl_fifo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_sdp_mem cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_sdp_mem:reorder_buf " "Elaborating entity \"spl_sdp_mem\" for hierarchy \"cci_std_afu:cci_std_afu\|spl_cci_top:spl_cci_top\|spl_core:spl_core\|spl_sdp_mem:reorder_buf\"" {  } { { "../../spl2/spl_core.v" "reorder_buf" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/spl_core.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cci_ext_afu cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu " "Elaborating entity \"cci_ext_afu\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\"" {  } { { "../../spl2/cci_std_afu.sv" "cci_ext_afu" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/spl2/cci_std_afu.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afu_top cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top " "Elaborating entity \"afu_top\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\"" {  } { { "../../afu2/cci_ext_afu.sv" "afu_top" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/cci_ext_afu.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afu_csr cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_csr:afu_csr " "Elaborating entity \"afu_csr\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_csr:afu_csr\"" {  } { { "../../afu2/afu_top.v" "afu_csr" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afu_core cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core " "Elaborating entity \"afu_core\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\"" {  } { { "../../afu2/afu_top.v" "afu_core" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452260999470 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dsr_addr\[0..2\] 0 afu_core.v(185) " "Net \"dsr_addr\[0..2\]\" at afu_core.v(185) has no driver or initial value, using a default initial value '0'" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 185 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1452260999566 "|ome_top|cci_std_afu:cci_std_afu|cci_ext_afu:cci_ext_afu|afu_top:afu_top|afu_core:afu_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dsr_data\[0..2\] 0 afu_core.v(186) " "Net \"dsr_data\[0..2\]\" at afu_core.v(186) has no driver or initial value, using a default initial value '0'" {  } { { "../../afu2/afu_core.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 186 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1452260999566 "|ome_top|cci_std_afu:cci_std_afu|cci_ext_afu:cci_ext_afu|afu_top:afu_top|afu_core:afu_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_fifo cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|sim_fifo:rxq " "Elaborating entity \"sim_fifo\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|sim_fifo:rxq\"" {  } { { "../../afu2/afu_core.v" "rxq" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452261000207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_tabulation_key64_hash20 cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|simple_tabulation_key64_hash20:st\[0\].stX " "Elaborating entity \"simple_tabulation_key64_hash20\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|simple_tabulation_key64_hash20:st\[0\].stX\"" {  } { { "../../afu2/afu_core.v" "st\[0\].stX" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_core.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452261000275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spl_sdp_mem cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|simple_tabulation_key64_hash20:st\[0\].stX\|spl_sdp_mem:\\TABLE_GEN:0:tablex " "Elaborating entity \"spl_sdp_mem\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_core:afu_core\|simple_tabulation_key64_hash20:st\[0\].stX\|spl_sdp_mem:\\TABLE_GEN:0:tablex\"" {  } { { "../../simple_tabulation_key64_hash20.vhd" "\\TABLE_GEN:0:tablex" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/simple_tabulation_key64_hash20.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452261000430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afu_io cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_io:afu_io " "Elaborating entity \"afu_io\" for hierarchy \"cci_std_afu:cci_std_afu\|cci_ext_afu:cci_ext_afu\|afu_top:afu_top\|afu_io:afu_io\"" {  } { { "../../afu2/afu_top.v" "afu_io" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_top.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452261000593 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "afu_io.v(111) " "Verilog HDL Case Statement information at afu_io.v(111): all case item expressions in this case statement are onehot" {  } { { "../../afu2/afu_io.v" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/afu2/afu_io.v" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1452261000595 "|ome_top|cci_std_afu:cci_std_afu|cci_ext_afu:cci_ext_afu|afu_top:afu_top|afu_io:afu_io"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Quartus II" 0 -1 1452261003644 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1452261003644 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_IMPORTED" "ome_bot:bot_ome " "Partition \"ome_bot:bot_ome\" does not require synthesis because its netlist was imported from a bottom-up project" {  } {  } 0 12227 "Partition \"%1!s!\" does not require synthesis because its netlist was imported from a bottom-up project" 0 0 "Quartus II" 0 -1 1452261003644 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "cci_std_afu:cci_std_afu " "Partition \"cci_std_afu:cci_std_afu\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1452261003644 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1452261003644 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1452261003644 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1452261005108 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "46 " "Ignored 46 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "46 " "Ignored 46 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1452261005928 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1452261005928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452261007339 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1452261007565 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1452261007619 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1452261007620 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "pin_cmosVttod_bid_vl_PECI_StrongPu~synth " "Node \"pin_cmosVttod_bid_vl_PECI_StrongPu~synth\"" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452261008822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pin_cmosVttod_bid_vl_DDR_SDA_C01~synth " "Node \"pin_cmosVttod_bid_vl_DDR_SDA_C01~synth\"" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452261008822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "pin_cmosVttod_bid_vl_DDR_SDA_C23~synth " "Node \"pin_cmosVttod_bid_vl_DDR_SDA_C23~synth\"" {  } { { "../../qpi/ome_top.sv" "" { Text "/home/kkara/Projects/harp-applications/hashtable-cci/HW2/qpi/ome_top.sv" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452261008822 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1452261008822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "46 " "Implemented 46 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452261010265 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452261010265 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1452261010265 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "2 " "Implemented 2 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Quartus II" 0 -1 1452261010265 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452261010265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452261010636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  8 14:50:10 2016 " "Processing ended: Fri Jan  8 14:50:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452261010636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452261010636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452261010636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452261010636 ""}
