Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Aug 26 16:14:37 2019
| Host         : VT2OB6D7ZB52FZ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.847        0.000                      0                86973        0.052        0.000                      0                86973        3.000        0.000                       0                 33699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
CMOS_PIXCLK                                           {0.000 5.155}        10.309          97.003          
clk_fpga_0                                            {0.000 5.000}        10.000          100.000         
clk_fpga_1                                            {0.000 3.500}        7.000           142.857         
design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                       {0.000 20.833}       41.667          24.000          
  clkfbout_design_1_clk_wiz_0_0                       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CMOS_PIXCLK                                                 2.729        0.000                      0                 5972        0.057        0.000                      0                 5972        4.174        0.000                       0                  3408  
clk_fpga_0                                                  0.847        0.000                      0                80982        0.052        0.000                      0                80982        3.750        0.000                       0                 30285  
design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                        39.511        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                        47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CMOS_PIXCLK        CMOS_PIXCLK              8.902        0.000                      0                    3        0.385        0.000                      0                    3  
**async_default**  clk_fpga_0         clk_fpga_0               7.130        0.000                      0                   16        0.413        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CMOS_PIXCLK
  To Clock:  CMOS_PIXCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 2.917ns (38.072%)  route 4.745ns (61.928%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 16.111 - 10.309 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.775     6.598    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X98Y70         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.518     7.116 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/Q
                         net (fo=2, routed)           1.317     8.433    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30[10]
    SLICE_X97Y60         LUT3 (Prop_lut3_I0_O)        0.152     8.585 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27/O
                         net (fo=2, routed)           0.826     9.411    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27_n_0
    SLICE_X97Y60         LUT4 (Prop_lut4_I3_O)        0.332     9.743 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31/O
                         net (fo=1, routed)           0.000     9.743    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.141 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.141    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.255 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.255    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.477 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_12/O[0]
                         net (fo=4, routed)           1.470    11.947    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_12_n_7
    SLICE_X113Y58        LUT3 (Prop_lut3_I0_O)        0.299    12.246 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_15/O
                         net (fo=2, routed)           0.677    12.923    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_15_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I1_O)        0.124    13.047 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_3/O
                         net (fo=2, routed)           0.455    13.502    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_3_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.626 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_7/O
                         net (fo=1, routed)           0.000    13.626    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_7_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.006 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_1_n_0
    SLICE_X108Y59        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.260 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[20]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.260    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out0[20]
    SLICE_X108Y59        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.684    16.111    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y59        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[20]/C
                         clock pessimism              0.819    16.930    
                         clock uncertainty           -0.035    16.895    
    SLICE_X108Y59        FDRE (Setup_fdre_C_D)        0.094    16.989    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[20]
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 3.069ns (41.657%)  route 4.298ns (58.343%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 16.102 - 10.309 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.787     6.610    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X96Y54         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDRE (Prop_fdre_C_Q)         0.478     7.088 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/Q
                         net (fo=14, routed)          1.714     8.802    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y_80[0]
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.295     9.097 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7/O
                         net (fo=1, routed)           0.000     9.097    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.629 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.963 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.998    10.961    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y804[5]
    SLICE_X110Y67        LUT3 (Prop_lut3_I0_O)        0.331    11.292 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15/O
                         net (fo=10, routed)          1.100    12.392    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I0_O)        0.332    12.724 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2/O
                         net (fo=2, routed)           0.487    13.210    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.606 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.606    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.723 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.723    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_1_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.977 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[14]_i_1/CO[0]
                         net (fo=1, routed)           0.000    13.977    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y800_in[14]
    SLICE_X108Y69        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.675    16.102    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y69        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[14]/C
                         clock pessimism              0.819    16.921    
                         clock uncertainty           -0.035    16.886    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)        0.094    16.980    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[14]
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                         -13.977    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 2.910ns (39.366%)  route 4.482ns (60.634%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.803ns = ( 16.112 - 10.309 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.775     6.598    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X98Y70         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.518     7.116 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/Q
                         net (fo=2, routed)           1.317     8.433    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30[10]
    SLICE_X97Y60         LUT3 (Prop_lut3_I0_O)        0.152     8.585 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27/O
                         net (fo=2, routed)           0.826     9.411    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27_n_0
    SLICE_X97Y60         LUT4 (Prop_lut4_I3_O)        0.332     9.743 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31/O
                         net (fo=1, routed)           0.000     9.743    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.141 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.141    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.454 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16/O[3]
                         net (fo=3, routed)           1.410    11.865    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16_n_4
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.306    12.171 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_19/O
                         net (fo=2, routed)           0.415    12.586    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_19_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I1_O)        0.124    12.710 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_4/O
                         net (fo=2, routed)           0.514    13.223    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_4_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_8/O
                         net (fo=1, routed)           0.000    13.347    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_8_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.990 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.990    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out0[19]
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.685    16.112    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]/C
                         clock pessimism              0.819    16.931    
                         clock uncertainty           -0.035    16.896    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.109    17.005    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 3.141ns (42.773%)  route 4.202ns (57.227%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.803ns = ( 16.112 - 10.309 ) 
    Source Clock Delay      (SCD):    6.600ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.777     6.600    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X98Y68         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y68         FDRE (Prop_fdre_C_Q)         0.518     7.118 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[3]/Q
                         net (fo=2, routed)           1.150     8.268    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30[3]
    SLICE_X97Y58         LUT3 (Prop_lut3_I0_O)        0.153     8.421 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[7]_i_25/O
                         net (fo=2, routed)           0.593     9.014    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[7]_i_25_n_0
    SLICE_X97Y58         LUT4 (Prop_lut4_I3_O)        0.327     9.341 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[7]_i_28/O
                         net (fo=1, routed)           0.000     9.341    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[7]_i_28_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.742 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.742    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[7]_i_13_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.981 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[11]_i_13/O[2]
                         net (fo=3, routed)           1.350    11.331    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[11]_i_13_n_5
    SLICE_X113Y55        LUT3 (Prop_lut3_I0_O)        0.302    11.633 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_17/O
                         net (fo=2, routed)           0.463    12.096    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_17_n_0
    SLICE_X109Y56        LUT5 (Prop_lut5_I1_O)        0.124    12.220 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_5/O
                         net (fo=2, routed)           0.646    12.866    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_5_n_0
    SLICE_X108Y56        LUT6 (Prop_lut6_I0_O)        0.124    12.990 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_9/O
                         net (fo=1, routed)           0.000    12.990    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[11]_i_9_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.503 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.503    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[11]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.620 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.620    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_1_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.943 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.943    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out0[17]
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.685    16.112    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[17]/C
                         clock pessimism              0.819    16.931    
                         clock uncertainty           -0.035    16.896    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.109    17.005    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[17]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.066ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 3.021ns (41.274%)  route 4.298ns (58.726%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 16.103 - 10.309 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.787     6.610    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X96Y54         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDRE (Prop_fdre_C_Q)         0.478     7.088 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/Q
                         net (fo=14, routed)          1.714     8.802    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y_80[0]
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.295     9.097 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7/O
                         net (fo=1, routed)           0.000     9.097    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.629 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.963 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.998    10.961    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y804[5]
    SLICE_X110Y67        LUT3 (Prop_lut3_I0_O)        0.331    11.292 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15/O
                         net (fo=10, routed)          1.100    12.392    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I0_O)        0.332    12.724 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2/O
                         net (fo=2, routed)           0.487    13.210    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.606 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.606    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.929 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.929    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y800_in[11]
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.676    16.103    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[11]/C
                         clock pessimism              0.819    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X108Y68        FDRE (Setup_fdre_C_D)        0.109    16.996    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[11]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 3.013ns (41.210%)  route 4.298ns (58.790%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 16.103 - 10.309 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.787     6.610    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X96Y54         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDRE (Prop_fdre_C_Q)         0.478     7.088 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/Q
                         net (fo=14, routed)          1.714     8.802    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y_80[0]
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.295     9.097 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7/O
                         net (fo=1, routed)           0.000     9.097    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.629 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.963 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.998    10.961    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y804[5]
    SLICE_X110Y67        LUT3 (Prop_lut3_I0_O)        0.331    11.292 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15/O
                         net (fo=10, routed)          1.100    12.392    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I0_O)        0.332    12.724 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2/O
                         net (fo=2, routed)           0.487    13.210    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.606 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.606    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.921 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.921    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y800_in[13]
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.676    16.103    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]/C
                         clock pessimism              0.819    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X108Y68        FDRE (Setup_fdre_C_D)        0.109    16.996    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.845ns (38.828%)  route 4.482ns (61.172%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.803ns = ( 16.112 - 10.309 ) 
    Source Clock Delay      (SCD):    6.598ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.775     6.598    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X98Y70         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y70         FDRE (Prop_fdre_C_Q)         0.518     7.116 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30_reg[10]/Q
                         net (fo=2, routed)           1.317     8.433    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_x30[10]
    SLICE_X97Y60         LUT3 (Prop_lut3_I0_O)        0.152     8.585 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27/O
                         net (fo=2, routed)           0.826     9.411    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_27_n_0
    SLICE_X97Y60         LUT4 (Prop_lut4_I3_O)        0.332     9.743 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31/O
                         net (fo=1, routed)           0.000     9.743    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[15]_i_31_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.141 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.141    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[15]_i_13_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.454 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16/O[3]
                         net (fo=3, routed)           1.410    11.865    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_16_n_4
    SLICE_X113Y57        LUT3 (Prop_lut3_I0_O)        0.306    12.171 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_19/O
                         net (fo=2, routed)           0.415    12.586    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_19_n_0
    SLICE_X113Y58        LUT5 (Prop_lut5_I1_O)        0.124    12.710 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_4/O
                         net (fo=2, routed)           0.514    13.223    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_4_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.347 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_8/O
                         net (fo=1, routed)           0.000    13.347    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out[19]_i_8_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.925 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.925    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out0[18]
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.685    16.112    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y58        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[18]/C
                         clock pessimism              0.819    16.931    
                         clock uncertainty           -0.035    16.896    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.109    17.005    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/Gx_out_reg[18]
  -------------------------------------------------------------------
                         required time                         17.005    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y8_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 3.361ns (46.731%)  route 3.831ns (53.269%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 16.048 - 10.309 ) 
    Source Clock Delay      (SCD):    6.548ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.725     6.548    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/pixel_clk
    SLICE_X86Y55         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.518     7.066 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y8_reg[4]/Q
                         net (fo=2, routed)           1.098     8.164    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix_data_abs_y8_reg_n_0_[4]
    SLICE_X89Y51         LUT3 (Prop_lut3_I0_O)        0.154     8.318 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[9]_i_15/O
                         net (fo=2, routed)           0.688     9.007    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[9]_i_15_n_0
    SLICE_X89Y51         LUT4 (Prop_lut4_I3_O)        0.327     9.334 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[9]_i_18/O
                         net (fo=1, routed)           0.000     9.334    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[9]_i_18_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.735 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.735    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[9]_i_13_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.849 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.849    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[13]_i_11_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.183 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]_i_5/O[1]
                         net (fo=4, routed)           1.253    11.435    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]_i_5_n_6
    SLICE_X93Y48         LUT3 (Prop_lut3_I1_O)        0.331    11.766 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[13]_i_13/O
                         net (fo=1, routed)           0.792    12.558    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[13]_i_13_n_0
    SLICE_X92Y48         LUT6 (Prop_lut6_I1_O)        0.326    12.884 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[13]_i_8/O
                         net (fo=1, routed)           0.000    12.884    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out[13]_i_8_n_0
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.417 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.417    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[13]_i_1_n_0
    SLICE_X92Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.740 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.740    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out0[15]
    SLICE_X92Y49         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.620    16.048    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/pixel_clk
    SLICE_X92Y49         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]/C
                         clock pessimism              0.704    16.752    
                         clock uncertainty           -0.035    16.717    
    SLICE_X92Y49         FDRE (Setup_fdre_C_D)        0.109    16.826    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/Gy_out_reg[15]
  -------------------------------------------------------------------
                         required time                         16.826    
                         arrival time                         -13.740    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_kernel_dly1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/m_axis_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 0.828ns (11.789%)  route 6.196ns (88.211%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.737ns = ( 16.046 - 10.309 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.785     6.608    opencv_model_i/pixel_clk
    SLICE_X103Y88        FDRE                                         r  opencv_model_i/sobel_kernel_dly1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y88        FDRE (Prop_fdre_C_Q)         0.456     7.064 r  opencv_model_i/sobel_kernel_dly1_reg[0]/Q
                         net (fo=60, routed)          3.898    10.962    opencv_model_i/sobel_axis_i/sobel_kernel_dly1_reg[1][0]
    SLICE_X86Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.086 r  opencv_model_i/sobel_axis_i/m_axis_Gxdata_reg[7]_i_7/O
                         net (fo=3, routed)           0.733    11.820    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/sobel_kernel_dly1_reg[0]
    SLICE_X81Y46         LUT6 (Prop_lut6_I5_O)        0.124    11.944 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/m_axis_tdata_reg[7]_i_3__0/O
                         net (fo=8, routed)           1.564    13.508    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/m_axis_tdata_reg[7]_i_3__0_n_0
    SLICE_X91Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.632 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/m_axis_tdata_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    13.632    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i_n_142
    SLICE_X91Y41         FDRE                                         r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.618    16.046    opencv_model_i/sobel_axis_i/pixel_clk
    SLICE_X91Y41         FDRE                                         r  opencv_model_i/sobel_axis_i/m_axis_tdata_reg_reg[1]/C
                         clock pessimism              0.704    16.750    
                         clock uncertainty           -0.035    16.715    
    SLICE_X91Y41         FDRE (Setup_fdre_C_D)        0.029    16.744    opencv_model_i/sobel_axis_i/m_axis_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.744    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 2.937ns (40.592%)  route 4.298ns (59.408%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 16.103 - 10.309 ) 
    Source Clock Delay      (SCD):    6.610ns
    Clock Pessimism Removal (CPR):    0.819ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.787     6.610    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X96Y54         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y54         FDRE (Prop_fdre_C_Q)         0.478     7.088 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix1_tdata_dly5_reg[0]/Q
                         net (fo=14, routed)          1.714     8.802    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y_80[0]
    SLICE_X106Y67        LUT2 (Prop_lut2_I1_O)        0.295     9.097 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7/O
                         net (fo=1, routed)           0.000     9.097    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[1]_i_7_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.629 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[1]_i_2_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.963 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_10/O[1]
                         net (fo=2, routed)           0.998    10.961    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y804[5]
    SLICE_X110Y67        LUT3 (Prop_lut3_I0_O)        0.331    11.292 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15/O
                         net (fo=10, routed)          1.100    12.392    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[13]_i_15_n_0
    SLICE_X110Y67        LUT6 (Prop_lut6_I0_O)        0.332    12.724 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2/O
                         net (fo=2, routed)           0.487    13.210    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80[9]_i_2_n_0
    SLICE_X108Y67        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.606 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.606    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[9]_i_1_n_0
    SLICE_X108Y68        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.845 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.845    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y800_in[12]
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.676    16.103    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X108Y68        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[12]/C
                         clock pessimism              0.819    16.922    
                         clock uncertainty           -0.035    16.887    
    SLICE_X108Y68        FDRE (Setup_fdre_C_D)        0.109    16.996    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y80_reg[12]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix4_tdata_dly5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix4_tdata_dly6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.215%)  route 0.238ns (62.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.085ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.611     2.369    opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/pixel_clk
    SLICE_X93Y48         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix4_tdata_dly5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y48         FDRE (Prop_fdre_C_Q)         0.141     2.510 r  opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/matrix4_tdata_dly5_reg[0]/Q
                         net (fo=12, routed)          0.238     2.748    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix4_tdata_dly5_reg[3]_3[0]
    SLICE_X94Y50         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix4_tdata_dly6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.880     3.085    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X94Y50         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix4_tdata_dly6_reg[0]/C
                         clock pessimism             -0.447     2.638    
    SLICE_X94Y50         FDRE (Hold_fdre_C_D)         0.052     2.690    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix4_tdata_dly6_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly7_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.839%)  route 0.228ns (58.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.088ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.611     2.369    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X98Y50         FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDRE (Prop_fdre_C_Q)         0.164     2.533 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly6_reg[3]/Q
                         net (fo=10, routed)          0.228     2.761    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly6[3]
    SLICE_X102Y49        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly7_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.883     3.088    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X102Y49        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly7_reg[3]/C
                         clock pessimism             -0.447     2.641    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.060     2.701    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix2_tdata_dly7_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.701    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 isp_model_axis_i/gaus_filter_axis_i/matrix_gaus02_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            isp_model_axis_i/gaus_filter_axis_i/matrix_gaus01_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.668     2.426    isp_model_axis_i/gaus_filter_axis_i/pixel_clk
    SLICE_X89Y100        FDRE                                         r  isp_model_axis_i/gaus_filter_axis_i/matrix_gaus02_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141     2.567 r  isp_model_axis_i/gaus_filter_axis_i/matrix_gaus02_reg[2]/Q
                         net (fo=3, routed)           0.173     2.740    isp_model_axis_i/gaus_filter_axis_i/matrix_gaus02[2]
    SLICE_X87Y99         FDRE                                         r  isp_model_axis_i/gaus_filter_axis_i/matrix_gaus01_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.856     3.061    isp_model_axis_i/gaus_filter_axis_i/pixel_clk
    SLICE_X87Y99         FDRE                                         r  isp_model_axis_i/gaus_filter_axis_i/matrix_gaus01_reg[2]/C
                         clock pessimism             -0.452     2.609    
    SLICE_X87Y99         FDRE (Hold_fdre_C_D)         0.066     2.675    isp_model_axis_i/gaus_filter_axis_i/matrix_gaus01_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix5_tdata_dly7_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.970%)  route 0.196ns (44.030%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.116ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.638     2.396    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X106Y51        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix5_tdata_dly7_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     2.537 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix5_tdata_dly7_reg[7]/Q
                         net (fo=3, routed)           0.196     2.733    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix5_tdata_dly7[7]
    SLICE_X106Y48        LUT2 (Prop_lut2_I0_O)        0.045     2.778 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4[7]_i_2/O
                         net (fo=1, routed)           0.000     2.778    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4[7]_i_2_n_0
    SLICE_X106Y48        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.841 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.841    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y40[7]
    SLICE_X106Y48        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.911     3.116    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X106Y48        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[7]/C
                         clock pessimism             -0.447     2.669    
    SLICE_X106Y48        FDRE (Hold_fdre_C_D)         0.105     2.774    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.684%)  route 0.168ns (54.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.692     2.450    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X105Y103       FDRE                                         r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141     2.591 r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.168     2.759    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[10][8]
    RAMB36_X5Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.009     3.214    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.705     2.509    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.692    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.506%)  route 0.169ns (54.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.212ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.690     2.448    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X91Y103        FDRE                                         r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y103        FDRE (Prop_fdre_C_Q)         0.141     2.589 r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.169     2.758    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[10][5]
    RAMB36_X4Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.007     3.212    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X4Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.704     2.508    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.691    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.692     2.450    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X105Y104       FDRE                                         r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y104       FDRE (Prop_fdre_C_Q)         0.141     2.591 r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/Q
                         net (fo=4, routed)           0.170     2.761    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[10][10]
    RAMB36_X5Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.009     3.214    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y20         RAMB36E1                                     r  isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.705     2.509    
    RAMB36_X5Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.692    isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vcap_i/row_pixels_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            vcap_i/row_pixels_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.611     2.369    vcap_i/piexl_clk
    SLICE_X102Y99        FDRE                                         r  vcap_i/row_pixels_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDRE (Prop_fdre_C_Q)         0.164     2.533 r  vcap_i/row_pixels_count_reg[3]/Q
                         net (fo=2, routed)           0.185     2.718    vcap_i/row_pixels_count_reg[3]
    SLICE_X102Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.872 r  vcap_i/row_pixels_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.872    vcap_i/row_pixels_count_reg[0]_i_2_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.925 r  vcap_i/row_pixels_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.925    vcap_i/row_pixels_count_reg[4]_i_1_n_7
    SLICE_X102Y100       FDRE                                         r  vcap_i/row_pixels_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.967     3.172    vcap_i/piexl_clk
    SLICE_X102Y100       FDRE                                         r  vcap_i/row_pixels_count_reg[4]/C
                         clock pessimism             -0.452     2.720    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.134     2.854    vcap_i/row_pixels_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.854    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 isp_model_axis_i/gaus_filter_axis_i/data_raw_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            isp_model_axis_i/gaus_sharp_axis_i/data_raw_delay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    2.451ns
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.693     2.451    isp_model_axis_i/gaus_filter_axis_i/pixel_clk
    SLICE_X99Y100        FDRE                                         r  isp_model_axis_i/gaus_filter_axis_i/data_raw_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     2.592 r  isp_model_axis_i/gaus_filter_axis_i/data_raw_out_reg_reg[2]/Q
                         net (fo=1, routed)           0.173     2.766    isp_model_axis_i/gaus_sharp_axis_i/data_raw_out_reg_reg[7][2]
    SLICE_X98Y99         FDRE                                         r  isp_model_axis_i/gaus_sharp_axis_i/data_raw_delay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.881     3.086    isp_model_axis_i/gaus_sharp_axis_i/pixel_clk
    SLICE_X98Y99         FDRE                                         r  isp_model_axis_i/gaus_sharp_axis_i/data_raw_delay1_reg[2]/C
                         clock pessimism             -0.452     2.634    
    SLICE_X98Y99         FDRE (Hold_fdre_C_D)         0.059     2.693    isp_model_axis_i/gaus_sharp_axis_i/data_raw_delay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             CMOS_PIXCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.312ns (69.168%)  route 0.139ns (30.832%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.640     2.398    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X106Y47        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDRE (Prop_fdre_C_Q)         0.141     2.539 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4_reg[2]/Q
                         net (fo=4, routed)           0.138     2.677    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_y4[2]
    SLICE_X107Y49        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     2.794 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.795    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[5]_i_1_n_0
    SLICE_X107Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.849 r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.849    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[9]_i_1_n_7
    SLICE_X107Y50        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.908     3.113    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/pixel_clk
    SLICE_X107Y50        FDRE                                         r  opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[6]/C
                         clock pessimism             -0.447     2.666    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.105     2.771    opencv_model_i/sobel_axis_i/sobel7x7_algorithm_i/matrix_tdata_abs_y4_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CMOS_PIXCLK
Waveform(ns):       { 0.000 5.155 }
Period(ns):         10.309
Sources:            { CMOS_PIXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y20   isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y20   isp_model_axis_i/maxtri3x3_dpc_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.309      7.733      RAMB36_X5Y20   isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.309      7.733      RAMB36_X5Y20   isp_model_axis_i/maxtri3x3_dpc_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y19   isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y19   isp_model_axis_i/maxtri3x3_gaus_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.309      7.733      RAMB36_X3Y19   isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.309      7.733      RAMB36_X3Y19   isp_model_axis_i/maxtri3x3_gaus_i/line_buff_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y10   opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.309      7.733      RAMB36_X4Y10   opencv_model_i/sobel_axis_i/maxtri7x7_shift_i/line_buff_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X98Y100  isp_model_axis_i/gaus_sharp_axis_i/data_gaus_delay3_reg[7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X92Y100  isp_model_axis_i/dpc_axis_i/tlast_delay_reg_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.154       4.174      SLICE_X82Y104  isp_model_axis_i/dpc_axis_i/tuser_reg_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y99   isp_model_axis_i/gaus_sharp_axis_i/tlast_delay4_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y99   isp_model_axis_i/gaus_sharp_axis_i/tuser_delay4_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y99   isp_model_axis_i/gaus_sharp_axis_i/tvalid_delay4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y50   opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tlast_dly5_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y50   opencv_model_i/sobel_axis_i/sobel5x5_algorithm_i/s_axis_tvalid_dly5_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y108  isp_model_axis_i/dpc_axis_i/data_Aver_delay2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y108  isp_model_axis_i/dpc_axis_i/data_Aver_delay2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y108  isp_model_axis_i/dpc_axis_i/data_Aver_delay2_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y108  isp_model_axis_i/dpc_axis_i/data_Aver_delay2_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.155       4.175      SLICE_X90Y108  isp_model_axis_i/dpc_axis_i/data_Aver_delay2_reg[4]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 4.381ns (52.106%)  route 4.027ns (47.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.485    10.528    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_6__0/O
                         net (fo=3, routed)           0.892    11.543    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[4]
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.586    12.765    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/CLK
                         clock pessimism              0.230    12.995    
                         clock uncertainty           -0.154    12.840    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.390    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.408ns  (logic 4.381ns (52.106%)  route 4.027ns (47.894%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.485    10.528    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124    10.652 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_6__0/O
                         net (fo=3, routed)           0.892    11.543    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[4]
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.587    12.766    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/CLK
                         clock pessimism              0.230    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.391    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 4.381ns (52.188%)  route 4.014ns (47.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.474    10.517    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.641 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_9__0/O
                         net (fo=3, routed)           0.890    11.530    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[1]
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.586    12.765    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/CLK
                         clock pessimism              0.230    12.995    
                         clock uncertainty           -0.154    12.840    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.390    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 4.381ns (52.188%)  route 4.014ns (47.812%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.474    10.517    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X34Y10         LUT4 (Prop_lut4_I2_O)        0.124    10.641 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_9__0/O
                         net (fo=3, routed)           0.890    11.530    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[1]
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.587    12.766    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/CLK
                         clock pessimism              0.230    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.391    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 4.381ns (52.246%)  route 4.004ns (47.754%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.451    10.493    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I1_O)        0.124    10.617 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_10__0/O
                         net (fo=3, routed)           0.904    11.521    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[0]
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.586    12.765    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y1           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/CLK
                         clock pessimism              0.230    12.995    
                         clock uncertainty           -0.154    12.840    
    DSP48_X2Y1           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    12.390    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0
  -------------------------------------------------------------------
                         required time                         12.390    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.385ns  (logic 4.381ns (52.246%)  route 4.004ns (47.754%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.766 - 10.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.842     3.136    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     7.145 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p/P[3]
                         net (fo=1, routed)           1.011     8.156    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_n_102
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.280 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0/O
                         net (fo=1, routed)           0.638     8.918    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_16__0_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I1_O)        0.124     9.042 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0/O
                         net (fo=10, routed)          1.451    10.493    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_12__0_n_0
    SLICE_X33Y9          LUT3 (Prop_lut3_I1_O)        0.124    10.617 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_maclbW_U18/img_get_grads_maclbW_DSP48_0_U/p_Val2_61_fu_1094_p2_i_10__0/O
                         net (fo=3, routed)           0.904    11.521    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_exp_V_3_fu_1083_p3[0]
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.587    12.766    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    DSP48_X2Y0           DSP48E1                                      r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2/CLK
                         clock pessimism              0.230    12.996    
                         clock uncertainty           -0.154    12.841    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    12.391    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_s_reg_1565_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 4.556ns (51.453%)  route 4.299ns (48.547%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.733     3.027    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/ap_clk
    SLICE_X70Y4          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.419     3.446 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/Q
                         net (fo=28, routed)          0.918     4.364    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg
    SLICE_X71Y5          LUT3 (Prop_lut3_I1_O)        0.296     4.660 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_i_5/O
                         net (fo=1, routed)           1.508     6.167    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_i_5_n_0
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[23])
                                                      3.841    10.008 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2/P[23]
                         net (fo=4, routed)           1.873    11.882    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_n_82
    SLICE_X80Y7          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_s_reg_1565_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.561    12.740    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/ap_clk
    SLICE_X80Y7          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_s_reg_1565_reg[2]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X80Y7          FDRE (Setup_fdre_C_D)       -0.061    12.755    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_s_reg_1565_reg[2]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -11.882    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 1.450ns (16.709%)  route 7.228ns (83.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=29, routed)          7.228    11.709    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[27]
    SLICE_X79Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.562    12.741    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X79Y47         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X79Y47         FDRE (Setup_fdre_C_D)       -0.067    12.635    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 1.450ns (16.715%)  route 7.225ns (83.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.737     3.031    design_1_wrapper_i/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=29, routed)          7.225    11.706    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[6]
    SLICE_X84Y46         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.562    12.741    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X84Y46         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X84Y46         FDRE (Setup_fdre_C_D)       -0.058    12.644    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_reg_1556_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 4.556ns (52.061%)  route 4.195ns (47.939%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.733     3.027    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/ap_clk
    SLICE_X70Y4          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.419     3.446 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg_reg[0]/Q
                         net (fo=28, routed)          0.918     4.364    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/tmp_32_reg_1520_pp0_iter1_reg
    SLICE_X71Y5          LUT3 (Prop_lut3_I1_O)        0.296     4.660 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_i_5/O
                         net (fo=1, routed)           1.508     6.167    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_i_5_n_0
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[20]_P[0])
                                                      3.841    10.008 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2/P[0]
                         net (fo=2, routed)           1.770    11.778    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_fu_426_p2_n_105
    SLICE_X80Y4          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_reg_1556_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.562    12.741    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/ap_clk
    SLICE_X80Y4          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_reg_1556_reg[0]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X80Y4          FDRE (Setup_fdre_C_D)       -0.061    12.756    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_6_reg_1556_reg[0]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.233%)  route 0.235ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.569     0.905    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X61Y77         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][5]/Q
                         net (fo=1, routed)           0.235     1.268    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[37]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.872     1.238    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.974    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.216    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.173%)  route 0.236ns (64.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.569     0.905    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][1]/Q
                         net (fo=1, routed)           0.236     1.269    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.872     1.238    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.974    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.242     1.216    design_1_wrapper_i/design_1_i/axi_vdma_videoStream/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.252ns (57.798%)  route 0.184ns (42.202%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.553     0.889    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y51         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[18]/Q
                         net (fo=1, routed)           0.184     1.214    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[2]
    SLICE_X48Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5/O
                         net (fo=1, routed)           0.000     1.259    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.325 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.325    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[0]_i_2_n_5
    SLICE_X48Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.830     1.196    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y49         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.155%)  route 0.225ns (57.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.550     0.886    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y61         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[55]/Q
                         net (fo=2, routed)           0.225     1.275    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[55]
    SLICE_X48Y64         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.819     1.185    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X48Y64         FDRE                                         r  design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[55]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y64         FDRE (Hold_fdre_C_D)         0.071     1.221    design_1_wrapper_i/design_1_i/axi_vdma_imgCapture2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.596     0.932    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y3          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[15]__0/Q
                         net (fo=1, routed)           0.132     1.204    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[15]__0_n_0
    SLICE_X12Y3          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.865     1.231    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y3          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[15]_srl3/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y3          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.150    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[23]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.596     0.932    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y5          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[23]__0/Q
                         net (fo=1, routed)           0.132     1.204    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[23]__0_n_0
    SLICE_X12Y5          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[23]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.865     1.231    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y5          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[23]_srl3/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.150    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[23]_srl3
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[31]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.595     0.931    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y7          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[31]__0/Q
                         net (fo=1, routed)           0.132     1.203    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[31]__0_n_0
    SLICE_X12Y7          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.864     1.230    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y7          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[31]_srl3/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.150    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[39]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.660%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.595     0.931    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y9          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[39]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[39]__0/Q
                         net (fo=1, routed)           0.132     1.203    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[39]__0_n_0
    SLICE_X12Y9          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.864     1.230    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y9          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[39]_srl3/CLK
                         clock pessimism             -0.263     0.967    
    SLICE_X12Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.150    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[39]_srl3
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[47]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[47]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.594     0.929    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y11         FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[47]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[47]__0/Q
                         net (fo=1, routed)           0.132     1.202    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[47]__0_n_0
    SLICE_X12Y11         SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[47]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.863     1.229    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y11         SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[47]_srl3/CLK
                         clock pessimism             -0.263     0.965    
    SLICE_X12Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.148    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[47]_srl3
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.597     0.933    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X11Y1          FDRE                                         r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[7]__0/Q
                         net (fo=1, routed)           0.132     1.205    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_reg[7]__0_n_0
    SLICE_X12Y1          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.866     1.232    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/ap_clk
    SLICE_X12Y1          SRL16E                                       r  design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[7]_srl3/CLK
                         clock pessimism             -0.263     0.969    
    SLICE_X12Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.151    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/log_sum_V_1_reg_1659_pp0_iter12_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_1_reg_1571_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/img_get_grads_muljbC_U16/img_get_grads_muljbC_MulnS_1_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X4Y2    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/img_get_grads_muljbC_U16/img_get_grads_muljbC_MulnS_1_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/r_V_fu_827_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y1    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_1_reg_1571_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y1    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/r_V_fu_827_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y1    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_295/p_Val2_61_fu_1094_p2__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X3Y7    design_1_wrapper_i/design_1_i/hls_img_get_grads/img_get_grads_0/inst/get_grads_opr_U0/grp_pown_generic_float_s_fu_276/p_Val2_61_fu_1094_p2__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  design_1_wrapper_i/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y14  design_1_wrapper_i/design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y81  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y83  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y82  design_1_wrapper_i/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y2    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    design_1_wrapper_i/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_wrapper_i/design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CMOS_PIXCLK
  To Clock:  CMOS_PIXCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 16.111 - 10.309 ) 
    Source Clock Delay      (SCD):    6.687ns
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.864     6.687    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.419     7.106 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.348     7.454    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.683    16.111    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.860    16.971    
                         clock uncertainty           -0.035    16.936    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.580    16.356    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 16.111 - 10.309 ) 
    Source Clock Delay      (SCD):    6.687ns
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.864     6.687    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.419     7.106 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.348     7.454    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.683    16.111    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.860    16.971    
                         clock uncertainty           -0.035    16.936    
    SLICE_X106Y22        FDCE (Recov_fdce_C_CLR)     -0.580    16.356    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.309ns  (CMOS_PIXCLK rise@10.309ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.419ns (54.663%)  route 0.348ns (45.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 16.111 - 10.309 ) 
    Source Clock Delay      (SCD):    6.687ns
    Clock Pessimism Removal (CPR):    0.860ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.785     4.722    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.823 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.864     6.687    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.419     7.106 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.348     7.454    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDPE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                     10.309    10.309 r  
    G20                                               0.000    10.309 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000    10.309    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.804    11.113 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           3.224    14.337    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.428 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        1.683    16.111    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.860    16.971    
                         clock uncertainty           -0.035    16.936    
    SLICE_X106Y22        FDPE (Recov_fdpe_C_PRE)     -0.534    16.402    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         16.402    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  8.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.629     2.387    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.128     2.515 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     2.638    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.897     3.102    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.702     2.400    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.146     2.254    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.629     2.387    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.128     2.515 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     2.638    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.897     3.102    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.702     2.400    
    SLICE_X106Y22        FDCE (Remov_fdce_C_CLR)     -0.146     2.254    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock CMOS_PIXCLK  {rise@0.000ns fall@5.155ns period=10.309ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CMOS_PIXCLK rise@0.000ns - CMOS_PIXCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    2.387ns
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.566     1.732    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.758 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.629     2.387    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X106Y21        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDPE (Prop_fdpe_C_Q)         0.128     2.515 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124     2.638    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y22        FDPE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CMOS_PIXCLK rise edge)
                                                      0.000     0.000 r  
    G20                                               0.000     0.000 r  CMOS_PIXCLK (IN)
                         net (fo=0)                   0.000     0.000    CMOS_PIXCLK
    G20                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CMOS_PIXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.821     2.176    CMOS_PIXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.205 r  CMOS_PIXCLK_IBUF_BUFG_inst/O
                         net (fo=3407, routed)        0.897     3.102    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y22        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.702     2.400    
    SLICE_X106Y22        FDPE (Remov_fdpe_C_PRE)     -0.149     2.251    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.456ns (20.982%)  route 1.717ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.717     5.328    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y25        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.608    12.788    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y25        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]/C
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    12.458    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[1]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.456ns (20.982%)  route 1.717ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.717     5.328    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y25        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.608    12.788    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y25        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]/C
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    12.458    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.456ns (20.982%)  route 1.717ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.717     5.328    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y25        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.608    12.788    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y25        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]/C
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    12.458    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.456ns (20.982%)  route 1.717ns (79.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.788 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.717     5.328    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y25        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.608    12.788    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y25        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]/C
                         clock pessimism              0.230    13.017    
                         clock uncertainty           -0.154    12.863    
    SLICE_X103Y25        FDCE (Recov_fdce_C_CLR)     -0.405    12.458    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         12.458    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.826%)  route 1.381ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.381     4.992    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.610    12.790    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X103Y26        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.826%)  route 1.381ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.381     4.992    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.610    12.790    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X103Y26        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.826%)  route 1.381ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.381     4.992    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.610    12.790    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]/C
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X103Y26        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.456ns (24.826%)  route 1.381ns (75.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.381     4.992    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.610    12.790    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]/C
                         clock pessimism              0.230    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X103Y26        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.456ns (25.189%)  route 1.354ns (74.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 12.792 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.354     4.965    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y28        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.613    12.792    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y28        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/C
                         clock pessimism              0.230    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X103Y28        FDCE (Recov_fdce_C_CLR)     -0.405    12.463    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         12.463    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             7.626ns  (required time - arrival time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.456ns (27.152%)  route 1.223ns (72.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.861     3.155    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.456     3.611 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          1.223     4.834    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y27        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       1.611    12.790    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y27        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/C
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X103Y27        FDCE (Recov_fdce_C_CLR)     -0.405    12.461    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -4.834    
  -------------------------------------------------------------------
                         slack                                  7.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDPE (Prop_fdpe_C_Q)         0.128     1.092 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     1.269    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X108Y24        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.896     1.262    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X108Y24        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.286     0.977    
    SLICE_X108Y24        FDCE (Remov_fdce_C_CLR)     -0.121     0.856    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.905%)  route 0.177ns (58.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDPE (Prop_fdpe_C_Q)         0.128     1.092 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.177     1.269    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X108Y24        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.896     1.262    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X108Y24        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.286     0.977    
    SLICE_X108Y24        FDCE (Remov_fdce_C_CLR)     -0.121     0.856    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.537%)  route 0.243ns (65.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X106Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y24        FDPE (Prop_fdpe_C_Q)         0.128     1.092 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.243     1.334    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_rd_reg2
    SLICE_X107Y24        FDPE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.896     1.262    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.286     0.977    
    SLICE_X107Y24        FDPE (Remov_fdpe_C_PRE)     -0.149     0.828    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.988%)  route 0.564ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     1.669    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y27        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.871     1.237    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y27        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]/C
                         clock pessimism             -0.263     0.974    
    SLICE_X103Y27        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.988%)  route 0.564ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     1.669    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y27        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.871     1.237    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y27        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]/C
                         clock pessimism             -0.263     0.974    
    SLICE_X103Y27        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.988%)  route 0.564ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     1.669    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y27        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.871     1.237    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y27        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]/C
                         clock pessimism             -0.263     0.974    
    SLICE_X103Y27        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (19.988%)  route 0.564ns (80.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     1.669    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y27        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.871     1.237    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y27        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]/C
                         clock pessimism             -0.263     0.974    
    SLICE_X103Y27        FDCE (Remov_fdce_C_CLR)     -0.092     0.882    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.792%)  route 0.609ns (81.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.609     1.714    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y28        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.872     1.238    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y28        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]/C
                         clock pessimism             -0.263     0.975    
    SLICE_X103Y28        FDCE (Remov_fdce_C_CLR)     -0.092     0.883    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.318%)  route 0.629ns (81.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.629     1.733    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.869     1.235    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X103Y26        FDCE (Remov_fdce_C_CLR)     -0.092     0.880    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.318%)  route 0.629ns (81.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.628     0.964    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/m_aclk
    SLICE_X107Y24        FDPE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y24        FDPE (Prop_fdpe_C_Q)         0.141     1.105 f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=15, routed)          0.629     1.733    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/axis_rd_rst
    SLICE_X103Y26        FDCE                                         f  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_wrapper_i/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=30304, routed)       0.869     1.235    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/m_aclk
    SLICE_X103Y26        FDCE                                         r  data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]/C
                         clock pessimism             -0.263     0.972    
    SLICE_X103Y26        FDCE (Remov_fdce_C_CLR)     -0.092     0.880    data_conv_model_i/fifo_0_i/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.diff_pkt_cnt_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.854    





