-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/16/2020 17:07:00"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;

ENTITY 	ScientificCalc IS
    PORT (
	CLK : IN std_logic;
	A : INOUT std_logic_vector(6 DOWNTO 0);
	B : INOUT std_logic_vector(6 DOWNTO 0);
	SUM : OUT STD.STANDARD.integer range 0 TO 999999;
	SUM2 : OUT STD.STANDARD.integer range 0 TO 999999;
	MODE : IN STD.STANDARD.integer range 0 TO 15
	);
END ScientificCalc;

-- Design Ports Information
-- SUM[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[2]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[4]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[8]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[9]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[10]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[11]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[12]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[13]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[14]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[16]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[17]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[18]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM[19]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[0]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[3]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[5]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[8]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[10]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[13]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[14]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[15]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[16]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[17]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[18]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SUM2[19]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- A[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[1]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[3]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[4]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- B[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MODE[1]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MODE[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MODE[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MODE[3]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ScientificCalc IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_SUM : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_SUM2 : std_logic_vector(19 DOWNTO 0);
SIGNAL ww_MODE : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mult4~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult4~8_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult4~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult1~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult1~8_AY_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult3~8_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult3~8_AY_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mult3~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~12_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~12_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~12_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult2~405_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mult2~405_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~405_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mult2~405_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult2~405_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_BX_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult0~326_AX_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Mult0~326_AY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mult0~326_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \Mult4~22\ : std_logic;
SIGNAL \Mult4~23\ : std_logic;
SIGNAL \Mult4~24\ : std_logic;
SIGNAL \Mult4~25\ : std_logic;
SIGNAL \Mult4~26\ : std_logic;
SIGNAL \Mult4~27\ : std_logic;
SIGNAL \Mult4~28\ : std_logic;
SIGNAL \Mult4~29\ : std_logic;
SIGNAL \Mult4~30\ : std_logic;
SIGNAL \Mult4~31\ : std_logic;
SIGNAL \Mult4~32\ : std_logic;
SIGNAL \Mult4~33\ : std_logic;
SIGNAL \Mult4~34\ : std_logic;
SIGNAL \Mult4~35\ : std_logic;
SIGNAL \Mult4~36\ : std_logic;
SIGNAL \Mult4~37\ : std_logic;
SIGNAL \Mult4~38\ : std_logic;
SIGNAL \Mult4~39\ : std_logic;
SIGNAL \Mult4~40\ : std_logic;
SIGNAL \Mult4~41\ : std_logic;
SIGNAL \Mult4~42\ : std_logic;
SIGNAL \Mult4~43\ : std_logic;
SIGNAL \Mult4~44\ : std_logic;
SIGNAL \Mult4~45\ : std_logic;
SIGNAL \Mult4~46\ : std_logic;
SIGNAL \Mult4~47\ : std_logic;
SIGNAL \Mult4~48\ : std_logic;
SIGNAL \Mult4~49\ : std_logic;
SIGNAL \Mult4~50\ : std_logic;
SIGNAL \Mult4~51\ : std_logic;
SIGNAL \Mult4~52\ : std_logic;
SIGNAL \Mult4~53\ : std_logic;
SIGNAL \Mult4~54\ : std_logic;
SIGNAL \Mult4~55\ : std_logic;
SIGNAL \Mult4~56\ : std_logic;
SIGNAL \Mult4~57\ : std_logic;
SIGNAL \Mult4~58\ : std_logic;
SIGNAL \Mult4~59\ : std_logic;
SIGNAL \Mult4~60\ : std_logic;
SIGNAL \Mult4~61\ : std_logic;
SIGNAL \Mult4~62\ : std_logic;
SIGNAL \Mult4~63\ : std_logic;
SIGNAL \Mult4~64\ : std_logic;
SIGNAL \Mult4~65\ : std_logic;
SIGNAL \Mult4~66\ : std_logic;
SIGNAL \Mult4~67\ : std_logic;
SIGNAL \Mult4~68\ : std_logic;
SIGNAL \Mult4~69\ : std_logic;
SIGNAL \Mult4~70\ : std_logic;
SIGNAL \Mult4~71\ : std_logic;
SIGNAL \Mult1~22\ : std_logic;
SIGNAL \Mult1~23\ : std_logic;
SIGNAL \Mult1~24\ : std_logic;
SIGNAL \Mult1~25\ : std_logic;
SIGNAL \Mult1~26\ : std_logic;
SIGNAL \Mult1~27\ : std_logic;
SIGNAL \Mult1~28\ : std_logic;
SIGNAL \Mult1~29\ : std_logic;
SIGNAL \Mult1~30\ : std_logic;
SIGNAL \Mult1~31\ : std_logic;
SIGNAL \Mult1~32\ : std_logic;
SIGNAL \Mult1~33\ : std_logic;
SIGNAL \Mult1~34\ : std_logic;
SIGNAL \Mult1~35\ : std_logic;
SIGNAL \Mult1~36\ : std_logic;
SIGNAL \Mult1~37\ : std_logic;
SIGNAL \Mult1~38\ : std_logic;
SIGNAL \Mult1~39\ : std_logic;
SIGNAL \Mult1~40\ : std_logic;
SIGNAL \Mult1~41\ : std_logic;
SIGNAL \Mult1~42\ : std_logic;
SIGNAL \Mult1~43\ : std_logic;
SIGNAL \Mult1~44\ : std_logic;
SIGNAL \Mult1~45\ : std_logic;
SIGNAL \Mult1~46\ : std_logic;
SIGNAL \Mult1~47\ : std_logic;
SIGNAL \Mult1~48\ : std_logic;
SIGNAL \Mult1~49\ : std_logic;
SIGNAL \Mult1~50\ : std_logic;
SIGNAL \Mult1~51\ : std_logic;
SIGNAL \Mult1~52\ : std_logic;
SIGNAL \Mult1~53\ : std_logic;
SIGNAL \Mult1~54\ : std_logic;
SIGNAL \Mult1~55\ : std_logic;
SIGNAL \Mult1~56\ : std_logic;
SIGNAL \Mult1~57\ : std_logic;
SIGNAL \Mult1~58\ : std_logic;
SIGNAL \Mult1~59\ : std_logic;
SIGNAL \Mult1~60\ : std_logic;
SIGNAL \Mult1~61\ : std_logic;
SIGNAL \Mult1~62\ : std_logic;
SIGNAL \Mult1~63\ : std_logic;
SIGNAL \Mult1~64\ : std_logic;
SIGNAL \Mult1~65\ : std_logic;
SIGNAL \Mult1~66\ : std_logic;
SIGNAL \Mult1~67\ : std_logic;
SIGNAL \Mult1~68\ : std_logic;
SIGNAL \Mult1~69\ : std_logic;
SIGNAL \Mult1~70\ : std_logic;
SIGNAL \Mult1~71\ : std_logic;
SIGNAL \Mult3~27\ : std_logic;
SIGNAL \Mult3~28\ : std_logic;
SIGNAL \Mult3~29\ : std_logic;
SIGNAL \Mult3~30\ : std_logic;
SIGNAL \Mult3~31\ : std_logic;
SIGNAL \Mult3~32\ : std_logic;
SIGNAL \Mult3~33\ : std_logic;
SIGNAL \Mult3~34\ : std_logic;
SIGNAL \Mult3~35\ : std_logic;
SIGNAL \Mult3~36\ : std_logic;
SIGNAL \Mult3~37\ : std_logic;
SIGNAL \Mult3~38\ : std_logic;
SIGNAL \Mult3~39\ : std_logic;
SIGNAL \Mult3~40\ : std_logic;
SIGNAL \Mult3~41\ : std_logic;
SIGNAL \Mult3~42\ : std_logic;
SIGNAL \Mult3~43\ : std_logic;
SIGNAL \Mult3~44\ : std_logic;
SIGNAL \Mult3~45\ : std_logic;
SIGNAL \Mult3~46\ : std_logic;
SIGNAL \Mult3~47\ : std_logic;
SIGNAL \Mult3~48\ : std_logic;
SIGNAL \Mult3~49\ : std_logic;
SIGNAL \Mult3~50\ : std_logic;
SIGNAL \Mult3~51\ : std_logic;
SIGNAL \Mult3~52\ : std_logic;
SIGNAL \Mult3~53\ : std_logic;
SIGNAL \Mult3~54\ : std_logic;
SIGNAL \Mult3~55\ : std_logic;
SIGNAL \Mult3~56\ : std_logic;
SIGNAL \Mult3~57\ : std_logic;
SIGNAL \Mult3~58\ : std_logic;
SIGNAL \Mult3~59\ : std_logic;
SIGNAL \Mult3~60\ : std_logic;
SIGNAL \Mult3~61\ : std_logic;
SIGNAL \Mult3~62\ : std_logic;
SIGNAL \Mult3~63\ : std_logic;
SIGNAL \Mult3~64\ : std_logic;
SIGNAL \Mult3~65\ : std_logic;
SIGNAL \Mult3~66\ : std_logic;
SIGNAL \Mult3~67\ : std_logic;
SIGNAL \Mult3~68\ : std_logic;
SIGNAL \Mult3~69\ : std_logic;
SIGNAL \Mult3~70\ : std_logic;
SIGNAL \Mult3~71\ : std_logic;
SIGNAL \Mult2~44\ : std_logic;
SIGNAL \Mult2~45\ : std_logic;
SIGNAL \Mult2~46\ : std_logic;
SIGNAL \Mult2~47\ : std_logic;
SIGNAL \Mult2~48\ : std_logic;
SIGNAL \Mult2~49\ : std_logic;
SIGNAL \Mult2~50\ : std_logic;
SIGNAL \Mult2~51\ : std_logic;
SIGNAL \Mult2~52\ : std_logic;
SIGNAL \Mult2~53\ : std_logic;
SIGNAL \Mult2~54\ : std_logic;
SIGNAL \Mult2~55\ : std_logic;
SIGNAL \Mult2~56\ : std_logic;
SIGNAL \Mult2~57\ : std_logic;
SIGNAL \Mult2~58\ : std_logic;
SIGNAL \Mult2~59\ : std_logic;
SIGNAL \Mult2~60\ : std_logic;
SIGNAL \Mult2~61\ : std_logic;
SIGNAL \Mult2~62\ : std_logic;
SIGNAL \Mult2~63\ : std_logic;
SIGNAL \Mult2~64\ : std_logic;
SIGNAL \Mult2~65\ : std_logic;
SIGNAL \Mult2~66\ : std_logic;
SIGNAL \Mult2~67\ : std_logic;
SIGNAL \Mult2~68\ : std_logic;
SIGNAL \Mult2~69\ : std_logic;
SIGNAL \Mult2~70\ : std_logic;
SIGNAL \Mult2~71\ : std_logic;
SIGNAL \Mult2~72\ : std_logic;
SIGNAL \Mult2~73\ : std_logic;
SIGNAL \Mult2~74\ : std_logic;
SIGNAL \Mult2~75\ : std_logic;
SIGNAL \Mult2~419\ : std_logic;
SIGNAL \Mult2~420\ : std_logic;
SIGNAL \Mult2~421\ : std_logic;
SIGNAL \Mult2~422\ : std_logic;
SIGNAL \Mult2~423\ : std_logic;
SIGNAL \Mult2~424\ : std_logic;
SIGNAL \Mult2~425\ : std_logic;
SIGNAL \Mult2~426\ : std_logic;
SIGNAL \Mult2~427\ : std_logic;
SIGNAL \Mult2~428\ : std_logic;
SIGNAL \Mult2~429\ : std_logic;
SIGNAL \Mult2~430\ : std_logic;
SIGNAL \Mult2~431\ : std_logic;
SIGNAL \Mult2~432\ : std_logic;
SIGNAL \Mult2~433\ : std_logic;
SIGNAL \Mult2~434\ : std_logic;
SIGNAL \Mult2~435\ : std_logic;
SIGNAL \Mult2~436\ : std_logic;
SIGNAL \Mult2~437\ : std_logic;
SIGNAL \Mult2~438\ : std_logic;
SIGNAL \Mult2~439\ : std_logic;
SIGNAL \Mult2~440\ : std_logic;
SIGNAL \Mult2~441\ : std_logic;
SIGNAL \Mult2~442\ : std_logic;
SIGNAL \Mult2~443\ : std_logic;
SIGNAL \Mult2~444\ : std_logic;
SIGNAL \Mult2~445\ : std_logic;
SIGNAL \Mult2~446\ : std_logic;
SIGNAL \Mult2~447\ : std_logic;
SIGNAL \Mult2~448\ : std_logic;
SIGNAL \Mult2~449\ : std_logic;
SIGNAL \Mult2~450\ : std_logic;
SIGNAL \Mult2~451\ : std_logic;
SIGNAL \Mult2~452\ : std_logic;
SIGNAL \Mult2~453\ : std_logic;
SIGNAL \Mult2~454\ : std_logic;
SIGNAL \Mult2~455\ : std_logic;
SIGNAL \Mult2~456\ : std_logic;
SIGNAL \Mult2~457\ : std_logic;
SIGNAL \Mult2~458\ : std_logic;
SIGNAL \Mult2~459\ : std_logic;
SIGNAL \Mult2~460\ : std_logic;
SIGNAL \Mult2~461\ : std_logic;
SIGNAL \Mult2~462\ : std_logic;
SIGNAL \Mult2~463\ : std_logic;
SIGNAL \Mult2~464\ : std_logic;
SIGNAL \Mult2~465\ : std_logic;
SIGNAL \Mult2~466\ : std_logic;
SIGNAL \Mult2~467\ : std_logic;
SIGNAL \Mult2~468\ : std_logic;
SIGNAL \Mult0~671\ : std_logic;
SIGNAL \Mult0~672\ : std_logic;
SIGNAL \Mult0~673\ : std_logic;
SIGNAL \Mult0~674\ : std_logic;
SIGNAL \Mult0~675\ : std_logic;
SIGNAL \Mult0~676\ : std_logic;
SIGNAL \Mult0~677\ : std_logic;
SIGNAL \Mult0~678\ : std_logic;
SIGNAL \Mult0~679\ : std_logic;
SIGNAL \Mult0~680\ : std_logic;
SIGNAL \Mult0~8\ : std_logic;
SIGNAL \Mult0~9\ : std_logic;
SIGNAL \Mult0~10\ : std_logic;
SIGNAL \Mult0~11\ : std_logic;
SIGNAL \Mult0~12\ : std_logic;
SIGNAL \Mult0~13\ : std_logic;
SIGNAL \Mult0~14\ : std_logic;
SIGNAL \Mult0~15\ : std_logic;
SIGNAL \Mult0~16\ : std_logic;
SIGNAL \Mult0~17\ : std_logic;
SIGNAL \Mult0~18\ : std_logic;
SIGNAL \Mult0~19\ : std_logic;
SIGNAL \Mult0~20\ : std_logic;
SIGNAL \Mult0~21\ : std_logic;
SIGNAL \Mult0~22\ : std_logic;
SIGNAL \Mult0~23\ : std_logic;
SIGNAL \Mult0~24\ : std_logic;
SIGNAL \Mult0~25\ : std_logic;
SIGNAL \Mult0~26\ : std_logic;
SIGNAL \Mult0~27\ : std_logic;
SIGNAL \Mult0~28\ : std_logic;
SIGNAL \Mult0~29\ : std_logic;
SIGNAL \Mult0~30\ : std_logic;
SIGNAL \Mult0~31\ : std_logic;
SIGNAL \Mult0~32\ : std_logic;
SIGNAL \Mult0~33\ : std_logic;
SIGNAL \Mult0~34\ : std_logic;
SIGNAL \Mult0~35\ : std_logic;
SIGNAL \Mult0~36\ : std_logic;
SIGNAL \Mult0~37\ : std_logic;
SIGNAL \Mult0~38\ : std_logic;
SIGNAL \Mult0~39\ : std_logic;
SIGNAL \Mult0~40\ : std_logic;
SIGNAL \Mult0~41\ : std_logic;
SIGNAL \Mult0~42\ : std_logic;
SIGNAL \Mult0~43\ : std_logic;
SIGNAL \Mult0~44\ : std_logic;
SIGNAL \Mult0~45\ : std_logic;
SIGNAL \Mult0~46\ : std_logic;
SIGNAL \Mult0~47\ : std_logic;
SIGNAL \Mult0~48\ : std_logic;
SIGNAL \Mult0~352\ : std_logic;
SIGNAL \Mult0~353\ : std_logic;
SIGNAL \Mult0~354\ : std_logic;
SIGNAL \Mult0~355\ : std_logic;
SIGNAL \Mult0~356\ : std_logic;
SIGNAL \Mult0~357\ : std_logic;
SIGNAL \Mult0~358\ : std_logic;
SIGNAL \Mult0~359\ : std_logic;
SIGNAL \Mult0~360\ : std_logic;
SIGNAL \Mult0~361\ : std_logic;
SIGNAL \Mult0~362\ : std_logic;
SIGNAL \Mult0~363\ : std_logic;
SIGNAL \Mult0~364\ : std_logic;
SIGNAL \Mult0~365\ : std_logic;
SIGNAL \Mult0~366\ : std_logic;
SIGNAL \Mult0~367\ : std_logic;
SIGNAL \Mult0~368\ : std_logic;
SIGNAL \Mult0~369\ : std_logic;
SIGNAL \Mult0~370\ : std_logic;
SIGNAL \Mult0~371\ : std_logic;
SIGNAL \Mult0~372\ : std_logic;
SIGNAL \Mult0~373\ : std_logic;
SIGNAL \Mult0~374\ : std_logic;
SIGNAL \Mult0~375\ : std_logic;
SIGNAL \Mult0~376\ : std_logic;
SIGNAL \Mult0~377\ : std_logic;
SIGNAL \Mult0~378\ : std_logic;
SIGNAL \Mult0~379\ : std_logic;
SIGNAL \Mult0~380\ : std_logic;
SIGNAL \Mult0~381\ : std_logic;
SIGNAL \Mult0~382\ : std_logic;
SIGNAL \Mult0~383\ : std_logic;
SIGNAL \Mult0~384\ : std_logic;
SIGNAL \Mult0~385\ : std_logic;
SIGNAL \Mult0~386\ : std_logic;
SIGNAL \Mult0~387\ : std_logic;
SIGNAL \Mult0~388\ : std_logic;
SIGNAL \Mult0~389\ : std_logic;
SIGNAL \A[0]~input_o\ : std_logic;
SIGNAL \A[1]~input_o\ : std_logic;
SIGNAL \A[2]~input_o\ : std_logic;
SIGNAL \A[3]~input_o\ : std_logic;
SIGNAL \A[4]~input_o\ : std_logic;
SIGNAL \A[5]~input_o\ : std_logic;
SIGNAL \A[6]~input_o\ : std_logic;
SIGNAL \B[0]~input_o\ : std_logic;
SIGNAL \B[1]~input_o\ : std_logic;
SIGNAL \B[2]~input_o\ : std_logic;
SIGNAL \B[3]~input_o\ : std_logic;
SIGNAL \B[4]~input_o\ : std_logic;
SIGNAL \B[5]~input_o\ : std_logic;
SIGNAL \B[6]~input_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \MODE[3]~input_o\ : std_logic;
SIGNAL \MODE[2]~input_o\ : std_logic;
SIGNAL \MODE[1]~input_o\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[9]~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[10]~14_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[13]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[13]~11_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~9_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~7_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~5_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[37]~15_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~14_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~10_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \MODE[0]~input_o\ : std_logic;
SIGNAL \Celcius_to_Farenh[0]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[9]~9_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[10]~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~7_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~10_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Celcius_to_Reaumur[0]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[10]~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[9]~15_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~11_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[29]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[29]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~17_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~10_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~6_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \MS_to_KMH[0]~0_combout\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \Mux257~0_combout\ : std_logic;
SIGNAL \Mux257~1_combout\ : std_logic;
SIGNAL \Mux33~2_combout\ : std_logic;
SIGNAL \Mult4~8_resulta\ : std_logic;
SIGNAL \TEMPMUL[0]~0_combout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Mux93~0_combout\ : std_logic;
SIGNAL \Mux93~1_combout\ : std_logic;
SIGNAL \TEMPADD[0]~0_combout\ : std_logic;
SIGNAL \Mux33~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[0]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[8]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[8]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[7]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[15]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[14]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[29]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~34_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~30_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~18_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~14_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~10_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Debit[0]~0_combout\ : std_logic;
SIGNAL \Mult3~8_resulta\ : std_logic;
SIGNAL \Mux317~0_combout\ : std_logic;
SIGNAL \Mux317~1_combout\ : std_logic;
SIGNAL \Volt[0]~0_combout\ : std_logic;
SIGNAL \Distance[0]~0_combout\ : std_logic;
SIGNAL \Mux33~3_combout\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \Mux197~0_combout\ : std_logic;
SIGNAL \SqrtRoot[18]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \SqrtRoot[18]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~1_sumout\ : std_logic;
SIGNAL \Add5~2\ : std_logic;
SIGNAL \Add5~5_sumout\ : std_logic;
SIGNAL \Mux460~0_combout\ : std_logic;
SIGNAL \Add5~6\ : std_logic;
SIGNAL \Add5~9_sumout\ : std_logic;
SIGNAL \Add5~10\ : std_logic;
SIGNAL \Add5~13_sumout\ : std_logic;
SIGNAL \Mux458~0_combout\ : std_logic;
SIGNAL \Add5~14\ : std_logic;
SIGNAL \Add5~17_sumout\ : std_logic;
SIGNAL \Add5~18\ : std_logic;
SIGNAL \Add5~21_sumout\ : std_logic;
SIGNAL \Add5~22\ : std_logic;
SIGNAL \Add5~25_sumout\ : std_logic;
SIGNAL \Add5~26\ : std_logic;
SIGNAL \Add5~29_sumout\ : std_logic;
SIGNAL \Add5~30\ : std_logic;
SIGNAL \Add5~33_sumout\ : std_logic;
SIGNAL \Add5~34\ : std_logic;
SIGNAL \Add5~37_sumout\ : std_logic;
SIGNAL \Add5~38\ : std_logic;
SIGNAL \Add5~41_sumout\ : std_logic;
SIGNAL \Add5~42\ : std_logic;
SIGNAL \Add5~45_sumout\ : std_logic;
SIGNAL \Add5~46\ : std_logic;
SIGNAL \Add5~49_sumout\ : std_logic;
SIGNAL \Add5~50\ : std_logic;
SIGNAL \Add5~53_sumout\ : std_logic;
SIGNAL \Add5~54\ : std_logic;
SIGNAL \Add5~57_sumout\ : std_logic;
SIGNAL \Add5~58\ : std_logic;
SIGNAL \Add5~61_sumout\ : std_logic;
SIGNAL \Add5~62\ : std_logic;
SIGNAL \Add5~65_sumout\ : std_logic;
SIGNAL \Add5~66\ : std_logic;
SIGNAL \Add5~69_sumout\ : std_logic;
SIGNAL \Add5~70\ : std_logic;
SIGNAL \Add5~73_sumout\ : std_logic;
SIGNAL \SqrtRoot[18]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[19]~_Duplicate_2feeder_combout\ : std_logic;
SIGNAL \SqrtRoot[19]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~74\ : std_logic;
SIGNAL \Add5~77_sumout\ : std_logic;
SIGNAL \SqrtRoot[19]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[20]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~78\ : std_logic;
SIGNAL \Add5~81_sumout\ : std_logic;
SIGNAL \SqrtRoot[20]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[21]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~82\ : std_logic;
SIGNAL \Add5~85_sumout\ : std_logic;
SIGNAL \SqrtRoot[21]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[22]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~86\ : std_logic;
SIGNAL \Add5~89_sumout\ : std_logic;
SIGNAL \SqrtRoot[22]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[23]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~90\ : std_logic;
SIGNAL \Add5~93_sumout\ : std_logic;
SIGNAL \SqrtRoot[23]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[24]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~94\ : std_logic;
SIGNAL \Add5~97_sumout\ : std_logic;
SIGNAL \SqrtRoot[24]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[25]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~98\ : std_logic;
SIGNAL \Add5~101_sumout\ : std_logic;
SIGNAL \SqrtRoot[25]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[26]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~102\ : std_logic;
SIGNAL \Add5~105_sumout\ : std_logic;
SIGNAL \SqrtRoot[26]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[27]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~106\ : std_logic;
SIGNAL \Add5~109_sumout\ : std_logic;
SIGNAL \SqrtRoot[27]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[28]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~110\ : std_logic;
SIGNAL \Add5~113_sumout\ : std_logic;
SIGNAL \SqrtRoot[28]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[29]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~114\ : std_logic;
SIGNAL \Add5~117_sumout\ : std_logic;
SIGNAL \SqrtRoot[29]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[30]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~118\ : std_logic;
SIGNAL \Add5~121_sumout\ : std_logic;
SIGNAL \SqrtRoot[30]~SCLR_LUT_combout\ : std_logic;
SIGNAL \SqrtRoot[31]~_Duplicate_2_q\ : std_logic;
SIGNAL \Add5~122\ : std_logic;
SIGNAL \Add5~125_sumout\ : std_logic;
SIGNAL \SqrtRoot[31]~SCLR_LUT_combout\ : std_logic;
SIGNAL \Mult2~418\ : std_logic;
SIGNAL \Mult2~43\ : std_logic;
SIGNAL \Mult2~42\ : std_logic;
SIGNAL \Mult2~417\ : std_logic;
SIGNAL \Mult2~41\ : std_logic;
SIGNAL \Mult2~416\ : std_logic;
SIGNAL \Mult2~415\ : std_logic;
SIGNAL \Mult2~40\ : std_logic;
SIGNAL \Mult2~39\ : std_logic;
SIGNAL \Mult2~414\ : std_logic;
SIGNAL \Mult2~38\ : std_logic;
SIGNAL \Mult2~413\ : std_logic;
SIGNAL \Mult2~412\ : std_logic;
SIGNAL \Mult2~37\ : std_logic;
SIGNAL \Mult2~411\ : std_logic;
SIGNAL \Mult2~36\ : std_logic;
SIGNAL \Mult2~410\ : std_logic;
SIGNAL \Mult2~35\ : std_logic;
SIGNAL \Mult2~409\ : std_logic;
SIGNAL \Mult2~34\ : std_logic;
SIGNAL \Mult2~33\ : std_logic;
SIGNAL \Mult2~408\ : std_logic;
SIGNAL \Mult2~407\ : std_logic;
SIGNAL \Mult2~32\ : std_logic;
SIGNAL \Mult2~406\ : std_logic;
SIGNAL \Mult2~31\ : std_logic;
SIGNAL \Mult2~30\ : std_logic;
SIGNAL \Mult2~405_resulta\ : std_logic;
SIGNAL \Mult2~363\ : std_logic;
SIGNAL \Mult2~359\ : std_logic;
SIGNAL \Mult2~355\ : std_logic;
SIGNAL \Mult2~351\ : std_logic;
SIGNAL \Mult2~347\ : std_logic;
SIGNAL \Mult2~371\ : std_logic;
SIGNAL \Mult2~395\ : std_logic;
SIGNAL \Mult2~391\ : std_logic;
SIGNAL \Mult2~387\ : std_logic;
SIGNAL \Mult2~367\ : std_logic;
SIGNAL \Mult2~383\ : std_logic;
SIGNAL \Mult2~379\ : std_logic;
SIGNAL \Mult2~375\ : std_logic;
SIGNAL \Mult2~1_sumout\ : std_logic;
SIGNAL \Mux134~0_combout\ : std_logic;
SIGNAL \TEMPROOT[0]~0_combout\ : std_logic;
SIGNAL \Mult2~366_sumout\ : std_logic;
SIGNAL \Mult2~17\ : std_logic;
SIGNAL \Mult2~12_resulta\ : std_logic;
SIGNAL \Mux165~0_combout\ : std_logic;
SIGNAL \Mult2~370_sumout\ : std_logic;
SIGNAL \Mult2~16\ : std_logic;
SIGNAL \Mult2~18\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Mult2~382_sumout\ : std_logic;
SIGNAL \Mult2~386_sumout\ : std_logic;
SIGNAL \Mult2~374_sumout\ : std_logic;
SIGNAL \Mult2~378_sumout\ : std_logic;
SIGNAL \Mult2~390_sumout\ : std_logic;
SIGNAL \Mult2~394_sumout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Mult2~25\ : std_logic;
SIGNAL \Mult2~27\ : std_logic;
SIGNAL \TEMPROOT[15]~feeder_combout\ : std_logic;
SIGNAL \Mult2~28\ : std_logic;
SIGNAL \Mult2~26\ : std_logic;
SIGNAL \Mult2~23\ : std_logic;
SIGNAL \Mult2~24\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Mult2~358_sumout\ : std_logic;
SIGNAL \Mult2~350_sumout\ : std_logic;
SIGNAL \Mult2~362_sumout\ : std_logic;
SIGNAL \Mult2~354_sumout\ : std_logic;
SIGNAL \Mult2~29\ : std_logic;
SIGNAL \Mult2~346_sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Mult2~15\ : std_logic;
SIGNAL \Mult2~22\ : std_logic;
SIGNAL \TEMPROOT[10]~feeder_combout\ : std_logic;
SIGNAL \Mult2~19\ : std_logic;
SIGNAL \TEMPROOT[7]~feeder_combout\ : std_logic;
SIGNAL \Mult2~20\ : std_logic;
SIGNAL \Mult2~13\ : std_logic;
SIGNAL \TEMPROOT[1]~feeder_combout\ : std_logic;
SIGNAL \Mult2~14\ : std_logic;
SIGNAL \Mult2~21\ : std_logic;
SIGNAL \TEMPROOT[9]~feeder_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \SqrtRoot[1]~0_combout\ : std_logic;
SIGNAL \Mult1~8_resulta\ : std_logic;
SIGNAL \TEMPPOW[0]~0_combout\ : std_logic;
SIGNAL \Mux409~0_combout\ : std_logic;
SIGNAL \Mux429~0_combout\ : std_logic;
SIGNAL \TEMPDIV[0]~0_combout\ : std_logic;
SIGNAL \Mux33~1_combout\ : std_logic;
SIGNAL \Mux33~4_combout\ : std_logic;
SIGNAL \SUM[1]~0_combout\ : std_logic;
SIGNAL \SUM[0]~reg0_q\ : std_logic;
SIGNAL \Add4~2\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Mux196~0_combout\ : std_logic;
SIGNAL \Mux132~0_combout\ : std_logic;
SIGNAL \Mult1~9\ : std_logic;
SIGNAL \Mux216~0_combout\ : std_logic;
SIGNAL \TEMPPOW[0]~1_combout\ : std_logic;
SIGNAL \TEMPDIV[0]~1_combout\ : std_logic;
SIGNAL \Mux32~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \Celcius_to_Reaumur[5]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~1_wirecell_combout\ : std_logic;
SIGNAL \Celcius_to_Farenh[2]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\ : std_logic;
SIGNAL \MS_to_KMH[5]~1_combout\ : std_logic;
SIGNAL \Add6~2\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \Mux32~2_combout\ : std_logic;
SIGNAL \Mult4~9\ : std_logic;
SIGNAL \TEMPMUL[1]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \TEMPMUL[6]~1_combout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Mux32~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \Debit[4]~1_combout\ : std_logic;
SIGNAL \Mult3~9\ : std_logic;
SIGNAL \Distance[1]~feeder_combout\ : std_logic;
SIGNAL \Distance[2]~1_combout\ : std_logic;
SIGNAL \Volt[2]~1_combout\ : std_logic;
SIGNAL \Mux32~3_combout\ : std_logic;
SIGNAL \Mux32~4_combout\ : std_logic;
SIGNAL \SUM[1]~reg0_q\ : std_logic;
SIGNAL \Mux131~0_combout\ : std_logic;
SIGNAL \Mult1~10\ : std_logic;
SIGNAL \Mux215~0_combout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \Mux31~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~1_wirecell_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_12~1_wirecell_combout\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \Mux31~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1_wirecell_combout\ : std_logic;
SIGNAL \Mult4~10\ : std_logic;
SIGNAL \Mult3~10\ : std_logic;
SIGNAL \Hour_to_Second[2]~feeder_combout\ : std_logic;
SIGNAL \Mux31~3_combout\ : std_logic;
SIGNAL \TEMPMUL[2]~feeder_combout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Mux31~0_combout\ : std_logic;
SIGNAL \Mux31~4_combout\ : std_logic;
SIGNAL \SUM[2]~reg0_q\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \Mux194~0_combout\ : std_logic;
SIGNAL \Mux130~0_combout\ : std_logic;
SIGNAL \Mult1~11\ : std_logic;
SIGNAL \Mux214~0_combout\ : std_logic;
SIGNAL \Mux30~1_combout\ : std_logic;
SIGNAL \Mult4~11\ : std_logic;
SIGNAL \Distance[3]~feeder_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~11\ : std_logic;
SIGNAL \Mux30~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~1_wirecell_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \Mux30~2_combout\ : std_logic;
SIGNAL \TEMPMUL[3]~feeder_combout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Mux30~0_combout\ : std_logic;
SIGNAL \Mux30~4_combout\ : std_logic;
SIGNAL \SUM[3]~reg0_q\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \Mux29~2_combout\ : std_logic;
SIGNAL \Mux129~0_combout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \Mult1~12\ : std_logic;
SIGNAL \Mux213~0_combout\ : std_logic;
SIGNAL \Mux29~1_combout\ : std_logic;
SIGNAL \Mult4~12\ : std_logic;
SIGNAL \TEMPMUL[4]~feeder_combout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Mux29~0_combout\ : std_logic;
SIGNAL \Mult3~12\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_wirecell_combout\ : std_logic;
SIGNAL \Mux29~3_combout\ : std_logic;
SIGNAL \Mux29~4_combout\ : std_logic;
SIGNAL \SUM[4]~reg0_q\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1_wirecell_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~1_wirecell_combout\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \Mux28~2_combout\ : std_logic;
SIGNAL \Mult4~13\ : std_logic;
SIGNAL \TEMPMUL[5]~feeder_combout\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Mux28~0_combout\ : std_logic;
SIGNAL \Mux128~0_combout\ : std_logic;
SIGNAL \Add4~18\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \Mult1~13\ : std_logic;
SIGNAL \Mux212~0_combout\ : std_logic;
SIGNAL \Mux28~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~13\ : std_logic;
SIGNAL \Mux28~3_combout\ : std_logic;
SIGNAL \Mux28~4_combout\ : std_logic;
SIGNAL \SUM[5]~reg0_q\ : std_logic;
SIGNAL \Add6~22\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~1_wirecell_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \Mux27~2_combout\ : std_logic;
SIGNAL \Mux127~0_combout\ : std_logic;
SIGNAL \Mult1~14\ : std_logic;
SIGNAL \Mux211~0_combout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \Mux27~1_combout\ : std_logic;
SIGNAL \Mult4~14\ : std_logic;
SIGNAL \TEMPMUL[6]~feeder_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Mux27~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~14\ : std_logic;
SIGNAL \Hour_to_Second[6]~feeder_combout\ : std_logic;
SIGNAL \Mux27~3_combout\ : std_logic;
SIGNAL \Mux27~4_combout\ : std_logic;
SIGNAL \SUM[6]~reg0_q\ : std_logic;
SIGNAL \Mult4~15\ : std_logic;
SIGNAL \TEMPMUL[7]~feeder_combout\ : std_logic;
SIGNAL \Add8~1_combout\ : std_logic;
SIGNAL \Mux330~0_combout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \process_0~0_combout\ : std_logic;
SIGNAL \Mux26~3_combout\ : std_logic;
SIGNAL \Mult3~15\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\ : std_logic;
SIGNAL \Mux26~0_combout\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~29_sumout\ : std_logic;
SIGNAL \Mux26~2_combout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Mult1~15\ : std_logic;
SIGNAL \Mux210~0_combout\ : std_logic;
SIGNAL \Mux26~1_combout\ : std_logic;
SIGNAL \Mux26~4_combout\ : std_logic;
SIGNAL \SUM[7]~reg0_q\ : std_logic;
SIGNAL \Mult4~16\ : std_logic;
SIGNAL \Mux329~0_combout\ : std_logic;
SIGNAL \Mux25~1_combout\ : std_logic;
SIGNAL \Mult1~16\ : std_logic;
SIGNAL \Mux209~0_combout\ : std_logic;
SIGNAL \Mux25~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~16\ : std_logic;
SIGNAL \Mux309~0_combout\ : std_logic;
SIGNAL \Mux25~0_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Add4~30\ : std_logic;
SIGNAL \Add4~33_sumout\ : std_logic;
SIGNAL \process_0~1_combout\ : std_logic;
SIGNAL \TEMPMUL[8]~feeder_combout\ : std_logic;
SIGNAL \Mux25~3_combout\ : std_logic;
SIGNAL \Mux25~4_combout\ : std_logic;
SIGNAL \SUM[8]~reg0_q\ : std_logic;
SIGNAL \Mult1~17\ : std_logic;
SIGNAL \Mux208~0_combout\ : std_logic;
SIGNAL \Add4~34\ : std_logic;
SIGNAL \Add4~37_sumout\ : std_logic;
SIGNAL \Add8~3_combout\ : std_logic;
SIGNAL \Mult4~17\ : std_logic;
SIGNAL \Mux328~0_combout\ : std_logic;
SIGNAL \TEMPMUL[9]~feeder_combout\ : std_logic;
SIGNAL \Mux24~0_combout\ : std_logic;
SIGNAL \Mux24~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\ : std_logic;
SIGNAL \Mult3~17\ : std_logic;
SIGNAL \Mux24~2_combout\ : std_logic;
SIGNAL \SUM[9]~reg0_q\ : std_logic;
SIGNAL \Add4~38\ : std_logic;
SIGNAL \Add4~41_sumout\ : std_logic;
SIGNAL \Mult4~18\ : std_logic;
SIGNAL \Mux327~0_combout\ : std_logic;
SIGNAL \TEMPMUL[10]~feeder_combout\ : std_logic;
SIGNAL \Mux23~0_combout\ : std_logic;
SIGNAL \Mult1~18\ : std_logic;
SIGNAL \Mux207~0_combout\ : std_logic;
SIGNAL \Mux23~1_combout\ : std_logic;
SIGNAL \Mult3~18\ : std_logic;
SIGNAL \Mux23~2_combout\ : std_logic;
SIGNAL \SUM[10]~reg0_q\ : std_logic;
SIGNAL \Add4~42\ : std_logic;
SIGNAL \Add4~45_sumout\ : std_logic;
SIGNAL \Mult4~19\ : std_logic;
SIGNAL \Mux326~0_combout\ : std_logic;
SIGNAL \TEMPMUL[11]~feeder_combout\ : std_logic;
SIGNAL \Mux22~0_combout\ : std_logic;
SIGNAL \Mult1~19\ : std_logic;
SIGNAL \Mux206~0_combout\ : std_logic;
SIGNAL \Mux22~1_combout\ : std_logic;
SIGNAL \Mult3~19\ : std_logic;
SIGNAL \Mux22~2_combout\ : std_logic;
SIGNAL \SUM[11]~reg0_q\ : std_logic;
SIGNAL \Mult3~20\ : std_logic;
SIGNAL \Hour_to_Second[12]~feeder_combout\ : std_logic;
SIGNAL \SUM[13]~1_combout\ : std_logic;
SIGNAL \Mult4~20\ : std_logic;
SIGNAL \Mux325~0_combout\ : std_logic;
SIGNAL \Mux21~0_combout\ : std_logic;
SIGNAL \Add4~46\ : std_logic;
SIGNAL \Add4~49_sumout\ : std_logic;
SIGNAL \TEMPMUL[12]~feeder_combout\ : std_logic;
SIGNAL \Mux21~2_combout\ : std_logic;
SIGNAL \Mult1~20\ : std_logic;
SIGNAL \Mux205~0_combout\ : std_logic;
SIGNAL \Mux21~1_combout\ : std_logic;
SIGNAL \Mux21~3_combout\ : std_logic;
SIGNAL \SUM[12]~reg0_q\ : std_logic;
SIGNAL \Mult3~21\ : std_logic;
SIGNAL \Hour_to_Second[13]~feeder_combout\ : std_logic;
SIGNAL \Mult4~21\ : std_logic;
SIGNAL \Mux324~0_combout\ : std_logic;
SIGNAL \Mux20~0_combout\ : std_logic;
SIGNAL \Add4~50\ : std_logic;
SIGNAL \Add4~53_sumout\ : std_logic;
SIGNAL \TEMPMUL[13]~feeder_combout\ : std_logic;
SIGNAL \Mux20~2_combout\ : std_logic;
SIGNAL \Mult1~21\ : std_logic;
SIGNAL \Mux204~0_combout\ : std_logic;
SIGNAL \Mux20~1_combout\ : std_logic;
SIGNAL \Mux20~3_combout\ : std_logic;
SIGNAL \SUM[13]~reg0_q\ : std_logic;
SIGNAL \SUM[19]~3_combout\ : std_logic;
SIGNAL \SUM[1]~2_combout\ : std_logic;
SIGNAL \Mux19~0_combout\ : std_logic;
SIGNAL \Add4~54\ : std_logic;
SIGNAL \Add4~57_sumout\ : std_logic;
SIGNAL \Mult3~22\ : std_logic;
SIGNAL \Mux19~1_combout\ : std_logic;
SIGNAL \SUM[14]~reg0_q\ : std_logic;
SIGNAL \Add4~58\ : std_logic;
SIGNAL \Add4~61_sumout\ : std_logic;
SIGNAL \Mult3~23\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \SUM[15]~reg0_q\ : std_logic;
SIGNAL \Mult3~24\ : std_logic;
SIGNAL \Hour_to_Second[16]~feeder_combout\ : std_logic;
SIGNAL \Add4~62\ : std_logic;
SIGNAL \Add4~65_sumout\ : std_logic;
SIGNAL \Mux17~0_combout\ : std_logic;
SIGNAL \SUM[16]~reg0_q\ : std_logic;
SIGNAL \Add4~66\ : std_logic;
SIGNAL \Add4~69_sumout\ : std_logic;
SIGNAL \Mult3~25\ : std_logic;
SIGNAL \Mux16~0_combout\ : std_logic;
SIGNAL \SUM[17]~reg0_q\ : std_logic;
SIGNAL \Add4~70\ : std_logic;
SIGNAL \Add4~73_sumout\ : std_logic;
SIGNAL \Mult3~26\ : std_logic;
SIGNAL \Hour_to_Second[18]~feeder_combout\ : std_logic;
SIGNAL \Mux15~0_combout\ : std_logic;
SIGNAL \SUM[18]~reg0_q\ : std_logic;
SIGNAL \Add4~74\ : std_logic;
SIGNAL \Add4~77_sumout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \SUM[19]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[0]~_wirecell_combout\ : std_logic;
SIGNAL \Pecahan_bulat[31]~feeder_combout\ : std_logic;
SIGNAL \Mult0~344\ : std_logic;
SIGNAL \Mult0~345\ : std_logic;
SIGNAL \Mult0~346\ : std_logic;
SIGNAL \Mult0~347\ : std_logic;
SIGNAL \Mult0~348\ : std_logic;
SIGNAL \Mult0~349\ : std_logic;
SIGNAL \Mult0~350\ : std_logic;
SIGNAL \Mult0~351\ : std_logic;
SIGNAL \Mult0~670\ : std_logic;
SIGNAL \Mult0~669\ : std_logic;
SIGNAL \Mult0~668\ : std_logic;
SIGNAL \Mult0~667\ : std_logic;
SIGNAL \Mult0~666\ : std_logic;
SIGNAL \Mult0~665\ : std_logic;
SIGNAL \Mult0~664\ : std_logic;
SIGNAL \Mult0~663\ : std_logic;
SIGNAL \Mult0~662\ : std_logic;
SIGNAL \Mult0~661\ : std_logic;
SIGNAL \Mult0~660\ : std_logic;
SIGNAL \Mult0~659\ : std_logic;
SIGNAL \Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \Mult0~343\ : std_logic;
SIGNAL \Mult0~342\ : std_logic;
SIGNAL \Mult0~341\ : std_logic;
SIGNAL \Mult0~340\ : std_logic;
SIGNAL \Mult0~339\ : std_logic;
SIGNAL \Mult0~338\ : std_logic;
SIGNAL \Mult0~337\ : std_logic;
SIGNAL \Mult0~336\ : std_logic;
SIGNAL \Mult0~335\ : std_logic;
SIGNAL \Mult0~334\ : std_logic;
SIGNAL \Mult0~333\ : std_logic;
SIGNAL \Mult0~332\ : std_logic;
SIGNAL \Mult0~331\ : std_logic;
SIGNAL \Mult0~330\ : std_logic;
SIGNAL \Mult0~329\ : std_logic;
SIGNAL \Mult0~328\ : std_logic;
SIGNAL \Mult0~327\ : std_logic;
SIGNAL \Mult0~326_resulta\ : std_logic;
SIGNAL \Add2~126\ : std_logic;
SIGNAL \Add2~122\ : std_logic;
SIGNAL \Add2~118\ : std_logic;
SIGNAL \Add2~114\ : std_logic;
SIGNAL \Add2~110\ : std_logic;
SIGNAL \Add2~106\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~38\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~42\ : std_logic;
SIGNAL \Add2~46\ : std_logic;
SIGNAL \Add2~50\ : std_logic;
SIGNAL \Add2~54\ : std_logic;
SIGNAL \Add2~58\ : std_logic;
SIGNAL \Add2~62\ : std_logic;
SIGNAL \Add2~66\ : std_logic;
SIGNAL \Add2~70\ : std_logic;
SIGNAL \Add2~74\ : std_logic;
SIGNAL \Add2~78\ : std_logic;
SIGNAL \Add2~82\ : std_logic;
SIGNAL \Add2~86\ : std_logic;
SIGNAL \Add2~90\ : std_logic;
SIGNAL \Add2~94\ : std_logic;
SIGNAL \Add2~98\ : std_logic;
SIGNAL \Add2~102\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~10\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~101_sumout\ : std_logic;
SIGNAL \Add2~97_sumout\ : std_logic;
SIGNAL \Add2~93_sumout\ : std_logic;
SIGNAL \Add2~89_sumout\ : std_logic;
SIGNAL \Add2~85_sumout\ : std_logic;
SIGNAL \Add2~81_sumout\ : std_logic;
SIGNAL \Add2~77_sumout\ : std_logic;
SIGNAL \Add2~73_sumout\ : std_logic;
SIGNAL \Add2~69_sumout\ : std_logic;
SIGNAL \Add2~65_sumout\ : std_logic;
SIGNAL \Add2~61_sumout\ : std_logic;
SIGNAL \Add2~57_sumout\ : std_logic;
SIGNAL \Add2~53_sumout\ : std_logic;
SIGNAL \Add2~49_sumout\ : std_logic;
SIGNAL \Add2~45_sumout\ : std_logic;
SIGNAL \Add2~41_sumout\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~37_sumout\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~105_sumout\ : std_logic;
SIGNAL \Add2~109_sumout\ : std_logic;
SIGNAL \Add2~113_sumout\ : std_logic;
SIGNAL \Add2~117_sumout\ : std_logic;
SIGNAL \Add2~121_sumout\ : std_logic;
SIGNAL \Add3~114\ : std_logic;
SIGNAL \Add3~110\ : std_logic;
SIGNAL \Add3~106\ : std_logic;
SIGNAL \Add3~102\ : std_logic;
SIGNAL \Add3~98\ : std_logic;
SIGNAL \Add3~18\ : std_logic;
SIGNAL \Add3~22\ : std_logic;
SIGNAL \Add3~26\ : std_logic;
SIGNAL \Add3~30\ : std_logic;
SIGNAL \Add3~34\ : std_logic;
SIGNAL \Add3~38\ : std_logic;
SIGNAL \Add3~42\ : std_logic;
SIGNAL \Add3~46\ : std_logic;
SIGNAL \Add3~50\ : std_logic;
SIGNAL \Add3~54\ : std_logic;
SIGNAL \Add3~58\ : std_logic;
SIGNAL \Add3~62\ : std_logic;
SIGNAL \Add3~66\ : std_logic;
SIGNAL \Add3~70\ : std_logic;
SIGNAL \Add3~74\ : std_logic;
SIGNAL \Add3~78\ : std_logic;
SIGNAL \Add3~82\ : std_logic;
SIGNAL \Add3~86\ : std_logic;
SIGNAL \Add3~90\ : std_logic;
SIGNAL \Add3~94\ : std_logic;
SIGNAL \Add3~14\ : std_logic;
SIGNAL \Add3~10\ : std_logic;
SIGNAL \Add3~6\ : std_logic;
SIGNAL \Add3~1_sumout\ : std_logic;
SIGNAL \Add3~5_sumout\ : std_logic;
SIGNAL \Add3~9_sumout\ : std_logic;
SIGNAL \Add3~13_sumout\ : std_logic;
SIGNAL \Add3~93_sumout\ : std_logic;
SIGNAL \Add3~89_sumout\ : std_logic;
SIGNAL \Add3~85_sumout\ : std_logic;
SIGNAL \Add3~81_sumout\ : std_logic;
SIGNAL \Add3~77_sumout\ : std_logic;
SIGNAL \Add3~73_sumout\ : std_logic;
SIGNAL \Add3~69_sumout\ : std_logic;
SIGNAL \Add3~65_sumout\ : std_logic;
SIGNAL \Add3~61_sumout\ : std_logic;
SIGNAL \Add3~57_sumout\ : std_logic;
SIGNAL \Add3~53_sumout\ : std_logic;
SIGNAL \Add3~49_sumout\ : std_logic;
SIGNAL \Add3~45_sumout\ : std_logic;
SIGNAL \Add3~41_sumout\ : std_logic;
SIGNAL \Add3~37_sumout\ : std_logic;
SIGNAL \Add3~33_sumout\ : std_logic;
SIGNAL \Add3~29_sumout\ : std_logic;
SIGNAL \Add3~25_sumout\ : std_logic;
SIGNAL \Add3~21_sumout\ : std_logic;
SIGNAL \Add3~17_sumout\ : std_logic;
SIGNAL \Add3~97_sumout\ : std_logic;
SIGNAL \Add3~101_sumout\ : std_logic;
SIGNAL \Add3~105_sumout\ : std_logic;
SIGNAL \Add3~109_sumout\ : std_logic;
SIGNAL \Add3~113_sumout\ : std_logic;
SIGNAL \Add2~125_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~126\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~122\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~118\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~114\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~110\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~106\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~86\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~82\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~90\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~94\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~98\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[0]~268_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[10]~269_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[10]~267_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~270_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[9]~257_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[19]~258_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_24~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~14_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~266_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~271_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~259_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~249_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~239_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_27~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~18_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~272_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~260_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~250_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~240_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_28~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~256_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~261_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~251_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~238_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[47]~241_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_29~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~265_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~273_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~255_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~264_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~274_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[59]~262_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~247_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~252_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~242_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~214_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_30~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~30_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[69]~263_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[68]~253_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~237_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[67]~243_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[66]~215_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[65]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_31~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~34_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~30_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[77]~244_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[76]~216_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[75]~205_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[74]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[73]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[72]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~246_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_32~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[78]~254_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~34_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[87]~236_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[87]~245_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[86]~217_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[85]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~178_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[83]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[82]~170_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[96]~218_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[95]~207_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[94]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[93]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[92]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[91]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[90]~147_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[105]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[104]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[103]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[103]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[102]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~156_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[101]~160_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[100]~148_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[99]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[114]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[113]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[112]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[112]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[111]~161_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~145_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[110]~149_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[109]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[108]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[123]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[123]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[122]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[121]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[121]~162_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[120]~150_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[119]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[119]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[118]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[117]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[132]~165_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[132]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[131]~163_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[130]~144_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[130]~151_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[128]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[128]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[127]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[126]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[126]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[141]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[141]~164_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[140]~152_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[139]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[139]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[138]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[137]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[137]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[136]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[135]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[135]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[159]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[150]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[150]~153_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[149]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[148]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[148]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[147]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[146]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[146]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[145]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[144]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[144]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[159]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[158]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[157]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[157]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[156]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[155]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[155]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[154]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[153]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[153]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[168]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[168]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[167]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[166]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[166]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[165]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[164]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[164]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[163]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[162]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[162]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[186]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[177]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[177]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[176]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[175]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[175]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[174]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[173]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[173]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[172]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[171]~47_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[171]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[186]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[185]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[184]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[184]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[183]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[182]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[182]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[181]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[180]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[180]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[195]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[195]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[194]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[193]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[193]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[192]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[191]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[191]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[190]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[189]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_16~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[202]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[202]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[201]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[200]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[200]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[198]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[198]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[204]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[204]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[203]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_17~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[222]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[213]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[213]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[212]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[211]~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[211]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[210]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[209]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[209]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[207]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_18~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[222]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[221]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[220]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[220]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[218]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[218]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[216]~221_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[216]~222_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_19~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[240]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[231]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[231]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[230]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[229]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[228]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[227]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[226]~223_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[225]~230_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[225]~231_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[240]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[238]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[236]~220_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[236]~224_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[235]~232_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[234]~276_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[234]~277_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[249]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[247]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[247]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[246]~225_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[245]~229_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[245]~233_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[244]~278_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[243]~282_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[243]~283_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_22~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[267]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[258]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[258]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[256]~219_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[256]~226_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[255]~234_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[254]~275_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[254]~279_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[253]~284_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[252]~286_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[252]~287_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_23~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[267]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[266]~227_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[265]~228_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[265]~235_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[264]~280_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[263]~281_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[263]~285_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[262]~288_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[261]~289_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[261]~290_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_25~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~42_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~38_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~34_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~30_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~26_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~22_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~18_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~14_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~10_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~6_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_26~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \Mux429~1_combout\ : std_logic;
SIGNAL \Pecahan_koma[0]~_wirecell_combout\ : std_logic;
SIGNAL \SUM2[3]~0_combout\ : std_logic;
SIGNAL \SUM2[0]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[1]~_wirecell_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[1]~0_combout\ : std_logic;
SIGNAL \SUM2[1]~reg0_q\ : std_logic;
SIGNAL \SUM2[2]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[2]~1_combout\ : std_logic;
SIGNAL \SUM2[2]~reg0_q\ : std_logic;
SIGNAL \TEMPROOT2[3]~_wirecell_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \SUM2[3]~reg0_q\ : std_logic;
SIGNAL \SUM2[4]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[4]~3_combout\ : std_logic;
SIGNAL \SUM2[4]~reg0_q\ : std_logic;
SIGNAL \SUM2[5]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[5]~4_combout\ : std_logic;
SIGNAL \SUM2[5]~reg0_q\ : std_logic;
SIGNAL \SUM2[6]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[6]~5_combout\ : std_logic;
SIGNAL \SUM2[6]~reg0_q\ : std_logic;
SIGNAL \SUM2[7]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[7]~6_combout\ : std_logic;
SIGNAL \SUM2[7]~reg0_q\ : std_logic;
SIGNAL \SUM2[8]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~30\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[8]~7_combout\ : std_logic;
SIGNAL \SUM2[8]~reg0_q\ : std_logic;
SIGNAL \SUM2[9]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~34\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[9]~8_combout\ : std_logic;
SIGNAL \SUM2[9]~reg0_q\ : std_logic;
SIGNAL \SUM2[10]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~38\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[10]~9_combout\ : std_logic;
SIGNAL \SUM2[10]~reg0_q\ : std_logic;
SIGNAL \SUM2[11]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~42\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[11]~10_combout\ : std_logic;
SIGNAL \SUM2[11]~reg0_q\ : std_logic;
SIGNAL \SUM2[12]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~46\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[12]~11_combout\ : std_logic;
SIGNAL \SUM2[12]~reg0_q\ : std_logic;
SIGNAL \SUM2[13]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~50\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[13]~12_combout\ : std_logic;
SIGNAL \SUM2[13]~reg0_q\ : std_logic;
SIGNAL \SUM2[14]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~54\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[14]~13_combout\ : std_logic;
SIGNAL \SUM2[14]~reg0_q\ : std_logic;
SIGNAL \SUM2[15]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~58\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[15]~14_combout\ : std_logic;
SIGNAL \SUM2[15]~reg0_q\ : std_logic;
SIGNAL \SUM2[16]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~62\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[16]~15_combout\ : std_logic;
SIGNAL \SUM2[16]~reg0_q\ : std_logic;
SIGNAL \SUM2[17]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~66\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[17]~16_combout\ : std_logic;
SIGNAL \SUM2[17]~reg0_q\ : std_logic;
SIGNAL \SUM2[18]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~70\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[18]~17_combout\ : std_logic;
SIGNAL \SUM2[18]~reg0_q\ : std_logic;
SIGNAL \SUM2[19]~reg0feeder_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~74\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[19]~18_combout\ : std_logic;
SIGNAL \SUM2[19]~reg0_q\ : std_logic;
SIGNAL MS_to_KMH : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPROOT : std_logic_vector(31 DOWNTO 0);
SIGNAL Celcius_to_Farenh : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPSUB : std_logic_vector(31 DOWNTO 0);
SIGNAL Distance : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPMUL : std_logic_vector(31 DOWNTO 0);
SIGNAL Celcius_to_Kelvin : std_logic_vector(31 DOWNTO 0);
SIGNAL Celcius_to_Reaumur : std_logic_vector(31 DOWNTO 0);
SIGNAL Hour_to_Second : std_logic_vector(31 DOWNTO 0);
SIGNAL Debit : std_logic_vector(31 DOWNTO 0);
SIGNAL Volt : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPROOT2 : std_logic_vector(31 DOWNTO 0);
SIGNAL Pecahan_koma : std_logic_vector(31 DOWNTO 0);
SIGNAL SqrtRoot : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPADD : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPDIV : std_logic_vector(31 DOWNTO 0);
SIGNAL Pecahan_bulat : std_logic_vector(31 DOWNTO 0);
SIGNAL TEMPPOW : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_Pecahan_bulat : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_TEMPDIV : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL ALT_INV_TEMPMUL : std_logic_vector(13 DOWNTO 0);
SIGNAL ALT_INV_TEMPSUB : std_logic_vector(10 DOWNTO 0);
SIGNAL ALT_INV_TEMPADD : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_SUM[8]~reg0_q\ : std_logic;
SIGNAL \ALT_INV_SUM[7]~reg0_q\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~89_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~85_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~81_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult0~343\ : std_logic;
SIGNAL \ALT_INV_Mult0~342\ : std_logic;
SIGNAL \ALT_INV_Mult0~341\ : std_logic;
SIGNAL \ALT_INV_Mult0~340\ : std_logic;
SIGNAL \ALT_INV_Mult0~339\ : std_logic;
SIGNAL \ALT_INV_Mult0~338\ : std_logic;
SIGNAL \ALT_INV_Mult0~337\ : std_logic;
SIGNAL \ALT_INV_Mult0~336\ : std_logic;
SIGNAL \ALT_INV_Mult0~335\ : std_logic;
SIGNAL \ALT_INV_Mult0~334\ : std_logic;
SIGNAL \ALT_INV_Mult0~333\ : std_logic;
SIGNAL \ALT_INV_Mult0~332\ : std_logic;
SIGNAL \ALT_INV_Mult0~331\ : std_logic;
SIGNAL \ALT_INV_Mult0~330\ : std_logic;
SIGNAL \ALT_INV_Mult0~329\ : std_logic;
SIGNAL \ALT_INV_Mult0~328\ : std_logic;
SIGNAL \ALT_INV_Mult0~327\ : std_logic;
SIGNAL \ALT_INV_Mult0~326_resulta\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~73_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult0~670\ : std_logic;
SIGNAL \ALT_INV_Mult0~669\ : std_logic;
SIGNAL \ALT_INV_Mult0~668\ : std_logic;
SIGNAL \ALT_INV_Mult0~667\ : std_logic;
SIGNAL \ALT_INV_Mult0~666\ : std_logic;
SIGNAL \ALT_INV_Mult0~665\ : std_logic;
SIGNAL \ALT_INV_Mult0~664\ : std_logic;
SIGNAL \ALT_INV_Mult0~663\ : std_logic;
SIGNAL \ALT_INV_Mult0~662\ : std_logic;
SIGNAL \ALT_INV_Mult0~661\ : std_logic;
SIGNAL \ALT_INV_Mult0~660\ : std_logic;
SIGNAL \ALT_INV_Mult0~659\ : std_logic;
SIGNAL \ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add5~5_sumout\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[31]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[30]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[29]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[28]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[27]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[26]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[25]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[24]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[23]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[22]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[21]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[20]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[19]~_Duplicate_2_q\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[18]~_Duplicate_2_q\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL ALT_INV_SqrtRoot : std_logic_vector(17 DOWNTO 0);
SIGNAL \ALT_INV_Mult2~418\ : std_logic;
SIGNAL \ALT_INV_Mult2~417\ : std_logic;
SIGNAL \ALT_INV_Mult2~416\ : std_logic;
SIGNAL \ALT_INV_Mult2~415\ : std_logic;
SIGNAL \ALT_INV_Mult2~414\ : std_logic;
SIGNAL \ALT_INV_Mult2~413\ : std_logic;
SIGNAL \ALT_INV_Mult2~412\ : std_logic;
SIGNAL \ALT_INV_Mult2~411\ : std_logic;
SIGNAL \ALT_INV_Mult2~410\ : std_logic;
SIGNAL \ALT_INV_Mult2~409\ : std_logic;
SIGNAL \ALT_INV_Mult2~408\ : std_logic;
SIGNAL \ALT_INV_Mult2~407\ : std_logic;
SIGNAL \ALT_INV_Mult2~406\ : std_logic;
SIGNAL \ALT_INV_Mult2~405_resulta\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult2~43\ : std_logic;
SIGNAL \ALT_INV_Mult2~42\ : std_logic;
SIGNAL \ALT_INV_Mult2~41\ : std_logic;
SIGNAL \ALT_INV_Mult2~40\ : std_logic;
SIGNAL \ALT_INV_Mult2~39\ : std_logic;
SIGNAL \ALT_INV_Mult2~38\ : std_logic;
SIGNAL \ALT_INV_Mult2~37\ : std_logic;
SIGNAL \ALT_INV_Mult2~36\ : std_logic;
SIGNAL \ALT_INV_Mult2~35\ : std_logic;
SIGNAL \ALT_INV_Mult2~34\ : std_logic;
SIGNAL \ALT_INV_Mult2~33\ : std_logic;
SIGNAL \ALT_INV_Mult2~32\ : std_logic;
SIGNAL \ALT_INV_Mult2~31\ : std_logic;
SIGNAL \ALT_INV_Mult2~30\ : std_logic;
SIGNAL \ALT_INV_Mult2~27\ : std_logic;
SIGNAL \ALT_INV_Mult2~22\ : std_logic;
SIGNAL \ALT_INV_Mult2~21\ : std_logic;
SIGNAL \ALT_INV_Mult2~19\ : std_logic;
SIGNAL \ALT_INV_Mult2~13\ : std_logic;
SIGNAL \ALT_INV_Mult2~12_resulta\ : std_logic;
SIGNAL \ALT_INV_Mult2~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult3~26\ : std_logic;
SIGNAL \ALT_INV_Mult3~24\ : std_logic;
SIGNAL \ALT_INV_Mult3~21\ : std_logic;
SIGNAL \ALT_INV_Mult3~20\ : std_logic;
SIGNAL \ALT_INV_Mult3~16\ : std_logic;
SIGNAL \ALT_INV_Mult3~14\ : std_logic;
SIGNAL \ALT_INV_Mult3~10\ : std_logic;
SIGNAL \ALT_INV_Mult3~8_resulta\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~1_sumout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Mult1~21\ : std_logic;
SIGNAL \ALT_INV_Mult1~20\ : std_logic;
SIGNAL \ALT_INV_Mult1~19\ : std_logic;
SIGNAL \ALT_INV_Mult1~18\ : std_logic;
SIGNAL \ALT_INV_Mult1~17\ : std_logic;
SIGNAL \ALT_INV_Mult1~16\ : std_logic;
SIGNAL \ALT_INV_Mult1~15\ : std_logic;
SIGNAL \ALT_INV_Mult1~14\ : std_logic;
SIGNAL \ALT_INV_Mult1~13\ : std_logic;
SIGNAL \ALT_INV_Mult1~12\ : std_logic;
SIGNAL \ALT_INV_Mult1~11\ : std_logic;
SIGNAL \ALT_INV_Mult1~10\ : std_logic;
SIGNAL \ALT_INV_Mult1~9\ : std_logic;
SIGNAL \ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[19]~SCLR_LUT_combout\ : std_logic;
SIGNAL \ALT_INV_SqrtRoot[18]~SCLR_LUT_combout\ : std_logic;
SIGNAL \ALT_INV_MODE[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_MODE[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_MODE[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_MODE[1]~input_o\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\ : std_logic;
SIGNAL ALT_INV_Pecahan_koma : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[19]~3_combout\ : std_logic;
SIGNAL \ALT_INV_SUM[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL ALT_INV_Volt : std_logic_vector(13 DOWNTO 0);
SIGNAL \ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL ALT_INV_TEMPPOW : std_logic_vector(13 DOWNTO 0);
SIGNAL \ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL ALT_INV_Distance : std_logic_vector(13 DOWNTO 0);
SIGNAL \ALT_INV_SUM[13]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL ALT_INV_Celcius_to_Kelvin : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL ALT_INV_Hour_to_Second : std_logic_vector(18 DOWNTO 0);
SIGNAL \ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL ALT_INV_TEMPROOT2 : std_logic_vector(19 DOWNTO 0);
SIGNAL \ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL ALT_INV_TEMPROOT : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL ALT_INV_Debit : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL ALT_INV_Celcius_to_Farenh : std_logic_vector(9 DOWNTO 0);
SIGNAL ALT_INV_Celcius_to_Reaumur : std_logic_vector(6 DOWNTO 0);
SIGNAL ALT_INV_MS_to_KMH : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \ALT_INV_Mult4~21\ : std_logic;
SIGNAL \ALT_INV_Mult4~20\ : std_logic;
SIGNAL \ALT_INV_Mult4~19\ : std_logic;
SIGNAL \ALT_INV_Mult4~18\ : std_logic;
SIGNAL \ALT_INV_Mult4~17\ : std_logic;
SIGNAL \ALT_INV_Mult4~16\ : std_logic;
SIGNAL \ALT_INV_Mult4~15\ : std_logic;
SIGNAL \ALT_INV_Mult4~14\ : std_logic;
SIGNAL \ALT_INV_Mult4~13\ : std_logic;
SIGNAL \ALT_INV_Mult4~12\ : std_logic;
SIGNAL \ALT_INV_Mult4~11\ : std_logic;
SIGNAL \ALT_INV_Mult4~10\ : std_logic;
SIGNAL \ALT_INV_Mult4~9\ : std_logic;
SIGNAL \ALT_INV_Mult4~8_resulta\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;

BEGIN

ww_CLK <= CLK;
SUM <= IEEE.STD_LOGIC_ARITH.CONV_INTEGER(UNSIGNED(ww_SUM));
SUM2 <= IEEE.STD_LOGIC_ARITH.CONV_INTEGER(UNSIGNED(ww_SUM2));
ww_MODE <= IEEE.STD_LOGIC_ARITH.CONV_STD_LOGIC_VECTOR(MODE, 4);
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mult4~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult4~8_resulta\ <= \Mult4~8_RESULTA_bus\(0);
\Mult4~9\ <= \Mult4~8_RESULTA_bus\(1);
\Mult4~10\ <= \Mult4~8_RESULTA_bus\(2);
\Mult4~11\ <= \Mult4~8_RESULTA_bus\(3);
\Mult4~12\ <= \Mult4~8_RESULTA_bus\(4);
\Mult4~13\ <= \Mult4~8_RESULTA_bus\(5);
\Mult4~14\ <= \Mult4~8_RESULTA_bus\(6);
\Mult4~15\ <= \Mult4~8_RESULTA_bus\(7);
\Mult4~16\ <= \Mult4~8_RESULTA_bus\(8);
\Mult4~17\ <= \Mult4~8_RESULTA_bus\(9);
\Mult4~18\ <= \Mult4~8_RESULTA_bus\(10);
\Mult4~19\ <= \Mult4~8_RESULTA_bus\(11);
\Mult4~20\ <= \Mult4~8_RESULTA_bus\(12);
\Mult4~21\ <= \Mult4~8_RESULTA_bus\(13);
\Mult4~22\ <= \Mult4~8_RESULTA_bus\(14);
\Mult4~23\ <= \Mult4~8_RESULTA_bus\(15);
\Mult4~24\ <= \Mult4~8_RESULTA_bus\(16);
\Mult4~25\ <= \Mult4~8_RESULTA_bus\(17);
\Mult4~26\ <= \Mult4~8_RESULTA_bus\(18);
\Mult4~27\ <= \Mult4~8_RESULTA_bus\(19);
\Mult4~28\ <= \Mult4~8_RESULTA_bus\(20);
\Mult4~29\ <= \Mult4~8_RESULTA_bus\(21);
\Mult4~30\ <= \Mult4~8_RESULTA_bus\(22);
\Mult4~31\ <= \Mult4~8_RESULTA_bus\(23);
\Mult4~32\ <= \Mult4~8_RESULTA_bus\(24);
\Mult4~33\ <= \Mult4~8_RESULTA_bus\(25);
\Mult4~34\ <= \Mult4~8_RESULTA_bus\(26);
\Mult4~35\ <= \Mult4~8_RESULTA_bus\(27);
\Mult4~36\ <= \Mult4~8_RESULTA_bus\(28);
\Mult4~37\ <= \Mult4~8_RESULTA_bus\(29);
\Mult4~38\ <= \Mult4~8_RESULTA_bus\(30);
\Mult4~39\ <= \Mult4~8_RESULTA_bus\(31);
\Mult4~40\ <= \Mult4~8_RESULTA_bus\(32);
\Mult4~41\ <= \Mult4~8_RESULTA_bus\(33);
\Mult4~42\ <= \Mult4~8_RESULTA_bus\(34);
\Mult4~43\ <= \Mult4~8_RESULTA_bus\(35);
\Mult4~44\ <= \Mult4~8_RESULTA_bus\(36);
\Mult4~45\ <= \Mult4~8_RESULTA_bus\(37);
\Mult4~46\ <= \Mult4~8_RESULTA_bus\(38);
\Mult4~47\ <= \Mult4~8_RESULTA_bus\(39);
\Mult4~48\ <= \Mult4~8_RESULTA_bus\(40);
\Mult4~49\ <= \Mult4~8_RESULTA_bus\(41);
\Mult4~50\ <= \Mult4~8_RESULTA_bus\(42);
\Mult4~51\ <= \Mult4~8_RESULTA_bus\(43);
\Mult4~52\ <= \Mult4~8_RESULTA_bus\(44);
\Mult4~53\ <= \Mult4~8_RESULTA_bus\(45);
\Mult4~54\ <= \Mult4~8_RESULTA_bus\(46);
\Mult4~55\ <= \Mult4~8_RESULTA_bus\(47);
\Mult4~56\ <= \Mult4~8_RESULTA_bus\(48);
\Mult4~57\ <= \Mult4~8_RESULTA_bus\(49);
\Mult4~58\ <= \Mult4~8_RESULTA_bus\(50);
\Mult4~59\ <= \Mult4~8_RESULTA_bus\(51);
\Mult4~60\ <= \Mult4~8_RESULTA_bus\(52);
\Mult4~61\ <= \Mult4~8_RESULTA_bus\(53);
\Mult4~62\ <= \Mult4~8_RESULTA_bus\(54);
\Mult4~63\ <= \Mult4~8_RESULTA_bus\(55);
\Mult4~64\ <= \Mult4~8_RESULTA_bus\(56);
\Mult4~65\ <= \Mult4~8_RESULTA_bus\(57);
\Mult4~66\ <= \Mult4~8_RESULTA_bus\(58);
\Mult4~67\ <= \Mult4~8_RESULTA_bus\(59);
\Mult4~68\ <= \Mult4~8_RESULTA_bus\(60);
\Mult4~69\ <= \Mult4~8_RESULTA_bus\(61);
\Mult4~70\ <= \Mult4~8_RESULTA_bus\(62);
\Mult4~71\ <= \Mult4~8_RESULTA_bus\(63);

\Mult1~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult1~8_resulta\ <= \Mult1~8_RESULTA_bus\(0);
\Mult1~9\ <= \Mult1~8_RESULTA_bus\(1);
\Mult1~10\ <= \Mult1~8_RESULTA_bus\(2);
\Mult1~11\ <= \Mult1~8_RESULTA_bus\(3);
\Mult1~12\ <= \Mult1~8_RESULTA_bus\(4);
\Mult1~13\ <= \Mult1~8_RESULTA_bus\(5);
\Mult1~14\ <= \Mult1~8_RESULTA_bus\(6);
\Mult1~15\ <= \Mult1~8_RESULTA_bus\(7);
\Mult1~16\ <= \Mult1~8_RESULTA_bus\(8);
\Mult1~17\ <= \Mult1~8_RESULTA_bus\(9);
\Mult1~18\ <= \Mult1~8_RESULTA_bus\(10);
\Mult1~19\ <= \Mult1~8_RESULTA_bus\(11);
\Mult1~20\ <= \Mult1~8_RESULTA_bus\(12);
\Mult1~21\ <= \Mult1~8_RESULTA_bus\(13);
\Mult1~22\ <= \Mult1~8_RESULTA_bus\(14);
\Mult1~23\ <= \Mult1~8_RESULTA_bus\(15);
\Mult1~24\ <= \Mult1~8_RESULTA_bus\(16);
\Mult1~25\ <= \Mult1~8_RESULTA_bus\(17);
\Mult1~26\ <= \Mult1~8_RESULTA_bus\(18);
\Mult1~27\ <= \Mult1~8_RESULTA_bus\(19);
\Mult1~28\ <= \Mult1~8_RESULTA_bus\(20);
\Mult1~29\ <= \Mult1~8_RESULTA_bus\(21);
\Mult1~30\ <= \Mult1~8_RESULTA_bus\(22);
\Mult1~31\ <= \Mult1~8_RESULTA_bus\(23);
\Mult1~32\ <= \Mult1~8_RESULTA_bus\(24);
\Mult1~33\ <= \Mult1~8_RESULTA_bus\(25);
\Mult1~34\ <= \Mult1~8_RESULTA_bus\(26);
\Mult1~35\ <= \Mult1~8_RESULTA_bus\(27);
\Mult1~36\ <= \Mult1~8_RESULTA_bus\(28);
\Mult1~37\ <= \Mult1~8_RESULTA_bus\(29);
\Mult1~38\ <= \Mult1~8_RESULTA_bus\(30);
\Mult1~39\ <= \Mult1~8_RESULTA_bus\(31);
\Mult1~40\ <= \Mult1~8_RESULTA_bus\(32);
\Mult1~41\ <= \Mult1~8_RESULTA_bus\(33);
\Mult1~42\ <= \Mult1~8_RESULTA_bus\(34);
\Mult1~43\ <= \Mult1~8_RESULTA_bus\(35);
\Mult1~44\ <= \Mult1~8_RESULTA_bus\(36);
\Mult1~45\ <= \Mult1~8_RESULTA_bus\(37);
\Mult1~46\ <= \Mult1~8_RESULTA_bus\(38);
\Mult1~47\ <= \Mult1~8_RESULTA_bus\(39);
\Mult1~48\ <= \Mult1~8_RESULTA_bus\(40);
\Mult1~49\ <= \Mult1~8_RESULTA_bus\(41);
\Mult1~50\ <= \Mult1~8_RESULTA_bus\(42);
\Mult1~51\ <= \Mult1~8_RESULTA_bus\(43);
\Mult1~52\ <= \Mult1~8_RESULTA_bus\(44);
\Mult1~53\ <= \Mult1~8_RESULTA_bus\(45);
\Mult1~54\ <= \Mult1~8_RESULTA_bus\(46);
\Mult1~55\ <= \Mult1~8_RESULTA_bus\(47);
\Mult1~56\ <= \Mult1~8_RESULTA_bus\(48);
\Mult1~57\ <= \Mult1~8_RESULTA_bus\(49);
\Mult1~58\ <= \Mult1~8_RESULTA_bus\(50);
\Mult1~59\ <= \Mult1~8_RESULTA_bus\(51);
\Mult1~60\ <= \Mult1~8_RESULTA_bus\(52);
\Mult1~61\ <= \Mult1~8_RESULTA_bus\(53);
\Mult1~62\ <= \Mult1~8_RESULTA_bus\(54);
\Mult1~63\ <= \Mult1~8_RESULTA_bus\(55);
\Mult1~64\ <= \Mult1~8_RESULTA_bus\(56);
\Mult1~65\ <= \Mult1~8_RESULTA_bus\(57);
\Mult1~66\ <= \Mult1~8_RESULTA_bus\(58);
\Mult1~67\ <= \Mult1~8_RESULTA_bus\(59);
\Mult1~68\ <= \Mult1~8_RESULTA_bus\(60);
\Mult1~69\ <= \Mult1~8_RESULTA_bus\(61);
\Mult1~70\ <= \Mult1~8_RESULTA_bus\(62);
\Mult1~71\ <= \Mult1~8_RESULTA_bus\(63);

\Mult3~8_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult3~8_AY_bus\ <= (vcc & vcc & vcc & gnd & gnd & gnd & gnd & vcc & gnd & gnd & gnd & gnd);

\Mult3~8_resulta\ <= \Mult3~8_RESULTA_bus\(0);
\Mult3~9\ <= \Mult3~8_RESULTA_bus\(1);
\Mult3~10\ <= \Mult3~8_RESULTA_bus\(2);
\Mult3~11\ <= \Mult3~8_RESULTA_bus\(3);
\Mult3~12\ <= \Mult3~8_RESULTA_bus\(4);
\Mult3~13\ <= \Mult3~8_RESULTA_bus\(5);
\Mult3~14\ <= \Mult3~8_RESULTA_bus\(6);
\Mult3~15\ <= \Mult3~8_RESULTA_bus\(7);
\Mult3~16\ <= \Mult3~8_RESULTA_bus\(8);
\Mult3~17\ <= \Mult3~8_RESULTA_bus\(9);
\Mult3~18\ <= \Mult3~8_RESULTA_bus\(10);
\Mult3~19\ <= \Mult3~8_RESULTA_bus\(11);
\Mult3~20\ <= \Mult3~8_RESULTA_bus\(12);
\Mult3~21\ <= \Mult3~8_RESULTA_bus\(13);
\Mult3~22\ <= \Mult3~8_RESULTA_bus\(14);
\Mult3~23\ <= \Mult3~8_RESULTA_bus\(15);
\Mult3~24\ <= \Mult3~8_RESULTA_bus\(16);
\Mult3~25\ <= \Mult3~8_RESULTA_bus\(17);
\Mult3~26\ <= \Mult3~8_RESULTA_bus\(18);
\Mult3~27\ <= \Mult3~8_RESULTA_bus\(19);
\Mult3~28\ <= \Mult3~8_RESULTA_bus\(20);
\Mult3~29\ <= \Mult3~8_RESULTA_bus\(21);
\Mult3~30\ <= \Mult3~8_RESULTA_bus\(22);
\Mult3~31\ <= \Mult3~8_RESULTA_bus\(23);
\Mult3~32\ <= \Mult3~8_RESULTA_bus\(24);
\Mult3~33\ <= \Mult3~8_RESULTA_bus\(25);
\Mult3~34\ <= \Mult3~8_RESULTA_bus\(26);
\Mult3~35\ <= \Mult3~8_RESULTA_bus\(27);
\Mult3~36\ <= \Mult3~8_RESULTA_bus\(28);
\Mult3~37\ <= \Mult3~8_RESULTA_bus\(29);
\Mult3~38\ <= \Mult3~8_RESULTA_bus\(30);
\Mult3~39\ <= \Mult3~8_RESULTA_bus\(31);
\Mult3~40\ <= \Mult3~8_RESULTA_bus\(32);
\Mult3~41\ <= \Mult3~8_RESULTA_bus\(33);
\Mult3~42\ <= \Mult3~8_RESULTA_bus\(34);
\Mult3~43\ <= \Mult3~8_RESULTA_bus\(35);
\Mult3~44\ <= \Mult3~8_RESULTA_bus\(36);
\Mult3~45\ <= \Mult3~8_RESULTA_bus\(37);
\Mult3~46\ <= \Mult3~8_RESULTA_bus\(38);
\Mult3~47\ <= \Mult3~8_RESULTA_bus\(39);
\Mult3~48\ <= \Mult3~8_RESULTA_bus\(40);
\Mult3~49\ <= \Mult3~8_RESULTA_bus\(41);
\Mult3~50\ <= \Mult3~8_RESULTA_bus\(42);
\Mult3~51\ <= \Mult3~8_RESULTA_bus\(43);
\Mult3~52\ <= \Mult3~8_RESULTA_bus\(44);
\Mult3~53\ <= \Mult3~8_RESULTA_bus\(45);
\Mult3~54\ <= \Mult3~8_RESULTA_bus\(46);
\Mult3~55\ <= \Mult3~8_RESULTA_bus\(47);
\Mult3~56\ <= \Mult3~8_RESULTA_bus\(48);
\Mult3~57\ <= \Mult3~8_RESULTA_bus\(49);
\Mult3~58\ <= \Mult3~8_RESULTA_bus\(50);
\Mult3~59\ <= \Mult3~8_RESULTA_bus\(51);
\Mult3~60\ <= \Mult3~8_RESULTA_bus\(52);
\Mult3~61\ <= \Mult3~8_RESULTA_bus\(53);
\Mult3~62\ <= \Mult3~8_RESULTA_bus\(54);
\Mult3~63\ <= \Mult3~8_RESULTA_bus\(55);
\Mult3~64\ <= \Mult3~8_RESULTA_bus\(56);
\Mult3~65\ <= \Mult3~8_RESULTA_bus\(57);
\Mult3~66\ <= \Mult3~8_RESULTA_bus\(58);
\Mult3~67\ <= \Mult3~8_RESULTA_bus\(59);
\Mult3~68\ <= \Mult3~8_RESULTA_bus\(60);
\Mult3~69\ <= \Mult3~8_RESULTA_bus\(61);
\Mult3~70\ <= \Mult3~8_RESULTA_bus\(62);
\Mult3~71\ <= \Mult3~8_RESULTA_bus\(63);

\Mult2~12_AX_bus\ <= (SqrtRoot(17) & SqrtRoot(16) & SqrtRoot(15) & SqrtRoot(14) & SqrtRoot(13) & SqrtRoot(12) & SqrtRoot(11) & SqrtRoot(10) & SqrtRoot(9) & SqrtRoot(8) & SqrtRoot(7) & SqrtRoot(6) & SqrtRoot(5) & SqrtRoot(4) & NOT 
SqrtRoot(3) & SqrtRoot(2) & NOT SqrtRoot(1) & SqrtRoot(0));

\Mult2~12_AY_bus\ <= (SqrtRoot(17) & SqrtRoot(16) & SqrtRoot(15) & SqrtRoot(14) & SqrtRoot(13) & SqrtRoot(12) & SqrtRoot(11) & SqrtRoot(10) & SqrtRoot(9) & SqrtRoot(8) & SqrtRoot(7) & SqrtRoot(6) & SqrtRoot(5) & SqrtRoot(4) & NOT 
SqrtRoot(3) & SqrtRoot(2) & NOT SqrtRoot(1) & SqrtRoot(0));

\Mult2~12_resulta\ <= \Mult2~12_RESULTA_bus\(0);
\Mult2~13\ <= \Mult2~12_RESULTA_bus\(1);
\Mult2~14\ <= \Mult2~12_RESULTA_bus\(2);
\Mult2~15\ <= \Mult2~12_RESULTA_bus\(3);
\Mult2~16\ <= \Mult2~12_RESULTA_bus\(4);
\Mult2~17\ <= \Mult2~12_RESULTA_bus\(5);
\Mult2~18\ <= \Mult2~12_RESULTA_bus\(6);
\Mult2~19\ <= \Mult2~12_RESULTA_bus\(7);
\Mult2~20\ <= \Mult2~12_RESULTA_bus\(8);
\Mult2~21\ <= \Mult2~12_RESULTA_bus\(9);
\Mult2~22\ <= \Mult2~12_RESULTA_bus\(10);
\Mult2~23\ <= \Mult2~12_RESULTA_bus\(11);
\Mult2~24\ <= \Mult2~12_RESULTA_bus\(12);
\Mult2~25\ <= \Mult2~12_RESULTA_bus\(13);
\Mult2~26\ <= \Mult2~12_RESULTA_bus\(14);
\Mult2~27\ <= \Mult2~12_RESULTA_bus\(15);
\Mult2~28\ <= \Mult2~12_RESULTA_bus\(16);
\Mult2~29\ <= \Mult2~12_RESULTA_bus\(17);
\Mult2~30\ <= \Mult2~12_RESULTA_bus\(18);
\Mult2~31\ <= \Mult2~12_RESULTA_bus\(19);
\Mult2~32\ <= \Mult2~12_RESULTA_bus\(20);
\Mult2~33\ <= \Mult2~12_RESULTA_bus\(21);
\Mult2~34\ <= \Mult2~12_RESULTA_bus\(22);
\Mult2~35\ <= \Mult2~12_RESULTA_bus\(23);
\Mult2~36\ <= \Mult2~12_RESULTA_bus\(24);
\Mult2~37\ <= \Mult2~12_RESULTA_bus\(25);
\Mult2~38\ <= \Mult2~12_RESULTA_bus\(26);
\Mult2~39\ <= \Mult2~12_RESULTA_bus\(27);
\Mult2~40\ <= \Mult2~12_RESULTA_bus\(28);
\Mult2~41\ <= \Mult2~12_RESULTA_bus\(29);
\Mult2~42\ <= \Mult2~12_RESULTA_bus\(30);
\Mult2~43\ <= \Mult2~12_RESULTA_bus\(31);
\Mult2~44\ <= \Mult2~12_RESULTA_bus\(32);
\Mult2~45\ <= \Mult2~12_RESULTA_bus\(33);
\Mult2~46\ <= \Mult2~12_RESULTA_bus\(34);
\Mult2~47\ <= \Mult2~12_RESULTA_bus\(35);
\Mult2~48\ <= \Mult2~12_RESULTA_bus\(36);
\Mult2~49\ <= \Mult2~12_RESULTA_bus\(37);
\Mult2~50\ <= \Mult2~12_RESULTA_bus\(38);
\Mult2~51\ <= \Mult2~12_RESULTA_bus\(39);
\Mult2~52\ <= \Mult2~12_RESULTA_bus\(40);
\Mult2~53\ <= \Mult2~12_RESULTA_bus\(41);
\Mult2~54\ <= \Mult2~12_RESULTA_bus\(42);
\Mult2~55\ <= \Mult2~12_RESULTA_bus\(43);
\Mult2~56\ <= \Mult2~12_RESULTA_bus\(44);
\Mult2~57\ <= \Mult2~12_RESULTA_bus\(45);
\Mult2~58\ <= \Mult2~12_RESULTA_bus\(46);
\Mult2~59\ <= \Mult2~12_RESULTA_bus\(47);
\Mult2~60\ <= \Mult2~12_RESULTA_bus\(48);
\Mult2~61\ <= \Mult2~12_RESULTA_bus\(49);
\Mult2~62\ <= \Mult2~12_RESULTA_bus\(50);
\Mult2~63\ <= \Mult2~12_RESULTA_bus\(51);
\Mult2~64\ <= \Mult2~12_RESULTA_bus\(52);
\Mult2~65\ <= \Mult2~12_RESULTA_bus\(53);
\Mult2~66\ <= \Mult2~12_RESULTA_bus\(54);
\Mult2~67\ <= \Mult2~12_RESULTA_bus\(55);
\Mult2~68\ <= \Mult2~12_RESULTA_bus\(56);
\Mult2~69\ <= \Mult2~12_RESULTA_bus\(57);
\Mult2~70\ <= \Mult2~12_RESULTA_bus\(58);
\Mult2~71\ <= \Mult2~12_RESULTA_bus\(59);
\Mult2~72\ <= \Mult2~12_RESULTA_bus\(60);
\Mult2~73\ <= \Mult2~12_RESULTA_bus\(61);
\Mult2~74\ <= \Mult2~12_RESULTA_bus\(62);
\Mult2~75\ <= \Mult2~12_RESULTA_bus\(63);

\Mult2~405_ACLR_bus\ <= (gnd & gnd);

\Mult2~405_CLK_bus\ <= (gnd & gnd & \CLK~inputCLKENA0_outclk\);

\Mult2~405_ENA_bus\ <= (vcc & vcc & \SqrtRoot[1]~0_combout\);

\Mult2~405_AX_bus\ <= (\SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[30]~SCLR_LUT_combout\ & 
\SqrtRoot[29]~SCLR_LUT_combout\ & \SqrtRoot[28]~SCLR_LUT_combout\ & \SqrtRoot[27]~SCLR_LUT_combout\ & \SqrtRoot[26]~SCLR_LUT_combout\ & \SqrtRoot[25]~SCLR_LUT_combout\ & \SqrtRoot[24]~SCLR_LUT_combout\ & \SqrtRoot[23]~SCLR_LUT_combout\ & 
\SqrtRoot[22]~SCLR_LUT_combout\ & \SqrtRoot[21]~SCLR_LUT_combout\ & \SqrtRoot[20]~SCLR_LUT_combout\ & \SqrtRoot[19]~SCLR_LUT_combout\ & \SqrtRoot[18]~SCLR_LUT_combout\);

\Mult2~405_AY_bus\ <= (SqrtRoot(17) & SqrtRoot(16) & SqrtRoot(15) & SqrtRoot(14) & SqrtRoot(13) & SqrtRoot(12) & SqrtRoot(11) & SqrtRoot(10) & SqrtRoot(9) & SqrtRoot(8) & SqrtRoot(7) & SqrtRoot(6) & SqrtRoot(5) & SqrtRoot(4) & NOT 
SqrtRoot(3) & SqrtRoot(2) & NOT SqrtRoot(1) & SqrtRoot(0));

\Mult2~405_BX_bus\ <= (\SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[31]~SCLR_LUT_combout\ & \SqrtRoot[30]~SCLR_LUT_combout\ & 
\SqrtRoot[29]~SCLR_LUT_combout\ & \SqrtRoot[28]~SCLR_LUT_combout\ & \SqrtRoot[27]~SCLR_LUT_combout\ & \SqrtRoot[26]~SCLR_LUT_combout\ & \SqrtRoot[25]~SCLR_LUT_combout\ & \SqrtRoot[24]~SCLR_LUT_combout\ & \SqrtRoot[23]~SCLR_LUT_combout\ & 
\SqrtRoot[22]~SCLR_LUT_combout\ & \SqrtRoot[21]~SCLR_LUT_combout\ & \SqrtRoot[20]~SCLR_LUT_combout\ & \SqrtRoot[19]~SCLR_LUT_combout\ & \SqrtRoot[18]~SCLR_LUT_combout\);

\Mult2~405_BY_bus\ <= (SqrtRoot(17) & SqrtRoot(16) & SqrtRoot(15) & SqrtRoot(14) & SqrtRoot(13) & SqrtRoot(12) & SqrtRoot(11) & SqrtRoot(10) & SqrtRoot(9) & SqrtRoot(8) & SqrtRoot(7) & SqrtRoot(6) & SqrtRoot(5) & SqrtRoot(4) & NOT 
SqrtRoot(3) & SqrtRoot(2) & NOT SqrtRoot(1) & SqrtRoot(0));

\Mult2~405_resulta\ <= \Mult2~405_RESULTA_bus\(0);
\Mult2~406\ <= \Mult2~405_RESULTA_bus\(1);
\Mult2~407\ <= \Mult2~405_RESULTA_bus\(2);
\Mult2~408\ <= \Mult2~405_RESULTA_bus\(3);
\Mult2~409\ <= \Mult2~405_RESULTA_bus\(4);
\Mult2~410\ <= \Mult2~405_RESULTA_bus\(5);
\Mult2~411\ <= \Mult2~405_RESULTA_bus\(6);
\Mult2~412\ <= \Mult2~405_RESULTA_bus\(7);
\Mult2~413\ <= \Mult2~405_RESULTA_bus\(8);
\Mult2~414\ <= \Mult2~405_RESULTA_bus\(9);
\Mult2~415\ <= \Mult2~405_RESULTA_bus\(10);
\Mult2~416\ <= \Mult2~405_RESULTA_bus\(11);
\Mult2~417\ <= \Mult2~405_RESULTA_bus\(12);
\Mult2~418\ <= \Mult2~405_RESULTA_bus\(13);
\Mult2~419\ <= \Mult2~405_RESULTA_bus\(14);
\Mult2~420\ <= \Mult2~405_RESULTA_bus\(15);
\Mult2~421\ <= \Mult2~405_RESULTA_bus\(16);
\Mult2~422\ <= \Mult2~405_RESULTA_bus\(17);
\Mult2~423\ <= \Mult2~405_RESULTA_bus\(18);
\Mult2~424\ <= \Mult2~405_RESULTA_bus\(19);
\Mult2~425\ <= \Mult2~405_RESULTA_bus\(20);
\Mult2~426\ <= \Mult2~405_RESULTA_bus\(21);
\Mult2~427\ <= \Mult2~405_RESULTA_bus\(22);
\Mult2~428\ <= \Mult2~405_RESULTA_bus\(23);
\Mult2~429\ <= \Mult2~405_RESULTA_bus\(24);
\Mult2~430\ <= \Mult2~405_RESULTA_bus\(25);
\Mult2~431\ <= \Mult2~405_RESULTA_bus\(26);
\Mult2~432\ <= \Mult2~405_RESULTA_bus\(27);
\Mult2~433\ <= \Mult2~405_RESULTA_bus\(28);
\Mult2~434\ <= \Mult2~405_RESULTA_bus\(29);
\Mult2~435\ <= \Mult2~405_RESULTA_bus\(30);
\Mult2~436\ <= \Mult2~405_RESULTA_bus\(31);
\Mult2~437\ <= \Mult2~405_RESULTA_bus\(32);
\Mult2~438\ <= \Mult2~405_RESULTA_bus\(33);
\Mult2~439\ <= \Mult2~405_RESULTA_bus\(34);
\Mult2~440\ <= \Mult2~405_RESULTA_bus\(35);
\Mult2~441\ <= \Mult2~405_RESULTA_bus\(36);
\Mult2~442\ <= \Mult2~405_RESULTA_bus\(37);
\Mult2~443\ <= \Mult2~405_RESULTA_bus\(38);
\Mult2~444\ <= \Mult2~405_RESULTA_bus\(39);
\Mult2~445\ <= \Mult2~405_RESULTA_bus\(40);
\Mult2~446\ <= \Mult2~405_RESULTA_bus\(41);
\Mult2~447\ <= \Mult2~405_RESULTA_bus\(42);
\Mult2~448\ <= \Mult2~405_RESULTA_bus\(43);
\Mult2~449\ <= \Mult2~405_RESULTA_bus\(44);
\Mult2~450\ <= \Mult2~405_RESULTA_bus\(45);
\Mult2~451\ <= \Mult2~405_RESULTA_bus\(46);
\Mult2~452\ <= \Mult2~405_RESULTA_bus\(47);
\Mult2~453\ <= \Mult2~405_RESULTA_bus\(48);
\Mult2~454\ <= \Mult2~405_RESULTA_bus\(49);
\Mult2~455\ <= \Mult2~405_RESULTA_bus\(50);
\Mult2~456\ <= \Mult2~405_RESULTA_bus\(51);
\Mult2~457\ <= \Mult2~405_RESULTA_bus\(52);
\Mult2~458\ <= \Mult2~405_RESULTA_bus\(53);
\Mult2~459\ <= \Mult2~405_RESULTA_bus\(54);
\Mult2~460\ <= \Mult2~405_RESULTA_bus\(55);
\Mult2~461\ <= \Mult2~405_RESULTA_bus\(56);
\Mult2~462\ <= \Mult2~405_RESULTA_bus\(57);
\Mult2~463\ <= \Mult2~405_RESULTA_bus\(58);
\Mult2~464\ <= \Mult2~405_RESULTA_bus\(59);
\Mult2~465\ <= \Mult2~405_RESULTA_bus\(60);
\Mult2~466\ <= \Mult2~405_RESULTA_bus\(61);
\Mult2~467\ <= \Mult2~405_RESULTA_bus\(62);
\Mult2~468\ <= \Mult2~405_RESULTA_bus\(63);

\Mult0~mult_hlmac_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0~mult_hlmac_AY_bus\ <= (NOT Pecahan_bulat(31) & NOT Pecahan_bulat(31) & NOT Pecahan_bulat(31) & NOT Pecahan_bulat(31) & NOT Pecahan_bulat(31) & NOT Pecahan_bulat(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
);

\Mult0~mult_hlmac_BX_bus\ <= (gnd & gnd & gnd & gnd & gnd);

\Mult0~mult_hlmac_BY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \Mult0~351\ & \Mult0~350\ & \Mult0~349\ & \Mult0~348\ & \Mult0~347\ & \Mult0~346\ & \Mult0~345\ & \Mult0~344\);

\Mult0~mult_hlmac_resulta\ <= \Mult0~mult_hlmac_RESULTA_bus\(0);
\Mult0~659\ <= \Mult0~mult_hlmac_RESULTA_bus\(1);
\Mult0~660\ <= \Mult0~mult_hlmac_RESULTA_bus\(2);
\Mult0~661\ <= \Mult0~mult_hlmac_RESULTA_bus\(3);
\Mult0~662\ <= \Mult0~mult_hlmac_RESULTA_bus\(4);
\Mult0~663\ <= \Mult0~mult_hlmac_RESULTA_bus\(5);
\Mult0~664\ <= \Mult0~mult_hlmac_RESULTA_bus\(6);
\Mult0~665\ <= \Mult0~mult_hlmac_RESULTA_bus\(7);
\Mult0~666\ <= \Mult0~mult_hlmac_RESULTA_bus\(8);
\Mult0~667\ <= \Mult0~mult_hlmac_RESULTA_bus\(9);
\Mult0~668\ <= \Mult0~mult_hlmac_RESULTA_bus\(10);
\Mult0~669\ <= \Mult0~mult_hlmac_RESULTA_bus\(11);
\Mult0~670\ <= \Mult0~mult_hlmac_RESULTA_bus\(12);
\Mult0~671\ <= \Mult0~mult_hlmac_RESULTA_bus\(13);
\Mult0~672\ <= \Mult0~mult_hlmac_RESULTA_bus\(14);
\Mult0~673\ <= \Mult0~mult_hlmac_RESULTA_bus\(15);
\Mult0~674\ <= \Mult0~mult_hlmac_RESULTA_bus\(16);
\Mult0~675\ <= \Mult0~mult_hlmac_RESULTA_bus\(17);
\Mult0~676\ <= \Mult0~mult_hlmac_RESULTA_bus\(18);
\Mult0~677\ <= \Mult0~mult_hlmac_RESULTA_bus\(19);
\Mult0~678\ <= \Mult0~mult_hlmac_RESULTA_bus\(20);
\Mult0~679\ <= \Mult0~mult_hlmac_RESULTA_bus\(21);
\Mult0~680\ <= \Mult0~mult_hlmac_RESULTA_bus\(22);
\Mult0~8\ <= \Mult0~mult_hlmac_RESULTA_bus\(23);
\Mult0~9\ <= \Mult0~mult_hlmac_RESULTA_bus\(24);
\Mult0~10\ <= \Mult0~mult_hlmac_RESULTA_bus\(25);
\Mult0~11\ <= \Mult0~mult_hlmac_RESULTA_bus\(26);
\Mult0~12\ <= \Mult0~mult_hlmac_RESULTA_bus\(27);
\Mult0~13\ <= \Mult0~mult_hlmac_RESULTA_bus\(28);
\Mult0~14\ <= \Mult0~mult_hlmac_RESULTA_bus\(29);
\Mult0~15\ <= \Mult0~mult_hlmac_RESULTA_bus\(30);
\Mult0~16\ <= \Mult0~mult_hlmac_RESULTA_bus\(31);
\Mult0~17\ <= \Mult0~mult_hlmac_RESULTA_bus\(32);
\Mult0~18\ <= \Mult0~mult_hlmac_RESULTA_bus\(33);
\Mult0~19\ <= \Mult0~mult_hlmac_RESULTA_bus\(34);
\Mult0~20\ <= \Mult0~mult_hlmac_RESULTA_bus\(35);
\Mult0~21\ <= \Mult0~mult_hlmac_RESULTA_bus\(36);
\Mult0~22\ <= \Mult0~mult_hlmac_RESULTA_bus\(37);
\Mult0~23\ <= \Mult0~mult_hlmac_RESULTA_bus\(38);
\Mult0~24\ <= \Mult0~mult_hlmac_RESULTA_bus\(39);
\Mult0~25\ <= \Mult0~mult_hlmac_RESULTA_bus\(40);
\Mult0~26\ <= \Mult0~mult_hlmac_RESULTA_bus\(41);
\Mult0~27\ <= \Mult0~mult_hlmac_RESULTA_bus\(42);
\Mult0~28\ <= \Mult0~mult_hlmac_RESULTA_bus\(43);
\Mult0~29\ <= \Mult0~mult_hlmac_RESULTA_bus\(44);
\Mult0~30\ <= \Mult0~mult_hlmac_RESULTA_bus\(45);
\Mult0~31\ <= \Mult0~mult_hlmac_RESULTA_bus\(46);
\Mult0~32\ <= \Mult0~mult_hlmac_RESULTA_bus\(47);
\Mult0~33\ <= \Mult0~mult_hlmac_RESULTA_bus\(48);
\Mult0~34\ <= \Mult0~mult_hlmac_RESULTA_bus\(49);
\Mult0~35\ <= \Mult0~mult_hlmac_RESULTA_bus\(50);
\Mult0~36\ <= \Mult0~mult_hlmac_RESULTA_bus\(51);
\Mult0~37\ <= \Mult0~mult_hlmac_RESULTA_bus\(52);
\Mult0~38\ <= \Mult0~mult_hlmac_RESULTA_bus\(53);
\Mult0~39\ <= \Mult0~mult_hlmac_RESULTA_bus\(54);
\Mult0~40\ <= \Mult0~mult_hlmac_RESULTA_bus\(55);
\Mult0~41\ <= \Mult0~mult_hlmac_RESULTA_bus\(56);
\Mult0~42\ <= \Mult0~mult_hlmac_RESULTA_bus\(57);
\Mult0~43\ <= \Mult0~mult_hlmac_RESULTA_bus\(58);
\Mult0~44\ <= \Mult0~mult_hlmac_RESULTA_bus\(59);
\Mult0~45\ <= \Mult0~mult_hlmac_RESULTA_bus\(60);
\Mult0~46\ <= \Mult0~mult_hlmac_RESULTA_bus\(61);
\Mult0~47\ <= \Mult0~mult_hlmac_RESULTA_bus\(62);
\Mult0~48\ <= \Mult0~mult_hlmac_RESULTA_bus\(63);

\Mult0~326_AX_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\Mult0~326_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & Pecahan_bulat(6) & Pecahan_bulat(5) & Pecahan_bulat(4) & Pecahan_bulat(3) & Pecahan_bulat(2) & Pecahan_bulat(1) & NOT Pecahan_bulat(0));

\Mult0~326_resulta\ <= \Mult0~326_RESULTA_bus\(0);
\Mult0~327\ <= \Mult0~326_RESULTA_bus\(1);
\Mult0~328\ <= \Mult0~326_RESULTA_bus\(2);
\Mult0~329\ <= \Mult0~326_RESULTA_bus\(3);
\Mult0~330\ <= \Mult0~326_RESULTA_bus\(4);
\Mult0~331\ <= \Mult0~326_RESULTA_bus\(5);
\Mult0~332\ <= \Mult0~326_RESULTA_bus\(6);
\Mult0~333\ <= \Mult0~326_RESULTA_bus\(7);
\Mult0~334\ <= \Mult0~326_RESULTA_bus\(8);
\Mult0~335\ <= \Mult0~326_RESULTA_bus\(9);
\Mult0~336\ <= \Mult0~326_RESULTA_bus\(10);
\Mult0~337\ <= \Mult0~326_RESULTA_bus\(11);
\Mult0~338\ <= \Mult0~326_RESULTA_bus\(12);
\Mult0~339\ <= \Mult0~326_RESULTA_bus\(13);
\Mult0~340\ <= \Mult0~326_RESULTA_bus\(14);
\Mult0~341\ <= \Mult0~326_RESULTA_bus\(15);
\Mult0~342\ <= \Mult0~326_RESULTA_bus\(16);
\Mult0~343\ <= \Mult0~326_RESULTA_bus\(17);
\Mult0~344\ <= \Mult0~326_RESULTA_bus\(18);
\Mult0~345\ <= \Mult0~326_RESULTA_bus\(19);
\Mult0~346\ <= \Mult0~326_RESULTA_bus\(20);
\Mult0~347\ <= \Mult0~326_RESULTA_bus\(21);
\Mult0~348\ <= \Mult0~326_RESULTA_bus\(22);
\Mult0~349\ <= \Mult0~326_RESULTA_bus\(23);
\Mult0~350\ <= \Mult0~326_RESULTA_bus\(24);
\Mult0~351\ <= \Mult0~326_RESULTA_bus\(25);
\Mult0~352\ <= \Mult0~326_RESULTA_bus\(26);
\Mult0~353\ <= \Mult0~326_RESULTA_bus\(27);
\Mult0~354\ <= \Mult0~326_RESULTA_bus\(28);
\Mult0~355\ <= \Mult0~326_RESULTA_bus\(29);
\Mult0~356\ <= \Mult0~326_RESULTA_bus\(30);
\Mult0~357\ <= \Mult0~326_RESULTA_bus\(31);
\Mult0~358\ <= \Mult0~326_RESULTA_bus\(32);
\Mult0~359\ <= \Mult0~326_RESULTA_bus\(33);
\Mult0~360\ <= \Mult0~326_RESULTA_bus\(34);
\Mult0~361\ <= \Mult0~326_RESULTA_bus\(35);
\Mult0~362\ <= \Mult0~326_RESULTA_bus\(36);
\Mult0~363\ <= \Mult0~326_RESULTA_bus\(37);
\Mult0~364\ <= \Mult0~326_RESULTA_bus\(38);
\Mult0~365\ <= \Mult0~326_RESULTA_bus\(39);
\Mult0~366\ <= \Mult0~326_RESULTA_bus\(40);
\Mult0~367\ <= \Mult0~326_RESULTA_bus\(41);
\Mult0~368\ <= \Mult0~326_RESULTA_bus\(42);
\Mult0~369\ <= \Mult0~326_RESULTA_bus\(43);
\Mult0~370\ <= \Mult0~326_RESULTA_bus\(44);
\Mult0~371\ <= \Mult0~326_RESULTA_bus\(45);
\Mult0~372\ <= \Mult0~326_RESULTA_bus\(46);
\Mult0~373\ <= \Mult0~326_RESULTA_bus\(47);
\Mult0~374\ <= \Mult0~326_RESULTA_bus\(48);
\Mult0~375\ <= \Mult0~326_RESULTA_bus\(49);
\Mult0~376\ <= \Mult0~326_RESULTA_bus\(50);
\Mult0~377\ <= \Mult0~326_RESULTA_bus\(51);
\Mult0~378\ <= \Mult0~326_RESULTA_bus\(52);
\Mult0~379\ <= \Mult0~326_RESULTA_bus\(53);
\Mult0~380\ <= \Mult0~326_RESULTA_bus\(54);
\Mult0~381\ <= \Mult0~326_RESULTA_bus\(55);
\Mult0~382\ <= \Mult0~326_RESULTA_bus\(56);
\Mult0~383\ <= \Mult0~326_RESULTA_bus\(57);
\Mult0~384\ <= \Mult0~326_RESULTA_bus\(58);
\Mult0~385\ <= \Mult0~326_RESULTA_bus\(59);
\Mult0~386\ <= \Mult0~326_RESULTA_bus\(60);
\Mult0~387\ <= \Mult0~326_RESULTA_bus\(61);
\Mult0~388\ <= \Mult0~326_RESULTA_bus\(62);
\Mult0~389\ <= \Mult0~326_RESULTA_bus\(63);
ALT_INV_Pecahan_bulat(0) <= NOT Pecahan_bulat(0);
ALT_INV_TEMPDIV(0) <= NOT TEMPDIV(0);
\ALT_INV_Mux33~0_combout\ <= NOT \Mux33~0_combout\;
ALT_INV_TEMPMUL(0) <= NOT TEMPMUL(0);
ALT_INV_TEMPSUB(0) <= NOT TEMPSUB(0);
ALT_INV_TEMPADD(0) <= NOT TEMPADD(0);
\ALT_INV_SUM[8]~reg0_q\ <= NOT \SUM[8]~reg0_q\;
\ALT_INV_SUM[7]~reg0_q\ <= NOT \SUM[7]~reg0_q\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\;
\ALT_INV_Add2~125_sumout\ <= NOT \Add2~125_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\;
\ALT_INV_Add2~121_sumout\ <= NOT \Add2~121_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~37_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\;
\ALT_INV_Add3~113_sumout\ <= NOT \Add3~113_sumout\;
\ALT_INV_Add2~117_sumout\ <= NOT \Add2~117_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~37_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\;
\ALT_INV_Add3~109_sumout\ <= NOT \Add3~109_sumout\;
\ALT_INV_Add2~113_sumout\ <= NOT \Add2~113_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\;
\ALT_INV_Add3~105_sumout\ <= NOT \Add3~105_sumout\;
\ALT_INV_Add2~109_sumout\ <= NOT \Add2~109_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~29_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~25_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\;
\ALT_INV_Add3~101_sumout\ <= NOT \Add3~101_sumout\;
\ALT_INV_Add2~105_sumout\ <= NOT \Add2~105_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~25_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~21_sumout\;
\ALT_INV_Add2~101_sumout\ <= NOT \Add2~101_sumout\;
\ALT_INV_Add2~97_sumout\ <= NOT \Add2~97_sumout\;
\ALT_INV_Add2~93_sumout\ <= NOT \Add2~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~17_sumout\;
\ALT_INV_Add2~89_sumout\ <= NOT \Add2~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~37_sumout\;
\ALT_INV_Add2~85_sumout\ <= NOT \Add2~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~37_sumout\;
\ALT_INV_Add2~81_sumout\ <= NOT \Add2~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_24~1_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~37_sumout\;
\ALT_INV_Add2~77_sumout\ <= NOT \Add2~77_sumout\;
\ALT_INV_Add2~73_sumout\ <= NOT \Add2~73_sumout\;
\ALT_INV_Add2~69_sumout\ <= NOT \Add2~69_sumout\;
\ALT_INV_Add2~65_sumout\ <= NOT \Add2~65_sumout\;
\ALT_INV_Add2~61_sumout\ <= NOT \Add2~61_sumout\;
\ALT_INV_Add2~57_sumout\ <= NOT \Add2~57_sumout\;
\ALT_INV_Add2~53_sumout\ <= NOT \Add2~53_sumout\;
\ALT_INV_Add2~49_sumout\ <= NOT \Add2~49_sumout\;
\ALT_INV_Add2~45_sumout\ <= NOT \Add2~45_sumout\;
\ALT_INV_Add2~41_sumout\ <= NOT \Add2~41_sumout\;
\ALT_INV_Add2~37_sumout\ <= NOT \Add2~37_sumout\;
\ALT_INV_Add2~33_sumout\ <= NOT \Add2~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\;
\ALT_INV_Add3~97_sumout\ <= NOT \Add3~97_sumout\;
\ALT_INV_Add2~29_sumout\ <= NOT \Add2~29_sumout\;
\ALT_INV_Add2~25_sumout\ <= NOT \Add2~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~21_sumout\;
\ALT_INV_Add2~21_sumout\ <= NOT \Add2~21_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~17_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_11~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~9_sumout\;
\ALT_INV_Add3~93_sumout\ <= NOT \Add3~93_sumout\;
\ALT_INV_Add3~89_sumout\ <= NOT \Add3~89_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~13_sumout\;
\ALT_INV_Add3~85_sumout\ <= NOT \Add3~85_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~17_sumout\;
\ALT_INV_Add3~81_sumout\ <= NOT \Add3~81_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~21_sumout\;
\ALT_INV_Add3~77_sumout\ <= NOT \Add3~77_sumout\;
\ALT_INV_Add3~73_sumout\ <= NOT \Add3~73_sumout\;
\ALT_INV_Add3~69_sumout\ <= NOT \Add3~69_sumout\;
\ALT_INV_Add3~65_sumout\ <= NOT \Add3~65_sumout\;
\ALT_INV_Add3~61_sumout\ <= NOT \Add3~61_sumout\;
\ALT_INV_Add3~57_sumout\ <= NOT \Add3~57_sumout\;
\ALT_INV_Add3~53_sumout\ <= NOT \Add3~53_sumout\;
\ALT_INV_Add3~49_sumout\ <= NOT \Add3~49_sumout\;
\ALT_INV_Add3~45_sumout\ <= NOT \Add3~45_sumout\;
\ALT_INV_Add3~41_sumout\ <= NOT \Add3~41_sumout\;
\ALT_INV_Add3~37_sumout\ <= NOT \Add3~37_sumout\;
\ALT_INV_Add3~33_sumout\ <= NOT \Add3~33_sumout\;
\ALT_INV_Add3~29_sumout\ <= NOT \Add3~29_sumout\;
\ALT_INV_Add3~25_sumout\ <= NOT \Add3~25_sumout\;
\ALT_INV_Add3~21_sumout\ <= NOT \Add3~21_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\;
\ALT_INV_Add3~17_sumout\ <= NOT \Add3~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~17_sumout\;
\ALT_INV_Add3~13_sumout\ <= NOT \Add3~13_sumout\;
\ALT_INV_Add2~17_sumout\ <= NOT \Add2~17_sumout\;
\ALT_INV_Mult0~343\ <= NOT \Mult0~343\;
\ALT_INV_Mult0~342\ <= NOT \Mult0~342\;
\ALT_INV_Mult0~341\ <= NOT \Mult0~341\;
\ALT_INV_Mult0~340\ <= NOT \Mult0~340\;
\ALT_INV_Mult0~339\ <= NOT \Mult0~339\;
\ALT_INV_Mult0~338\ <= NOT \Mult0~338\;
\ALT_INV_Mult0~337\ <= NOT \Mult0~337\;
\ALT_INV_Mult0~336\ <= NOT \Mult0~336\;
\ALT_INV_Mult0~335\ <= NOT \Mult0~335\;
\ALT_INV_Mult0~334\ <= NOT \Mult0~334\;
\ALT_INV_Mult0~333\ <= NOT \Mult0~333\;
\ALT_INV_Mult0~332\ <= NOT \Mult0~332\;
\ALT_INV_Mult0~331\ <= NOT \Mult0~331\;
\ALT_INV_Mult0~330\ <= NOT \Mult0~330\;
\ALT_INV_Mult0~329\ <= NOT \Mult0~329\;
\ALT_INV_Mult0~328\ <= NOT \Mult0~328\;
\ALT_INV_Mult0~327\ <= NOT \Mult0~327\;
\ALT_INV_Mult0~326_resulta\ <= NOT \Mult0~326_resulta\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~13_sumout\;
\ALT_INV_Add5~125_sumout\ <= NOT \Add5~125_sumout\;
\ALT_INV_Add5~121_sumout\ <= NOT \Add5~121_sumout\;
\ALT_INV_Add5~117_sumout\ <= NOT \Add5~117_sumout\;
\ALT_INV_Add5~113_sumout\ <= NOT \Add5~113_sumout\;
\ALT_INV_Add5~109_sumout\ <= NOT \Add5~109_sumout\;
\ALT_INV_Add5~105_sumout\ <= NOT \Add5~105_sumout\;
\ALT_INV_Add5~101_sumout\ <= NOT \Add5~101_sumout\;
\ALT_INV_Add5~97_sumout\ <= NOT \Add5~97_sumout\;
\ALT_INV_Add5~93_sumout\ <= NOT \Add5~93_sumout\;
\ALT_INV_Add5~89_sumout\ <= NOT \Add5~89_sumout\;
\ALT_INV_Add5~85_sumout\ <= NOT \Add5~85_sumout\;
\ALT_INV_Add5~81_sumout\ <= NOT \Add5~81_sumout\;
\ALT_INV_Add5~77_sumout\ <= NOT \Add5~77_sumout\;
\ALT_INV_Add5~73_sumout\ <= NOT \Add5~73_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_11~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_10~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_12~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_27~1_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~29_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_28~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~29_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_29~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_30~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_31~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_32~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_3~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_4~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~33_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~29_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~25_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~21_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~17_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~13_sumout\;
\Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~9_sumout\;
\ALT_INV_Add3~9_sumout\ <= NOT \Add3~9_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\ALT_INV_Add2~9_sumout\ <= NOT \Add2~9_sumout\;
\ALT_INV_Mult0~670\ <= NOT \Mult0~670\;
\ALT_INV_Mult0~669\ <= NOT \Mult0~669\;
\ALT_INV_Mult0~668\ <= NOT \Mult0~668\;
\ALT_INV_Mult0~667\ <= NOT \Mult0~667\;
\ALT_INV_Mult0~666\ <= NOT \Mult0~666\;
\ALT_INV_Mult0~665\ <= NOT \Mult0~665\;
\ALT_INV_Mult0~664\ <= NOT \Mult0~664\;
\ALT_INV_Mult0~663\ <= NOT \Mult0~663\;
\ALT_INV_Mult0~662\ <= NOT \Mult0~662\;
\ALT_INV_Mult0~661\ <= NOT \Mult0~661\;
\ALT_INV_Mult0~660\ <= NOT \Mult0~660\;
\ALT_INV_Mult0~659\ <= NOT \Mult0~659\;
\ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \Mult0~mult_hlmac_resulta\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_7~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_3~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_9~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_8~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_7~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_3~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_10~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_9~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_7~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_9~17_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_8~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~17_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_9~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_11~17_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_10~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_8~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_10~13_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_9~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~13_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_10~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_12~13_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_11~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~9_sumout\;
\ALT_INV_Add5~13_sumout\ <= NOT \Add5~13_sumout\;
\ALT_INV_Add5~5_sumout\ <= NOT \Add5~5_sumout\;
\ALT_INV_SqrtRoot[31]~_Duplicate_2_q\ <= NOT \SqrtRoot[31]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[30]~_Duplicate_2_q\ <= NOT \SqrtRoot[30]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[29]~_Duplicate_2_q\ <= NOT \SqrtRoot[29]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[28]~_Duplicate_2_q\ <= NOT \SqrtRoot[28]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[27]~_Duplicate_2_q\ <= NOT \SqrtRoot[27]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[26]~_Duplicate_2_q\ <= NOT \SqrtRoot[26]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[25]~_Duplicate_2_q\ <= NOT \SqrtRoot[25]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[24]~_Duplicate_2_q\ <= NOT \SqrtRoot[24]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[23]~_Duplicate_2_q\ <= NOT \SqrtRoot[23]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[22]~_Duplicate_2_q\ <= NOT \SqrtRoot[22]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[21]~_Duplicate_2_q\ <= NOT \SqrtRoot[21]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[20]~_Duplicate_2_q\ <= NOT \SqrtRoot[20]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[19]~_Duplicate_2_q\ <= NOT \SqrtRoot[19]~_Duplicate_2_q\;
\ALT_INV_SqrtRoot[18]~_Duplicate_2_q\ <= NOT \SqrtRoot[18]~_Duplicate_2_q\;
\Div4|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_9~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_11~9_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_10~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~9_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_12~9_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_11~9_sumout\;
\ALT_INV_Add3~5_sumout\ <= NOT \Add3~5_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Add2~1_sumout\ <= NOT \Add2~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~5_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~5_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_3~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~5_sumout\;
ALT_INV_SqrtRoot(17) <= NOT SqrtRoot(17);
ALT_INV_SqrtRoot(16) <= NOT SqrtRoot(16);
ALT_INV_SqrtRoot(15) <= NOT SqrtRoot(15);
ALT_INV_SqrtRoot(14) <= NOT SqrtRoot(14);
ALT_INV_SqrtRoot(13) <= NOT SqrtRoot(13);
ALT_INV_SqrtRoot(12) <= NOT SqrtRoot(12);
ALT_INV_SqrtRoot(11) <= NOT SqrtRoot(11);
ALT_INV_SqrtRoot(10) <= NOT SqrtRoot(10);
ALT_INV_SqrtRoot(9) <= NOT SqrtRoot(9);
ALT_INV_SqrtRoot(8) <= NOT SqrtRoot(8);
ALT_INV_SqrtRoot(7) <= NOT SqrtRoot(7);
ALT_INV_SqrtRoot(6) <= NOT SqrtRoot(6);
ALT_INV_SqrtRoot(5) <= NOT SqrtRoot(5);
ALT_INV_SqrtRoot(4) <= NOT SqrtRoot(4);
ALT_INV_SqrtRoot(2) <= NOT SqrtRoot(2);
ALT_INV_SqrtRoot(0) <= NOT SqrtRoot(0);
\ALT_INV_Mult2~418\ <= NOT \Mult2~418\;
\ALT_INV_Mult2~417\ <= NOT \Mult2~417\;
\ALT_INV_Mult2~416\ <= NOT \Mult2~416\;
\ALT_INV_Mult2~415\ <= NOT \Mult2~415\;
\ALT_INV_Mult2~414\ <= NOT \Mult2~414\;
\ALT_INV_Mult2~413\ <= NOT \Mult2~413\;
\ALT_INV_Mult2~412\ <= NOT \Mult2~412\;
\ALT_INV_Mult2~411\ <= NOT \Mult2~411\;
\ALT_INV_Mult2~410\ <= NOT \Mult2~410\;
\ALT_INV_Mult2~409\ <= NOT \Mult2~409\;
\ALT_INV_Mult2~408\ <= NOT \Mult2~408\;
\ALT_INV_Mult2~407\ <= NOT \Mult2~407\;
\ALT_INV_Mult2~406\ <= NOT \Mult2~406\;
\ALT_INV_Mult2~405_resulta\ <= NOT \Mult2~405_resulta\;
\Div1|auto_generated|divider|ALT_INV_op_1~77_sumout\ <= NOT \Div1|auto_generated|divider|op_1~77_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_5~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~73_sumout\ <= NOT \Div1|auto_generated|divider|op_1~73_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_6~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\ <= NOT \Div1|auto_generated|divider|op_1~69_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_7~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\ <= NOT \Div1|auto_generated|divider|op_1~65_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_8~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\ <= NOT \Div1|auto_generated|divider|op_1~61_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_9~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\ <= NOT \Div1|auto_generated|divider|op_1~57_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_10~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\ <= NOT \Div1|auto_generated|divider|op_1~53_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_11~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\ <= NOT \Div1|auto_generated|divider|op_1~49_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_12~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\ <= NOT \Div1|auto_generated|divider|op_1~45_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_14~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\ <= NOT \Div1|auto_generated|divider|op_1~41_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_15~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\ <= NOT \Div1|auto_generated|divider|op_1~37_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_16~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\ <= NOT \Div1|auto_generated|divider|op_1~33_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_17~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \Div1|auto_generated|divider|op_1~29_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_18~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \Div1|auto_generated|divider|op_1~25_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_19~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \Div1|auto_generated|divider|op_1~21_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_20~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \Div1|auto_generated|divider|op_1~17_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_21~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \Div1|auto_generated|divider|op_1~13_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_22~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \Div1|auto_generated|divider|op_1~9_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_23~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \Div1|auto_generated|divider|op_1~5_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_25~1_sumout\;
\Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \Div1|auto_generated|divider|op_1~1_sumout\;
\Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\ <= NOT \Div1|auto_generated|divider|divider|op_26~1_sumout\;
\ALT_INV_Add3~1_sumout\ <= NOT \Add3~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_5~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_4~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_6~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_5~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_7~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_6~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_3~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_8~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_7~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_4~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_9~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_8~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_5~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_10~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_9~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_6~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_11~1_sumout\;
\ALT_INV_Add4~13_sumout\ <= NOT \Add4~13_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_4~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_10~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_7~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_12~1_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_5~1_sumout\;
\Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_11~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_8~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_3~1_sumout\;
\ALT_INV_Add4~5_sumout\ <= NOT \Add4~5_sumout\;
\Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_6~1_sumout\;
\ALT_INV_Mult2~43\ <= NOT \Mult2~43\;
\ALT_INV_Mult2~42\ <= NOT \Mult2~42\;
\ALT_INV_Mult2~41\ <= NOT \Mult2~41\;
\ALT_INV_Mult2~40\ <= NOT \Mult2~40\;
\ALT_INV_Mult2~39\ <= NOT \Mult2~39\;
\ALT_INV_Mult2~38\ <= NOT \Mult2~38\;
\ALT_INV_Mult2~37\ <= NOT \Mult2~37\;
\ALT_INV_Mult2~36\ <= NOT \Mult2~36\;
\ALT_INV_Mult2~35\ <= NOT \Mult2~35\;
\ALT_INV_Mult2~34\ <= NOT \Mult2~34\;
\ALT_INV_Mult2~33\ <= NOT \Mult2~33\;
\ALT_INV_Mult2~32\ <= NOT \Mult2~32\;
\ALT_INV_Mult2~31\ <= NOT \Mult2~31\;
\ALT_INV_Mult2~30\ <= NOT \Mult2~30\;
\ALT_INV_Mult2~27\ <= NOT \Mult2~27\;
\ALT_INV_Mult2~22\ <= NOT \Mult2~22\;
\ALT_INV_Mult2~21\ <= NOT \Mult2~21\;
\ALT_INV_Mult2~19\ <= NOT \Mult2~19\;
\ALT_INV_Mult2~13\ <= NOT \Mult2~13\;
\ALT_INV_Mult2~12_resulta\ <= NOT \Mult2~12_resulta\;
\ALT_INV_Mult2~1_sumout\ <= NOT \Mult2~1_sumout\;
\ALT_INV_Mult3~26\ <= NOT \Mult3~26\;
\ALT_INV_Mult3~24\ <= NOT \Mult3~24\;
\ALT_INV_Mult3~21\ <= NOT \Mult3~21\;
\ALT_INV_Mult3~20\ <= NOT \Mult3~20\;
\ALT_INV_Mult3~16\ <= NOT \Mult3~16\;
\ALT_INV_Mult3~14\ <= NOT \Mult3~14\;
\ALT_INV_Mult3~10\ <= NOT \Mult3~10\;
\ALT_INV_Mult3~8_resulta\ <= NOT \Mult3~8_resulta\;
\Div4|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \Div4|auto_generated|divider|divider|op_3~1_sumout\;
\Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \Div3|auto_generated|divider|divider|op_9~1_sumout\;
\ALT_INV_Add6~1_sumout\ <= NOT \Add6~1_sumout\;
\Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \Div2|auto_generated|divider|divider|op_4~1_sumout\;
\ALT_INV_Add4~1_sumout\ <= NOT \Add4~1_sumout\;
\ALT_INV_Mult1~21\ <= NOT \Mult1~21\;
\ALT_INV_Mult1~20\ <= NOT \Mult1~20\;
\ALT_INV_Mult1~19\ <= NOT \Mult1~19\;
\ALT_INV_Mult1~18\ <= NOT \Mult1~18\;
\ALT_INV_Mult1~17\ <= NOT \Mult1~17\;
\ALT_INV_Mult1~16\ <= NOT \Mult1~16\;
\ALT_INV_Mult1~15\ <= NOT \Mult1~15\;
\ALT_INV_Mult1~14\ <= NOT \Mult1~14\;
\ALT_INV_Mult1~13\ <= NOT \Mult1~13\;
\ALT_INV_Mult1~12\ <= NOT \Mult1~12\;
\ALT_INV_Mult1~11\ <= NOT \Mult1~11\;
\ALT_INV_Mult1~10\ <= NOT \Mult1~10\;
\ALT_INV_Mult1~9\ <= NOT \Mult1~9\;
\ALT_INV_Mult1~8_resulta\ <= NOT \Mult1~8_resulta\;
\Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \Div0|auto_generated|divider|divider|op_7~1_sumout\;
\ALT_INV_SqrtRoot[19]~SCLR_LUT_combout\ <= NOT \SqrtRoot[19]~SCLR_LUT_combout\;
\ALT_INV_SqrtRoot[18]~SCLR_LUT_combout\ <= NOT \SqrtRoot[18]~SCLR_LUT_combout\;
\ALT_INV_MODE[3]~input_o\ <= NOT \MODE[3]~input_o\;
\ALT_INV_MODE[2]~input_o\ <= NOT \MODE[2]~input_o\;
\ALT_INV_MODE[0]~input_o\ <= NOT \MODE[0]~input_o\;
\ALT_INV_MODE[1]~input_o\ <= NOT \MODE[1]~input_o\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[261]~290_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[261]~289_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[262]~288_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[252]~287_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[252]~286_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[263]~285_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[253]~284_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[243]~283_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[243]~282_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[263]~281_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[28]~16_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[264]~280_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[254]~279_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[244]~278_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[234]~277_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[234]~276_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[254]~275_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[29]~15_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[21]~14_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[60]~274_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[50]~273_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[40]~272_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[30]~271_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[20]~270_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[10]~269_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[0]~268_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[10]~267_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[30]~266_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[50]~265_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[60]~264_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[69]~263_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[59]~262_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[49]~261_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[39]~260_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[29]~259_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[19]~258_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[9]~257_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[49]~256_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[69]~255_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[78]~254_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[68]~253_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[58]~252_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[48]~251_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[38]~250_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[28]~249_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[58]~247_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[78]~246_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[87]~245_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[77]~244_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[67]~243_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[57]~242_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[47]~241_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[37]~240_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[27]~239_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[47]~238_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[67]~237_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[87]~236_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[265]~235_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[255]~234_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[245]~233_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[235]~232_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[225]~231_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[225]~230_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[245]~229_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[265]~228_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[30]~13_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[22]~12_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[14]~11_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[266]~227_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[256]~226_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[246]~225_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[236]~224_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[226]~223_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[216]~222_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[216]~221_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[236]~220_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[256]~219_combout\;
ALT_INV_Pecahan_bulat(31) <= NOT Pecahan_bulat(31);
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[37]~15_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[36]~17_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[31]~10_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[15]~8_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[7]~7_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[96]~218_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[86]~217_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[76]~216_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[66]~215_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[56]~214_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[46]~213_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[36]~212_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[56]~211_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[76]~210_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[96]~209_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[105]~208_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[95]~207_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[85]~206_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[75]~205_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[65]~204_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[55]~203_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[45]~202_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[45]~201_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[65]~200_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[85]~199_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[105]~198_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[114]~197_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[104]~196_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[94]~195_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[74]~193_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[64]~192_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[54]~191_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[54]~190_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[74]~189_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[94]~188_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[114]~187_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[123]~186_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[113]~185_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[103]~184_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[93]~183_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[83]~182_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[73]~181_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[63]~180_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[63]~179_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[83]~178_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[103]~177_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[123]~176_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[132]~175_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[122]~174_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[112]~173_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[102]~172_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[92]~171_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[82]~170_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[72]~169_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[72]~168_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[92]~167_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[112]~166_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[132]~165_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[141]~164_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[131]~163_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[121]~162_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[111]~161_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[101]~160_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[91]~159_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[81]~158_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[81]~157_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[101]~156_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[121]~155_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[141]~154_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[150]~153_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[140]~152_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[130]~151_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[120]~150_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[110]~149_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[100]~148_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[90]~147_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[90]~146_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[110]~145_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[130]~144_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[150]~143_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[159]~142_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[149]~141_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[139]~140_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[119]~138_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[109]~137_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[99]~136_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[99]~135_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[119]~134_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[139]~133_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[159]~132_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[168]~131_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[158]~130_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[148]~129_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[138]~128_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[128]~127_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[118]~126_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[108]~125_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[108]~124_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[128]~123_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[148]~122_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[168]~121_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[177]~120_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[167]~119_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[157]~118_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[147]~117_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[137]~116_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[127]~115_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[117]~114_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[117]~113_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[137]~112_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[157]~111_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[177]~110_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[186]~109_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[176]~108_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[166]~107_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[156]~106_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[146]~105_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[136]~104_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[126]~103_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[126]~102_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[146]~101_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[166]~100_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[186]~99_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[195]~98_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[185]~97_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[175]~96_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[165]~95_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[155]~94_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[145]~93_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[135]~92_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[135]~91_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[155]~90_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[175]~89_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[195]~88_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[204]~87_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[194]~86_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[184]~85_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[174]~84_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[164]~83_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[154]~82_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[144]~81_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[144]~80_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[164]~79_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[184]~78_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[204]~77_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[213]~76_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[203]~75_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[193]~74_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[183]~73_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[173]~72_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[163]~71_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[153]~70_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[153]~69_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[173]~68_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[193]~67_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[213]~66_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[222]~65_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[212]~64_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[202]~63_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[192]~62_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[182]~61_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[172]~60_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[162]~59_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[162]~58_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[182]~57_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[202]~56_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[222]~55_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[231]~54_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[221]~53_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[211]~52_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[201]~51_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[191]~50_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[181]~49_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[171]~48_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[171]~47_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[191]~46_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[211]~45_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[231]~44_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[240]~43_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[230]~42_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[220]~41_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[210]~40_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[200]~39_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[190]~38_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[180]~37_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[180]~36_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[200]~35_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[220]~34_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[240]~33_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[249]~32_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[239]~31_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[229]~30_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[219]~29_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[209]~28_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[199]~27_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[189]~26_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[189]~25_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[209]~24_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[229]~23_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[249]~22_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[258]~21_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[248]~20_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[238]~19_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[228]~18_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[218]~17_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[208]~16_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[198]~15_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[198]~14_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[218]~13_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[238]~12_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[258]~11_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[267]~10_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[257]~9_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[247]~8_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[237]~7_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[227]~6_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[217]~5_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[207]~4_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[227]~2_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[247]~1_combout\;
\Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\ <= NOT \Div1|auto_generated|divider|divider|StageOut[267]~0_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[10]~16_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[10]~14_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[9]~15_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[9]~13_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[13]~13_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[13]~12_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[13]~11_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[10]~10_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~12_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[17]~11_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[17]~10_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[17]~9_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[9]~9_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~10_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[21]~9_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[21]~8_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[21]~7_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~8_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[13]~7_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[25]~8_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[25]~7_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[25]~6_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[25]~5_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~6_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[17]~5_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[29]~6_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[29]~5_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[29]~4_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[29]~3_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~4_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[21]~3_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[33]~4_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[33]~2_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[33]~2_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\;
\Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\ <= NOT \Div4|auto_generated|divider|divider|StageOut[33]~0_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[25]~2_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[20]~1_combout\;
\Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\ <= NOT \Div3|auto_generated|divider|divider|StageOut[25]~0_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[42]~1_combout\;
\Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\ <= NOT \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[32]~6_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[24]~5_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[8]~3_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[0]~2_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[8]~1_combout\;
\Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\ <= NOT \Div0|auto_generated|divider|divider|StageOut[24]~0_combout\;
ALT_INV_SqrtRoot(3) <= NOT SqrtRoot(3);
ALT_INV_SqrtRoot(1) <= NOT SqrtRoot(1);
ALT_INV_Pecahan_koma(0) <= NOT Pecahan_koma(0);
\ALT_INV_Mux19~0_combout\ <= NOT \Mux19~0_combout\;
\ALT_INV_SUM[19]~3_combout\ <= NOT \SUM[19]~3_combout\;
\ALT_INV_SUM[1]~2_combout\ <= NOT \SUM[1]~2_combout\;
\ALT_INV_Mux20~2_combout\ <= NOT \Mux20~2_combout\;
ALT_INV_Volt(13) <= NOT Volt(13);
\ALT_INV_Mux20~1_combout\ <= NOT \Mux20~1_combout\;
ALT_INV_TEMPPOW(13) <= NOT TEMPPOW(13);
\ALT_INV_Mux20~0_combout\ <= NOT \Mux20~0_combout\;
ALT_INV_Distance(13) <= NOT Distance(13);
\ALT_INV_SUM[13]~1_combout\ <= NOT \SUM[13]~1_combout\;
\ALT_INV_Mux21~2_combout\ <= NOT \Mux21~2_combout\;
ALT_INV_Volt(12) <= NOT Volt(12);
\ALT_INV_Mux21~1_combout\ <= NOT \Mux21~1_combout\;
ALT_INV_TEMPPOW(12) <= NOT TEMPPOW(12);
\ALT_INV_Mux21~0_combout\ <= NOT \Mux21~0_combout\;
ALT_INV_Distance(12) <= NOT Distance(12);
ALT_INV_Distance(11) <= NOT Distance(11);
ALT_INV_TEMPPOW(11) <= NOT TEMPPOW(11);
\ALT_INV_Mux22~0_combout\ <= NOT \Mux22~0_combout\;
ALT_INV_Volt(11) <= NOT Volt(11);
ALT_INV_Distance(10) <= NOT Distance(10);
ALT_INV_TEMPPOW(10) <= NOT TEMPPOW(10);
\ALT_INV_Mux23~0_combout\ <= NOT \Mux23~0_combout\;
ALT_INV_Volt(10) <= NOT Volt(10);
ALT_INV_Distance(9) <= NOT Distance(9);
ALT_INV_TEMPPOW(9) <= NOT TEMPPOW(9);
\ALT_INV_Mux24~0_combout\ <= NOT \Mux24~0_combout\;
ALT_INV_Volt(9) <= NOT Volt(9);
\ALT_INV_Mux25~3_combout\ <= NOT \Mux25~3_combout\;
ALT_INV_Volt(8) <= NOT Volt(8);
\ALT_INV_process_0~1_combout\ <= NOT \process_0~1_combout\;
\ALT_INV_Mux25~2_combout\ <= NOT \Mux25~2_combout\;
ALT_INV_TEMPPOW(8) <= NOT TEMPPOW(8);
\ALT_INV_Mux25~1_combout\ <= NOT \Mux25~1_combout\;
ALT_INV_Distance(8) <= NOT Distance(8);
ALT_INV_Celcius_to_Kelvin(8) <= NOT Celcius_to_Kelvin(8);
\ALT_INV_Mux25~0_combout\ <= NOT \Mux25~0_combout\;
ALT_INV_Hour_to_Second(8) <= NOT Hour_to_Second(8);
\ALT_INV_Mux26~3_combout\ <= NOT \Mux26~3_combout\;
ALT_INV_Volt(7) <= NOT Volt(7);
\ALT_INV_process_0~0_combout\ <= NOT \process_0~0_combout\;
\ALT_INV_Mux26~2_combout\ <= NOT \Mux26~2_combout\;
ALT_INV_Distance(7) <= NOT Distance(7);
\ALT_INV_Mux26~1_combout\ <= NOT \Mux26~1_combout\;
ALT_INV_TEMPPOW(7) <= NOT TEMPPOW(7);
\ALT_INV_Mux26~0_combout\ <= NOT \Mux26~0_combout\;
\ALT_INV_Mux27~3_combout\ <= NOT \Mux27~3_combout\;
\ALT_INV_Mux27~2_combout\ <= NOT \Mux27~2_combout\;
\ALT_INV_Mux27~1_combout\ <= NOT \Mux27~1_combout\;
ALT_INV_TEMPPOW(6) <= NOT TEMPPOW(6);
ALT_INV_Pecahan_bulat(6) <= NOT Pecahan_bulat(6);
ALT_INV_TEMPDIV(6) <= NOT TEMPDIV(6);
\ALT_INV_Mux27~0_combout\ <= NOT \Mux27~0_combout\;
\ALT_INV_Mux28~3_combout\ <= NOT \Mux28~3_combout\;
\ALT_INV_Mux28~2_combout\ <= NOT \Mux28~2_combout\;
\ALT_INV_Mux28~1_combout\ <= NOT \Mux28~1_combout\;
ALT_INV_TEMPPOW(5) <= NOT TEMPPOW(5);
ALT_INV_Pecahan_bulat(5) <= NOT Pecahan_bulat(5);
ALT_INV_TEMPDIV(5) <= NOT TEMPDIV(5);
\ALT_INV_Mux28~0_combout\ <= NOT \Mux28~0_combout\;
\ALT_INV_Mux29~3_combout\ <= NOT \Mux29~3_combout\;
\ALT_INV_Mux29~2_combout\ <= NOT \Mux29~2_combout\;
\ALT_INV_Mux29~1_combout\ <= NOT \Mux29~1_combout\;
ALT_INV_TEMPPOW(4) <= NOT TEMPPOW(4);
ALT_INV_Pecahan_bulat(4) <= NOT Pecahan_bulat(4);
ALT_INV_TEMPDIV(4) <= NOT TEMPDIV(4);
\ALT_INV_Mux29~0_combout\ <= NOT \Mux29~0_combout\;
\ALT_INV_Mux30~3_combout\ <= NOT \Mux30~3_combout\;
\ALT_INV_Mux30~2_combout\ <= NOT \Mux30~2_combout\;
\ALT_INV_Mux30~1_combout\ <= NOT \Mux30~1_combout\;
ALT_INV_TEMPROOT2(3) <= NOT TEMPROOT2(3);
ALT_INV_TEMPPOW(3) <= NOT TEMPPOW(3);
ALT_INV_Pecahan_bulat(3) <= NOT Pecahan_bulat(3);
ALT_INV_TEMPDIV(3) <= NOT TEMPDIV(3);
\ALT_INV_Mux30~0_combout\ <= NOT \Mux30~0_combout\;
\ALT_INV_Mux31~3_combout\ <= NOT \Mux31~3_combout\;
\ALT_INV_Mux31~2_combout\ <= NOT \Mux31~2_combout\;
\ALT_INV_Mux31~1_combout\ <= NOT \Mux31~1_combout\;
ALT_INV_TEMPPOW(2) <= NOT TEMPPOW(2);
ALT_INV_Pecahan_bulat(2) <= NOT Pecahan_bulat(2);
ALT_INV_TEMPDIV(2) <= NOT TEMPDIV(2);
\ALT_INV_Mux31~0_combout\ <= NOT \Mux31~0_combout\;
\ALT_INV_Mux32~3_combout\ <= NOT \Mux32~3_combout\;
\ALT_INV_Mux32~2_combout\ <= NOT \Mux32~2_combout\;
\ALT_INV_Mux32~1_combout\ <= NOT \Mux32~1_combout\;
ALT_INV_TEMPROOT2(1) <= NOT TEMPROOT2(1);
ALT_INV_TEMPPOW(1) <= NOT TEMPPOW(1);
ALT_INV_Pecahan_bulat(1) <= NOT Pecahan_bulat(1);
ALT_INV_TEMPDIV(1) <= NOT TEMPDIV(1);
\ALT_INV_Mux32~0_combout\ <= NOT \Mux32~0_combout\;
\ALT_INV_Equal0~5_combout\ <= NOT \Equal0~5_combout\;
\ALT_INV_Equal0~4_combout\ <= NOT \Equal0~4_combout\;
\ALT_INV_Equal0~3_combout\ <= NOT \Equal0~3_combout\;
ALT_INV_TEMPROOT(0) <= NOT TEMPROOT(0);
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
ALT_INV_TEMPROOT(31) <= NOT TEMPROOT(31);
\ALT_INV_Mux33~3_combout\ <= NOT \Mux33~3_combout\;
ALT_INV_Volt(0) <= NOT Volt(0);
ALT_INV_Debit(0) <= NOT Debit(0);
ALT_INV_Distance(0) <= NOT Distance(0);
ALT_INV_Hour_to_Second(0) <= NOT Hour_to_Second(0);
\ALT_INV_Mux33~2_combout\ <= NOT \Mux33~2_combout\;
ALT_INV_Celcius_to_Farenh(0) <= NOT Celcius_to_Farenh(0);
ALT_INV_Celcius_to_Reaumur(0) <= NOT Celcius_to_Reaumur(0);
ALT_INV_Celcius_to_Kelvin(0) <= NOT Celcius_to_Kelvin(0);
ALT_INV_MS_to_KMH(0) <= NOT MS_to_KMH(0);
\ALT_INV_Mux33~1_combout\ <= NOT \Mux33~1_combout\;
ALT_INV_TEMPROOT2(0) <= NOT TEMPROOT2(0);
ALT_INV_TEMPPOW(0) <= NOT TEMPPOW(0);
\ALT_INV_Mult4~21\ <= NOT \Mult4~21\;
\ALT_INV_Mult4~20\ <= NOT \Mult4~20\;
\ALT_INV_Mult4~19\ <= NOT \Mult4~19\;
\ALT_INV_Mult4~18\ <= NOT \Mult4~18\;
\ALT_INV_Mult4~17\ <= NOT \Mult4~17\;
\ALT_INV_Mult4~16\ <= NOT \Mult4~16\;
\ALT_INV_Mult4~15\ <= NOT \Mult4~15\;
\ALT_INV_Mult4~14\ <= NOT \Mult4~14\;
\ALT_INV_Mult4~13\ <= NOT \Mult4~13\;
\ALT_INV_Mult4~12\ <= NOT \Mult4~12\;
\ALT_INV_Mult4~11\ <= NOT \Mult4~11\;
\ALT_INV_Mult4~10\ <= NOT \Mult4~10\;
\ALT_INV_Mult4~9\ <= NOT \Mult4~9\;
\ALT_INV_Mult4~8_resulta\ <= NOT \Mult4~8_resulta\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
ALT_INV_TEMPROOT2(19) <= NOT TEMPROOT2(19);
ALT_INV_TEMPROOT2(18) <= NOT TEMPROOT2(18);
ALT_INV_Hour_to_Second(18) <= NOT Hour_to_Second(18);
ALT_INV_TEMPROOT2(17) <= NOT TEMPROOT2(17);
ALT_INV_Hour_to_Second(17) <= NOT Hour_to_Second(17);
ALT_INV_TEMPROOT2(16) <= NOT TEMPROOT2(16);
ALT_INV_Hour_to_Second(16) <= NOT Hour_to_Second(16);
ALT_INV_TEMPROOT2(15) <= NOT TEMPROOT2(15);
ALT_INV_Hour_to_Second(15) <= NOT Hour_to_Second(15);
ALT_INV_TEMPROOT2(14) <= NOT TEMPROOT2(14);
ALT_INV_Hour_to_Second(14) <= NOT Hour_to_Second(14);
ALT_INV_TEMPROOT2(13) <= NOT TEMPROOT2(13);
ALT_INV_TEMPMUL(13) <= NOT TEMPMUL(13);
ALT_INV_Hour_to_Second(13) <= NOT Hour_to_Second(13);
ALT_INV_TEMPROOT2(12) <= NOT TEMPROOT2(12);
ALT_INV_TEMPMUL(12) <= NOT TEMPMUL(12);
ALT_INV_Hour_to_Second(12) <= NOT Hour_to_Second(12);
ALT_INV_Hour_to_Second(11) <= NOT Hour_to_Second(11);
ALT_INV_TEMPROOT2(11) <= NOT TEMPROOT2(11);
ALT_INV_TEMPMUL(11) <= NOT TEMPMUL(11);
ALT_INV_Hour_to_Second(10) <= NOT Hour_to_Second(10);
ALT_INV_TEMPROOT2(10) <= NOT TEMPROOT2(10);
ALT_INV_TEMPMUL(10) <= NOT TEMPMUL(10);
ALT_INV_MS_to_KMH(9) <= NOT MS_to_KMH(9);
ALT_INV_Hour_to_Second(9) <= NOT Hour_to_Second(9);
ALT_INV_TEMPROOT2(9) <= NOT TEMPROOT2(9);
ALT_INV_Celcius_to_Farenh(9) <= NOT Celcius_to_Farenh(9);
ALT_INV_TEMPMUL(9) <= NOT TEMPMUL(9);
ALT_INV_TEMPROOT2(8) <= NOT TEMPROOT2(8);
ALT_INV_Celcius_to_Farenh(8) <= NOT Celcius_to_Farenh(8);
ALT_INV_TEMPMUL(8) <= NOT TEMPMUL(8);
ALT_INV_MS_to_KMH(8) <= NOT MS_to_KMH(8);
ALT_INV_TEMPROOT2(7) <= NOT TEMPROOT2(7);
ALT_INV_Celcius_to_Farenh(7) <= NOT Celcius_to_Farenh(7);
ALT_INV_TEMPMUL(7) <= NOT TEMPMUL(7);
ALT_INV_Celcius_to_Kelvin(7) <= NOT Celcius_to_Kelvin(7);
ALT_INV_TEMPSUB(10) <= NOT TEMPSUB(10);
ALT_INV_MS_to_KMH(7) <= NOT MS_to_KMH(7);
ALT_INV_Hour_to_Second(7) <= NOT Hour_to_Second(7);
ALT_INV_Volt(6) <= NOT Volt(6);
ALT_INV_Debit(6) <= NOT Debit(6);
ALT_INV_Distance(6) <= NOT Distance(6);
ALT_INV_Hour_to_Second(6) <= NOT Hour_to_Second(6);
ALT_INV_Celcius_to_Farenh(6) <= NOT Celcius_to_Farenh(6);
ALT_INV_Celcius_to_Reaumur(6) <= NOT Celcius_to_Reaumur(6);
ALT_INV_Celcius_to_Kelvin(6) <= NOT Celcius_to_Kelvin(6);
ALT_INV_MS_to_KMH(6) <= NOT MS_to_KMH(6);
ALT_INV_TEMPROOT2(6) <= NOT TEMPROOT2(6);
ALT_INV_TEMPMUL(6) <= NOT TEMPMUL(6);
ALT_INV_TEMPSUB(6) <= NOT TEMPSUB(6);
ALT_INV_Volt(5) <= NOT Volt(5);
ALT_INV_Debit(5) <= NOT Debit(5);
ALT_INV_Distance(5) <= NOT Distance(5);
ALT_INV_Hour_to_Second(5) <= NOT Hour_to_Second(5);
ALT_INV_Celcius_to_Farenh(5) <= NOT Celcius_to_Farenh(5);
ALT_INV_Celcius_to_Reaumur(5) <= NOT Celcius_to_Reaumur(5);
ALT_INV_Celcius_to_Kelvin(5) <= NOT Celcius_to_Kelvin(5);
ALT_INV_MS_to_KMH(5) <= NOT MS_to_KMH(5);
ALT_INV_TEMPROOT2(5) <= NOT TEMPROOT2(5);
ALT_INV_TEMPMUL(5) <= NOT TEMPMUL(5);
ALT_INV_TEMPSUB(5) <= NOT TEMPSUB(5);
ALT_INV_Volt(4) <= NOT Volt(4);
ALT_INV_Debit(4) <= NOT Debit(4);
ALT_INV_Distance(4) <= NOT Distance(4);
ALT_INV_Hour_to_Second(4) <= NOT Hour_to_Second(4);
ALT_INV_Celcius_to_Farenh(4) <= NOT Celcius_to_Farenh(4);
ALT_INV_Celcius_to_Reaumur(4) <= NOT Celcius_to_Reaumur(4);
ALT_INV_Celcius_to_Kelvin(4) <= NOT Celcius_to_Kelvin(4);
ALT_INV_MS_to_KMH(4) <= NOT MS_to_KMH(4);
ALT_INV_TEMPROOT2(4) <= NOT TEMPROOT2(4);
ALT_INV_TEMPMUL(4) <= NOT TEMPMUL(4);
ALT_INV_TEMPSUB(4) <= NOT TEMPSUB(4);
ALT_INV_Volt(3) <= NOT Volt(3);
ALT_INV_Debit(3) <= NOT Debit(3);
ALT_INV_Distance(3) <= NOT Distance(3);
ALT_INV_Hour_to_Second(3) <= NOT Hour_to_Second(3);
ALT_INV_Celcius_to_Farenh(3) <= NOT Celcius_to_Farenh(3);
ALT_INV_Celcius_to_Reaumur(3) <= NOT Celcius_to_Reaumur(3);
ALT_INV_Celcius_to_Kelvin(3) <= NOT Celcius_to_Kelvin(3);
ALT_INV_MS_to_KMH(3) <= NOT MS_to_KMH(3);
ALT_INV_TEMPMUL(3) <= NOT TEMPMUL(3);
ALT_INV_TEMPSUB(3) <= NOT TEMPSUB(3);
ALT_INV_Volt(2) <= NOT Volt(2);
ALT_INV_Debit(2) <= NOT Debit(2);
ALT_INV_Distance(2) <= NOT Distance(2);
ALT_INV_Hour_to_Second(2) <= NOT Hour_to_Second(2);
ALT_INV_Celcius_to_Farenh(2) <= NOT Celcius_to_Farenh(2);
ALT_INV_Celcius_to_Reaumur(2) <= NOT Celcius_to_Reaumur(2);
ALT_INV_Celcius_to_Kelvin(2) <= NOT Celcius_to_Kelvin(2);
ALT_INV_MS_to_KMH(2) <= NOT MS_to_KMH(2);
ALT_INV_TEMPROOT2(2) <= NOT TEMPROOT2(2);
ALT_INV_TEMPMUL(2) <= NOT TEMPMUL(2);
ALT_INV_TEMPSUB(2) <= NOT TEMPSUB(2);
ALT_INV_Volt(1) <= NOT Volt(1);
ALT_INV_Debit(1) <= NOT Debit(1);
ALT_INV_Distance(1) <= NOT Distance(1);
ALT_INV_Hour_to_Second(1) <= NOT Hour_to_Second(1);
ALT_INV_Celcius_to_Farenh(1) <= NOT Celcius_to_Farenh(1);
ALT_INV_Celcius_to_Reaumur(1) <= NOT Celcius_to_Reaumur(1);
ALT_INV_Celcius_to_Kelvin(1) <= NOT Celcius_to_Kelvin(1);
ALT_INV_MS_to_KMH(1) <= NOT MS_to_KMH(1);
ALT_INV_TEMPMUL(1) <= NOT TEMPMUL(1);
ALT_INV_TEMPSUB(1) <= NOT TEMPSUB(1);
ALT_INV_TEMPROOT(24) <= NOT TEMPROOT(24);
ALT_INV_TEMPROOT(25) <= NOT TEMPROOT(25);
ALT_INV_TEMPROOT(26) <= NOT TEMPROOT(26);
ALT_INV_TEMPROOT(28) <= NOT TEMPROOT(28);
ALT_INV_TEMPROOT(29) <= NOT TEMPROOT(29);
ALT_INV_TEMPROOT(30) <= NOT TEMPROOT(30);
ALT_INV_TEMPROOT(23) <= NOT TEMPROOT(23);
ALT_INV_TEMPROOT(6) <= NOT TEMPROOT(6);
ALT_INV_TEMPROOT(5) <= NOT TEMPROOT(5);
ALT_INV_TEMPROOT(27) <= NOT TEMPROOT(27);
ALT_INV_TEMPROOT(4) <= NOT TEMPROOT(4);
ALT_INV_TEMPROOT(17) <= NOT TEMPROOT(17);
ALT_INV_TEMPROOT(18) <= NOT TEMPROOT(18);
ALT_INV_TEMPROOT(19) <= NOT TEMPROOT(19);
ALT_INV_TEMPROOT(20) <= NOT TEMPROOT(20);
ALT_INV_TEMPROOT(21) <= NOT TEMPROOT(21);
ALT_INV_TEMPROOT(22) <= NOT TEMPROOT(22);
ALT_INV_TEMPROOT(11) <= NOT TEMPROOT(11);
ALT_INV_TEMPROOT(12) <= NOT TEMPROOT(12);
ALT_INV_TEMPROOT(13) <= NOT TEMPROOT(13);
ALT_INV_TEMPROOT(14) <= NOT TEMPROOT(14);
ALT_INV_TEMPROOT(15) <= NOT TEMPROOT(15);
ALT_INV_TEMPROOT(16) <= NOT TEMPROOT(16);
ALT_INV_TEMPROOT(2) <= NOT TEMPROOT(2);
ALT_INV_TEMPROOT(1) <= NOT TEMPROOT(1);
ALT_INV_TEMPROOT(7) <= NOT TEMPROOT(7);
ALT_INV_TEMPROOT(8) <= NOT TEMPROOT(8);
ALT_INV_TEMPROOT(9) <= NOT TEMPROOT(9);
ALT_INV_TEMPROOT(10) <= NOT TEMPROOT(10);
ALT_INV_TEMPROOT(3) <= NOT TEMPROOT(3);

-- Location: IOOBUF_X89_Y9_N22
\SUM[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(0));

-- Location: IOOBUF_X70_Y81_N19
\SUM[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(1));

-- Location: IOOBUF_X89_Y36_N56
\SUM[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(2));

-- Location: IOOBUF_X82_Y81_N76
\SUM[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(3));

-- Location: IOOBUF_X80_Y81_N2
\SUM[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(4));

-- Location: IOOBUF_X72_Y81_N53
\SUM[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(5));

-- Location: IOOBUF_X70_Y0_N53
\SUM[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(6));

-- Location: IOOBUF_X89_Y37_N56
\SUM[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(7));

-- Location: IOOBUF_X70_Y81_N36
\SUM[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(8));

-- Location: IOOBUF_X72_Y0_N36
\SUM[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(9));

-- Location: IOOBUF_X89_Y36_N39
\SUM[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(10));

-- Location: IOOBUF_X89_Y37_N5
\SUM[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(11));

-- Location: IOOBUF_X89_Y35_N79
\SUM[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(12));

-- Location: IOOBUF_X89_Y37_N22
\SUM[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(13));

-- Location: IOOBUF_X76_Y81_N53
\SUM[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(14));

-- Location: IOOBUF_X84_Y81_N53
\SUM[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(15));

-- Location: IOOBUF_X72_Y0_N2
\SUM[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(16));

-- Location: IOOBUF_X89_Y9_N5
\SUM[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(17));

-- Location: IOOBUF_X80_Y81_N19
\SUM[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(18));

-- Location: IOOBUF_X89_Y38_N22
\SUM[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM(19));

-- Location: IOOBUF_X70_Y0_N2
\SUM2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[0]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(0));

-- Location: IOOBUF_X70_Y0_N36
\SUM2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[1]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(1));

-- Location: IOOBUF_X78_Y81_N36
\SUM2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[2]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(2));

-- Location: IOOBUF_X70_Y0_N19
\SUM2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[3]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(3));

-- Location: IOOBUF_X76_Y81_N19
\SUM2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[4]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(4));

-- Location: IOOBUF_X89_Y9_N39
\SUM2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[5]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(5));

-- Location: IOOBUF_X78_Y81_N53
\SUM2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[6]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(6));

-- Location: IOOBUF_X78_Y81_N19
\SUM2[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[7]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(7));

-- Location: IOOBUF_X72_Y0_N19
\SUM2[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[8]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(8));

-- Location: IOOBUF_X72_Y0_N53
\SUM2[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[9]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(9));

-- Location: IOOBUF_X78_Y81_N2
\SUM2[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[10]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(10));

-- Location: IOOBUF_X89_Y9_N56
\SUM2[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[11]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(11));

-- Location: IOOBUF_X89_Y38_N39
\SUM2[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[12]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(12));

-- Location: IOOBUF_X80_Y81_N53
\SUM2[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[13]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(13));

-- Location: IOOBUF_X89_Y37_N39
\SUM2[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[14]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(14));

-- Location: IOOBUF_X89_Y38_N5
\SUM2[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[15]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(15));

-- Location: IOOBUF_X72_Y81_N2
\SUM2[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[16]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(16));

-- Location: IOOBUF_X80_Y81_N36
\SUM2[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[17]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(17));

-- Location: IOOBUF_X76_Y81_N2
\SUM2[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[18]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(18));

-- Location: IOOBUF_X89_Y38_N56
\SUM2[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SUM2[19]~reg0_q\,
	devoe => ww_devoe,
	o => ww_SUM2(19));

-- Location: IOOBUF_X32_Y0_N19
\A[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(0));

-- Location: IOOBUF_X60_Y0_N2
\A[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(1));

-- Location: IOOBUF_X54_Y81_N36
\A[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(2));

-- Location: IOOBUF_X52_Y0_N19
\A[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(3));

-- Location: IOOBUF_X68_Y81_N2
\A[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(4));

-- Location: IOOBUF_X38_Y0_N19
\A[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(5));

-- Location: IOOBUF_X62_Y0_N2
\A[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => A(6));

-- Location: IOOBUF_X32_Y0_N36
\B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(0));

-- Location: IOOBUF_X89_Y8_N39
\B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(1));

-- Location: IOOBUF_X6_Y0_N19
\B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(2));

-- Location: IOOBUF_X64_Y81_N53
\B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(3));

-- Location: IOOBUF_X68_Y81_N53
\B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(4));

-- Location: IOOBUF_X40_Y0_N36
\B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(5));

-- Location: IOOBUF_X32_Y81_N2
\B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => B(6));

-- Location: IOIBUF_X89_Y35_N61
\CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G10
\CLK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~input_o\,
	outclk => \CLK~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y36_N21
\MODE[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MODE(3),
	o => \MODE[3]~input_o\);

-- Location: IOIBUF_X89_Y35_N95
\MODE[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MODE(2),
	o => \MODE[2]~input_o\);

-- Location: IOIBUF_X89_Y36_N4
\MODE[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MODE(1),
	o => \MODE[1]~input_o\);

-- Location: LABCELL_X74_Y33_N0
\Div4|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X74_Y33_N30
\Div4|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X74_Y33_N33
\Div4|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~10\ ))
-- \Div4|auto_generated|divider|divider|op_4~14\ = CARRY(( GND ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~10\,
	sumout => \Div4|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X74_Y33_N36
\Div4|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~14\ ))
-- \Div4|auto_generated|divider|divider|op_4~6\ = CARRY(( GND ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~14\,
	sumout => \Div4|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X74_Y33_N39
\Div4|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~6\,
	sumout => \Div4|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X74_Y33_N3
\Div4|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\Div4|auto_generated|divider|divider|op_4~9_sumout\ & !\Div4|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~10\ ))
-- \Div4|auto_generated|divider|divider|op_5~14\ = CARRY(( (\Div4|auto_generated|divider|divider|op_4~9_sumout\ & !\Div4|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_5~10\,
	sumout => \Div4|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X74_Y33_N6
\Div4|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & \Div4|auto_generated|divider|divider|op_4~13_sumout\) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~14\ ))
-- \Div4|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_4~1_sumout\ & \Div4|auto_generated|divider|divider|op_4~13_sumout\) ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_5~14\,
	sumout => \Div4|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X71_Y33_N27
\Div4|auto_generated|divider|divider|StageOut[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[9]~13_combout\ = (\Div4|auto_generated|divider|divider|op_4~13_sumout\ & !\Div4|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[9]~13_combout\);

-- Location: LABCELL_X74_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[10]~14_combout\ = ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[10]~14_combout\);

-- Location: LABCELL_X74_Y33_N9
\Div4|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[10]~14_combout\ ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[10]~14_combout\,
	cin => \Div4|auto_generated|divider|divider|op_5~18\,
	cout => \Div4|auto_generated|divider|divider|op_5~6_cout\);

-- Location: LABCELL_X74_Y33_N12
\Div4|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X73_Y33_N27
\Div4|auto_generated|divider|divider|StageOut[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[13]~12_combout\ = ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div4|auto_generated|divider|divider|op_4~9_sumout\ & \Div4|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[13]~12_combout\);

-- Location: LABCELL_X73_Y33_N51
\Div4|auto_generated|divider|divider|StageOut[13]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[13]~11_combout\ = ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[13]~11_combout\);

-- Location: LABCELL_X73_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[13]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[13]~11_combout\ ) # ( !\Div4|auto_generated|divider|divider|StageOut[13]~11_combout\ & ( 
-- \Div4|auto_generated|divider|divider|StageOut[13]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\);

-- Location: LABCELL_X73_Y33_N0
\Div4|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X73_Y33_N3
\Div4|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (\Div4|auto_generated|divider|divider|op_5~9_sumout\ & !\Div4|auto_generated|divider|divider|op_5~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~10\ ))
-- \Div4|auto_generated|divider|divider|op_6~14\ = CARRY(( (\Div4|auto_generated|divider|divider|op_5~9_sumout\ & !\Div4|auto_generated|divider|divider|op_5~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_6~10\,
	sumout => \Div4|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X73_Y33_N6
\Div4|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~14\ ))
-- \Div4|auto_generated|divider|divider|op_6~18\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[13]~20_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~20_combout\,
	cin => \Div4|auto_generated|divider|divider|op_6~14\,
	sumout => \Div4|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X73_Y33_N9
\Div4|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & (\Div4|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div4|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[9]~13_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[9]~13_combout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_6~18\,
	cout => \Div4|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X73_Y33_N12
\Div4|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X73_Y33_N57
\Div4|auto_generated|divider|divider|StageOut[17]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~10_combout\ = ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div4|auto_generated|divider|divider|op_5~9_sumout\ & \Div4|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~10_combout\);

-- Location: LABCELL_X73_Y33_N48
\Div4|auto_generated|divider|divider|StageOut[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~9_combout\ = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_6~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~9_combout\);

-- Location: LABCELL_X73_Y33_N18
\Div4|auto_generated|divider|divider|StageOut[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[17]~9_combout\ ) # ( !\Div4|auto_generated|divider|divider|StageOut[17]~9_combout\ & ( 
-- \Div4|auto_generated|divider|divider|StageOut[17]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\);

-- Location: LABCELL_X73_Y33_N30
\Div4|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X73_Y33_N33
\Div4|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (\Div4|auto_generated|divider|divider|op_6~9_sumout\ & !\Div4|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~10\ ))
-- \Div4|auto_generated|divider|divider|op_7~14\ = CARRY(( (\Div4|auto_generated|divider|divider|op_6~9_sumout\ & !\Div4|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_7~10\,
	sumout => \Div4|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X73_Y33_N36
\Div4|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~14\ ))
-- \Div4|auto_generated|divider|divider|op_7~18\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[17]~19_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~19_combout\,
	cin => \Div4|auto_generated|divider|divider|op_7~14\,
	sumout => \Div4|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X73_Y33_N39
\Div4|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div4|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div4|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[13]~12_combout\)) # (\Div4|auto_generated|divider|divider|StageOut[13]~11_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~11_combout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[13]~12_combout\,
	cin => \Div4|auto_generated|divider|divider|op_7~18\,
	cout => \Div4|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X73_Y33_N42
\Div4|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X72_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[21]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~8_combout\ = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div4|auto_generated|divider|divider|op_7~1_sumout\ & \Div4|auto_generated|divider|divider|op_6~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~8_combout\);

-- Location: LABCELL_X73_Y33_N24
\Div4|auto_generated|divider|divider|StageOut[21]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~7_combout\ = ( !\Div4|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~7_combout\);

-- Location: MLABCELL_X72_Y33_N57
\Div4|auto_generated|divider|divider|StageOut[21]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[21]~7_combout\ ) # ( !\Div4|auto_generated|divider|divider|StageOut[21]~7_combout\ & ( 
-- \Div4|auto_generated|divider|divider|StageOut[21]~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\);

-- Location: MLABCELL_X72_Y33_N30
\Div4|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_8~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X72_Y33_N33
\Div4|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_7~1_sumout\ & \Div4|auto_generated|divider|divider|op_7~9_sumout\) ) + ( \Div4|auto_generated|divider|divider|op_8~10\ ))
-- \Div4|auto_generated|divider|divider|op_8~14\ = CARRY(( VCC ) + ( (!\Div4|auto_generated|divider|divider|op_7~1_sumout\ & \Div4|auto_generated|divider|divider|op_7~9_sumout\) ) + ( \Div4|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_8~10\,
	sumout => \Div4|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X72_Y33_N36
\Div4|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~14\ ))
-- \Div4|auto_generated|divider|divider|op_8~18\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[21]~18_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~18_combout\,
	cin => \Div4|auto_generated|divider|divider|op_8~14\,
	sumout => \Div4|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X72_Y33_N39
\Div4|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_7~1_sumout\ & (\Div4|auto_generated|divider|divider|op_7~17_sumout\)) # (\Div4|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[17]~10_combout\) # (\Div4|auto_generated|divider|divider|StageOut[17]~9_combout\)))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~9_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[17]~10_combout\,
	cin => \Div4|auto_generated|divider|divider|op_8~18\,
	cout => \Div4|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X72_Y33_N42
\Div4|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: MLABCELL_X72_Y33_N51
\Div4|auto_generated|divider|divider|StageOut[25]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~5_combout\ = ( \Div4|auto_generated|divider|divider|op_8~13_sumout\ & ( !\Div4|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~5_combout\);

-- Location: MLABCELL_X72_Y33_N48
\Div4|auto_generated|divider|divider|StageOut[25]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~6_combout\ = (\Div4|auto_generated|divider|divider|op_8~1_sumout\ & (\Div4|auto_generated|divider|divider|op_7~9_sumout\ & !\Div4|auto_generated|divider|divider|op_7~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~6_combout\);

-- Location: MLABCELL_X72_Y33_N27
\Div4|auto_generated|divider|divider|StageOut[25]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[25]~5_combout\ ) # ( !\Div4|auto_generated|divider|divider|StageOut[25]~5_combout\ & ( 
-- \Div4|auto_generated|divider|divider|StageOut[25]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\);

-- Location: MLABCELL_X72_Y33_N0
\Div4|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_9~10\);

-- Location: MLABCELL_X72_Y33_N3
\Div4|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout\ & \Div4|auto_generated|divider|divider|op_8~9_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~10\ ))
-- \Div4|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout\ & \Div4|auto_generated|divider|divider|op_8~9_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_9~10\,
	sumout => \Div4|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_9~14\);

-- Location: MLABCELL_X72_Y33_N6
\Div4|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~14\ ))
-- \Div4|auto_generated|divider|divider|op_9~18\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[25]~17_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~17_combout\,
	cin => \Div4|auto_generated|divider|divider|op_9~14\,
	sumout => \Div4|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_9~18\);

-- Location: MLABCELL_X72_Y33_N9
\Div4|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_8~1_sumout\ & (\Div4|auto_generated|divider|divider|op_8~17_sumout\)) # (\Div4|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[21]~8_combout\) # (\Div4|auto_generated|divider|divider|StageOut[21]~7_combout\)))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~7_combout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[21]~8_combout\,
	cin => \Div4|auto_generated|divider|divider|op_9~18\,
	cout => \Div4|auto_generated|divider|divider|op_9~6_cout\);

-- Location: MLABCELL_X72_Y33_N12
\Div4|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X71_Y33_N21
\Div4|auto_generated|divider|divider|StageOut[29]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~4_combout\ = ( \Div4|auto_generated|divider|divider|op_8~9_sumout\ & ( (\Div4|auto_generated|divider|divider|op_9~1_sumout\ & !\Div4|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~4_combout\);

-- Location: LABCELL_X71_Y33_N24
\Div4|auto_generated|divider|divider|StageOut[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~3_combout\ = (!\Div4|auto_generated|divider|divider|op_9~1_sumout\ & \Div4|auto_generated|divider|divider|op_9~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~3_combout\);

-- Location: LABCELL_X71_Y33_N18
\Div4|auto_generated|divider|divider|StageOut[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\ = ( \Div4|auto_generated|divider|divider|StageOut[29]~3_combout\ ) # ( !\Div4|auto_generated|divider|divider|StageOut[29]~3_combout\ & ( 
-- \Div4|auto_generated|divider|divider|StageOut[29]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\);

-- Location: LABCELL_X71_Y33_N30
\Div4|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_10~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X71_Y33_N33
\Div4|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (\Div4|auto_generated|divider|divider|op_9~9_sumout\ & !\Div4|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~18\ ))
-- \Div4|auto_generated|divider|divider|op_10~10\ = CARRY(( (\Div4|auto_generated|divider|divider|op_9~9_sumout\ & !\Div4|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_10~18\,
	sumout => \Div4|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X71_Y33_N36
\Div4|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~10\ ))
-- \Div4|auto_generated|divider|divider|op_10~14\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[29]~16_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~16_combout\,
	cin => \Div4|auto_generated|divider|divider|op_10~10\,
	sumout => \Div4|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X71_Y33_N39
\Div4|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div4|auto_generated|divider|divider|op_9~17_sumout\)))) # (\Div4|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[25]~6_combout\)) # (\Div4|auto_generated|divider|divider|StageOut[25]~5_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~5_combout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[25]~6_combout\,
	cin => \Div4|auto_generated|divider|divider|op_10~14\,
	cout => \Div4|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X71_Y33_N42
\Div4|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X71_Y33_N57
\Div4|auto_generated|divider|divider|StageOut[33]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~0_combout\ = ( \Div4|auto_generated|divider|divider|op_10~9_sumout\ & ( !\Div4|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~0_combout\);

-- Location: LABCELL_X71_Y33_N51
\Div4|auto_generated|divider|divider|StageOut[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\ = ( !\Div4|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\);

-- Location: LABCELL_X71_Y33_N0
\Div4|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div4|auto_generated|divider|divider|op_11~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div4|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X71_Y33_N3
\Div4|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (\Div4|auto_generated|divider|divider|op_10~17_sumout\ & !\Div4|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~18\ ))
-- \Div4|auto_generated|divider|divider|op_11~14\ = CARRY(( (\Div4|auto_generated|divider|divider|op_10~17_sumout\ & !\Div4|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div4|auto_generated|divider|divider|op_11~18\,
	sumout => \Div4|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X71_Y33_N6
\Div4|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( ((\Div4|auto_generated|divider|divider|op_10~1_sumout\ & \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\)) # (\Div4|auto_generated|divider|divider|StageOut[33]~0_combout\) 
-- ) + ( \Div4|auto_generated|divider|divider|op_11~14\ ))
-- \Div4|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( ((\Div4|auto_generated|divider|divider|op_10~1_sumout\ & \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\)) # (\Div4|auto_generated|divider|divider|StageOut[33]~0_combout\) ) + 
-- ( \Div4|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\,
	cin => \Div4|auto_generated|divider|divider|op_11~14\,
	sumout => \Div4|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div4|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X71_Y33_N9
\Div4|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div4|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div4|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[29]~4_combout\)) # (\Div4|auto_generated|divider|divider|StageOut[29]~3_combout\))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~3_combout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[29]~4_combout\,
	cin => \Div4|auto_generated|divider|divider|op_11~10\,
	cout => \Div4|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X71_Y33_N12
\Div4|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X71_Y33_N48
\Div4|auto_generated|divider|divider|StageOut[33]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~2_combout\ = ( \Div4|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div4|auto_generated|divider|divider|StageOut[28]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[28]~1_combout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LABCELL_X71_Y33_N54
\Div4|auto_generated|divider|divider|StageOut[37]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[37]~15_combout\ = ( \Div4|auto_generated|divider|divider|op_10~17_sumout\ & ( (!\Div4|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div4|auto_generated|divider|divider|op_11~13_sumout\))) # 
-- (\Div4|auto_generated|divider|divider|op_11~1_sumout\ & (!\Div4|auto_generated|divider|divider|op_10~1_sumout\)) ) ) # ( !\Div4|auto_generated|divider|divider|op_10~17_sumout\ & ( (\Div4|auto_generated|divider|divider|op_11~13_sumout\ & 
-- !\Div4|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111110011000000111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[37]~15_combout\);

-- Location: LABCELL_X70_Y33_N0
\Div4|auto_generated|divider|divider|op_3~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~14_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout\ & \Div4|auto_generated|divider|divider|op_11~17_sumout\) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => GND,
	cout => \Div4|auto_generated|divider|divider|op_3~14_cout\);

-- Location: LABCELL_X70_Y33_N3
\Div4|auto_generated|divider|divider|op_3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~10_cout\ = CARRY(( \Div4|auto_generated|divider|divider|StageOut[37]~15_combout\ ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[37]~15_combout\,
	cin => \Div4|auto_generated|divider|divider|op_3~14_cout\,
	cout => \Div4|auto_generated|divider|divider|op_3~10_cout\);

-- Location: LABCELL_X70_Y33_N6
\Div4|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\Div4|auto_generated|divider|divider|op_11~1_sumout\ & (\Div4|auto_generated|divider|divider|op_11~9_sumout\)) # (\Div4|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div4|auto_generated|divider|divider|StageOut[33]~2_combout\) # (\Div4|auto_generated|divider|divider|StageOut[33]~0_combout\)))) ) + ( VCC ) + ( \Div4|auto_generated|divider|divider|op_3~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	cin => \Div4|auto_generated|divider|divider|op_3~10_cout\,
	cout => \Div4|auto_generated|divider|divider|op_3~6_cout\);

-- Location: LABCELL_X70_Y33_N9
\Div4|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div4|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \Div4|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: IOIBUF_X89_Y35_N44
\MODE[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MODE(0),
	o => \MODE[0]~input_o\);

-- Location: MLABCELL_X72_Y34_N24
\Celcius_to_Farenh[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Celcius_to_Farenh[0]~0_combout\ = ( Celcius_to_Farenh(0) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (((!\MODE[3]~input_o\) # (\Div4|auto_generated|divider|divider|op_3~1_sumout\)) # (\MODE[2]~input_o\)) ) ) ) # ( !Celcius_to_Farenh(0) & ( 
-- \MODE[0]~input_o\ & ( (\MODE[1]~input_o\ & (!\MODE[2]~input_o\ & (\MODE[3]~input_o\ & \Div4|auto_generated|divider|divider|op_3~1_sumout\))) ) ) ) # ( Celcius_to_Farenh(0) & ( !\MODE[0]~input_o\ ) ) # ( !Celcius_to_Farenh(0) & ( !\MODE[0]~input_o\ & ( 
-- (!\MODE[1]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[3]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000111111111111111100000000000001001111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datae => ALT_INV_Celcius_to_Farenh(0),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Celcius_to_Farenh[0]~0_combout\);

-- Location: FF_X72_Y34_N25
\Celcius_to_Farenh[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Celcius_to_Farenh[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(0));

-- Location: LABCELL_X73_Y35_N30
\Div3|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_3~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X73_Y35_N33
\Div3|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~10\ ))
-- \Div3|auto_generated|divider|divider|op_3~14\ = CARRY(( GND ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_3~10\,
	sumout => \Div3|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X73_Y35_N36
\Div3|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~14\ ))
-- \Div3|auto_generated|divider|divider|op_3~6\ = CARRY(( GND ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_3~14\,
	sumout => \Div3|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X73_Y35_N39
\Div3|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_3~6\,
	sumout => \Div3|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X73_Y35_N0
\Div3|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X73_Y35_N3
\Div3|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_3~9_sumout\ & !\Div3|auto_generated|divider|divider|op_3~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))
-- \Div3|auto_generated|divider|divider|op_4~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_3~9_sumout\ & !\Div3|auto_generated|divider|divider|op_3~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_4~10\,
	sumout => \Div3|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X73_Y35_N6
\Div3|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout\ & \Div3|auto_generated|divider|divider|op_3~13_sumout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))
-- \Div3|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_3~1_sumout\ & \Div3|auto_generated|divider|divider|op_3~13_sumout\) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_4~14\,
	sumout => \Div3|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X73_Y35_N18
\Div3|auto_generated|divider|divider|StageOut[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[9]~9_combout\ = ( \Div3|auto_generated|divider|divider|op_3~13_sumout\ & ( !\Div3|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[9]~9_combout\);

-- Location: LABCELL_X73_Y35_N24
\Div3|auto_generated|divider|divider|StageOut[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[10]~10_combout\ = ( !\Div3|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[10]~10_combout\);

-- Location: LABCELL_X73_Y35_N9
\Div3|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[10]~10_combout\ ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[10]~10_combout\,
	cin => \Div3|auto_generated|divider|divider|op_4~18\,
	cout => \Div3|auto_generated|divider|divider|op_4~6_cout\);

-- Location: LABCELL_X73_Y35_N12
\Div3|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X73_Y35_N27
\Div3|auto_generated|divider|divider|StageOut[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~7_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_4~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~7_combout\);

-- Location: LABCELL_X73_Y35_N21
\Div3|auto_generated|divider|divider|StageOut[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~8_combout\ = ( \Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\Div3|auto_generated|divider|divider|op_3~1_sumout\ & \Div3|auto_generated|divider|divider|op_3~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~8_combout\);

-- Location: LABCELL_X73_Y35_N45
\Div3|auto_generated|divider|divider|StageOut[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\ = (\Div3|auto_generated|divider|divider|StageOut[13]~8_combout\) # (\Div3|auto_generated|divider|divider|StageOut[13]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\);

-- Location: MLABCELL_X72_Y35_N30
\Div3|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X72_Y35_N33
\Div3|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_4~9_sumout\ & !\Div3|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~10\ ))
-- \Div3|auto_generated|divider|divider|op_5~14\ = CARRY(( (\Div3|auto_generated|divider|divider|op_4~9_sumout\ & !\Div3|auto_generated|divider|divider|op_4~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~10\,
	sumout => \Div3|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X72_Y35_N36
\Div3|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))
-- \Div3|auto_generated|divider|divider|op_5~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[13]~14_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	cin => \Div3|auto_generated|divider|divider|op_5~14\,
	sumout => \Div3|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X72_Y35_N39
\Div3|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_4~1_sumout\ & (\Div3|auto_generated|divider|divider|op_4~17_sumout\)) # (\Div3|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[9]~9_combout\))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[9]~9_combout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_5~18\,
	cout => \Div3|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X72_Y35_N42
\Div3|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X72_Y36_N18
\Div3|auto_generated|divider|divider|StageOut[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~5_combout\ = ( \Div3|auto_generated|divider|divider|op_5~13_sumout\ & ( !\Div3|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~5_combout\);

-- Location: LABCELL_X73_Y35_N51
\Div3|auto_generated|divider|divider|StageOut[17]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~6_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div3|auto_generated|divider|divider|op_4~9_sumout\ & \Div3|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~6_combout\);

-- Location: MLABCELL_X72_Y36_N21
\Div3|auto_generated|divider|divider|StageOut[17]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[17]~5_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[17]~5_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[17]~6_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\);

-- Location: MLABCELL_X72_Y36_N0
\Div3|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X72_Y36_N3
\Div3|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_5~9_sumout\) ) + ( \Div3|auto_generated|divider|divider|op_6~10\ ))
-- \Div3|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & \Div3|auto_generated|divider|divider|op_5~9_sumout\) ) + ( \Div3|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_6~10\,
	sumout => \Div3|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X72_Y36_N6
\Div3|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~14\ ))
-- \Div3|auto_generated|divider|divider|op_6~18\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[17]~13_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~13_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~14\,
	sumout => \Div3|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X72_Y36_N9
\Div3|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_5~1_sumout\ & (\Div3|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div3|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[13]~8_combout\) # (\Div3|auto_generated|divider|divider|StageOut[13]~7_combout\)))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~7_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[13]~8_combout\,
	cin => \Div3|auto_generated|divider|divider|op_6~18\,
	cout => \Div3|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X72_Y36_N12
\Div3|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X72_Y36_N48
\Div3|auto_generated|divider|divider|StageOut[21]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~4_combout\ = ( \Div3|auto_generated|divider|divider|op_5~9_sumout\ & ( (\Div3|auto_generated|divider|divider|op_6~1_sumout\ & !\Div3|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~4_combout\);

-- Location: MLABCELL_X72_Y36_N51
\Div3|auto_generated|divider|divider|StageOut[21]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~3_combout\ = (!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & \Div3|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~3_combout\);

-- Location: MLABCELL_X72_Y36_N27
\Div3|auto_generated|divider|divider|StageOut[21]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[21]~3_combout\ ) # ( !\Div3|auto_generated|divider|divider|StageOut[21]~3_combout\ & ( 
-- \Div3|auto_generated|divider|divider|StageOut[21]~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\);

-- Location: MLABCELL_X72_Y36_N30
\Div3|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_7~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~18\);

-- Location: MLABCELL_X72_Y36_N33
\Div3|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (\Div3|auto_generated|divider|divider|op_6~9_sumout\ & !\Div3|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~18\ ))
-- \Div3|auto_generated|divider|divider|op_7~10\ = CARRY(( (\Div3|auto_generated|divider|divider|op_6~9_sumout\ & !\Div3|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div3|auto_generated|divider|divider|op_7~18\,
	sumout => \Div3|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~10\);

-- Location: MLABCELL_X72_Y36_N36
\Div3|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~10\ ))
-- \Div3|auto_generated|divider|divider|op_7~14\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[21]~12_combout\ ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~12_combout\,
	cin => \Div3|auto_generated|divider|divider|op_7~10\,
	sumout => \Div3|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_7~14\);

-- Location: MLABCELL_X72_Y36_N39
\Div3|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div3|auto_generated|divider|divider|op_6~17_sumout\)))) # (\Div3|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[17]~6_combout\)) # (\Div3|auto_generated|divider|divider|StageOut[17]~5_combout\))) ) + ( \Div3|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~5_combout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[17]~6_combout\,
	cin => \Div3|auto_generated|divider|divider|op_7~14\,
	cout => \Div3|auto_generated|divider|divider|op_7~6_cout\);

-- Location: MLABCELL_X72_Y36_N42
\Div3|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X72_Y36_N24
\Div3|auto_generated|divider|divider|StageOut[20]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~1_combout\ = ( !\Div3|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~1_combout\);

-- Location: MLABCELL_X72_Y36_N57
\Div3|auto_generated|divider|divider|StageOut[24]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\ = ( !\Div3|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div3|auto_generated|divider|divider|op_7~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\);

-- Location: LABCELL_X73_Y36_N0
\Div3|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\ ) + ( VCC ) + ( !VCC ))
-- \Div3|auto_generated|divider|divider|op_8~14\ = CARRY(( \Div3|auto_generated|divider|divider|StageOut[24]~11_combout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	cin => GND,
	sumout => \Div3|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X73_Y36_N3
\Div3|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\Div3|auto_generated|divider|divider|op_7~9_sumout\)) # (\Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[20]~1_combout\))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14\ ))
-- \Div3|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\Div3|auto_generated|divider|divider|op_7~9_sumout\)) # (\Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[20]~1_combout\))) ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\,
	cin => \Div3|auto_generated|divider|divider|op_8~14\,
	sumout => \Div3|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div3|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X73_Y36_N6
\Div3|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & (\Div3|auto_generated|divider|divider|op_7~13_sumout\)) # (\Div3|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[21]~4_combout\) # (\Div3|auto_generated|divider|divider|StageOut[21]~3_combout\)))) ) + ( VCC ) + ( \Div3|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~3_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\,
	cin => \Div3|auto_generated|divider|divider|op_8~10\,
	cout => \Div3|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X73_Y36_N9
\Div3|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X73_Y36_N12
\Div3|auto_generated|divider|divider|StageOut[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~0_combout\ = (!\Div3|auto_generated|divider|divider|op_7~1_sumout\ & \Div3|auto_generated|divider|divider|op_7~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~0_combout\);

-- Location: LABCELL_X73_Y36_N15
\Div3|auto_generated|divider|divider|StageOut[25]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~2_combout\ = ( \Div3|auto_generated|divider|divider|StageOut[20]~1_combout\ & ( \Div3|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[20]~1_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~2_combout\);

-- Location: LABCELL_X73_Y36_N30
\Div3|auto_generated|divider|divider|op_9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~10_cout\ = CARRY(( (!\Div3|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div3|auto_generated|divider|divider|op_8~13_sumout\))) # (\Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div3|auto_generated|divider|divider|StageOut[24]~11_combout\)) ) + ( !\Div3|auto_generated|divider|divider|op_8~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[24]~11_combout\,
	datad => \Div3|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	cin => GND,
	cout => \Div3|auto_generated|divider|divider|op_9~10_cout\);

-- Location: LABCELL_X73_Y36_N33
\Div3|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\Div3|auto_generated|divider|divider|op_8~1_sumout\ & (\Div3|auto_generated|divider|divider|op_8~9_sumout\)) # (\Div3|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div3|auto_generated|divider|divider|StageOut[25]~2_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~0_combout\)))) ) + ( \Div3|auto_generated|divider|divider|op_9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101110001000100000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datab => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~0_combout\,
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_StageOut[25]~2_combout\,
	cin => \Div3|auto_generated|divider|divider|op_9~10_cout\,
	cout => \Div3|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X73_Y36_N36
\Div3|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div3|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div3|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X74_Y33_N48
\Celcius_to_Reaumur[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Celcius_to_Reaumur[0]~0_combout\ = ( Celcius_to_Reaumur(0) & ( \MODE[0]~input_o\ ) ) # ( Celcius_to_Reaumur(0) & ( !\MODE[0]~input_o\ & ( (!\MODE[3]~input_o\) # (((!\MODE[1]~input_o\) # (\Div3|auto_generated|divider|divider|op_9~1_sumout\)) # 
-- (\MODE[2]~input_o\)) ) ) ) # ( !Celcius_to_Reaumur(0) & ( !\MODE[0]~input_o\ & ( (!\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & ((!\MODE[1]~input_o\))) # (\MODE[3]~input_o\ & (\Div3|auto_generated|divider|divider|op_9~1_sumout\ & \MODE[1]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000100111111111011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \Div3|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => ALT_INV_Celcius_to_Reaumur(0),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Celcius_to_Reaumur[0]~0_combout\);

-- Location: FF_X74_Y33_N50
\Celcius_to_Reaumur[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Celcius_to_Reaumur[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(0));

-- Location: LABCELL_X73_Y34_N30
\Div2|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_11~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X75_Y34_N30
\Div2|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_8~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X70_Y33_N30
\Div2|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_5~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X70_Y33_N33
\Div2|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( GND ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10\ ))
-- \Div2|auto_generated|divider|divider|op_5~14\ = CARRY(( GND ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~10\,
	sumout => \Div2|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X70_Y33_N36
\Div2|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))
-- \Div2|auto_generated|divider|divider|op_5~6\ = CARRY(( GND ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~14\,
	sumout => \Div2|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X70_Y33_N39
\Div2|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~6\,
	sumout => \Div2|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X70_Y33_N51
\Div2|auto_generated|divider|divider|StageOut[10]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[10]~16_combout\ = ( \Div2|auto_generated|divider|divider|op_5~5_sumout\ & ( !\Div2|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div2|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[10]~16_combout\);

-- Location: LABCELL_X77_Y34_N0
\Div2|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_6~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X77_Y34_N3
\Div2|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10\ ))
-- \Div2|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_5~1_sumout\ & \Div2|auto_generated|divider|divider|op_5~9_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~10\,
	sumout => \Div2|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X77_Y34_N6
\Div2|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_5~13_sumout\ & !\Div2|auto_generated|divider|divider|op_5~1_sumout\) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14\ ))
-- \Div2|auto_generated|divider|divider|op_6~18\ = CARRY(( (\Div2|auto_generated|divider|divider|op_5~13_sumout\ & !\Div2|auto_generated|divider|divider|op_5~1_sumout\) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_6~14\,
	sumout => \Div2|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X77_Y34_N9
\Div2|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[10]~16_combout\ ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[10]~16_combout\,
	cin => \Div2|auto_generated|divider|divider|op_6~18\,
	cout => \Div2|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X77_Y34_N12
\Div2|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X77_Y34_N54
\Div2|auto_generated|divider|divider|StageOut[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~13_combout\ = (!\Div2|auto_generated|divider|divider|op_6~1_sumout\ & \Div2|auto_generated|divider|divider|op_6~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~13_combout\);

-- Location: LABCELL_X77_Y34_N57
\Div2|auto_generated|divider|divider|StageOut[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\ = ( \Div2|auto_generated|divider|divider|op_5~9_sumout\ & ( (\Div2|auto_generated|divider|divider|op_6~1_sumout\ & !\Div2|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~14_combout\);

-- Location: LABCELL_X77_Y34_N27
\Div2|auto_generated|divider|divider|StageOut[13]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\ = (\Div2|auto_generated|divider|divider|StageOut[13]~14_combout\) # (\Div2|auto_generated|divider|divider|StageOut[13]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\);

-- Location: LABCELL_X77_Y34_N30
\Div2|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_7~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X77_Y34_N33
\Div2|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_6~9_sumout\ & !\Div2|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~10\ ))
-- \Div2|auto_generated|divider|divider|op_7~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_6~9_sumout\ & !\Div2|auto_generated|divider|divider|op_6~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_7~10\,
	sumout => \Div2|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X77_Y34_N36
\Div2|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~14\ ))
-- \Div2|auto_generated|divider|divider|op_7~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[13]~22_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~22_combout\,
	cin => \Div2|auto_generated|divider|divider|op_7~14\,
	sumout => \Div2|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X77_Y34_N48
\Div2|auto_generated|divider|divider|StageOut[9]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[9]~15_combout\ = (\Div2|auto_generated|divider|divider|op_5~13_sumout\ & !\Div2|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[9]~15_combout\);

-- Location: LABCELL_X77_Y34_N39
\Div2|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div2|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div2|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div2|auto_generated|divider|divider|StageOut[9]~15_combout\)) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[9]~15_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_7~18\,
	cout => \Div2|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X77_Y34_N42
\Div2|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X77_Y34_N51
\Div2|auto_generated|divider|divider|StageOut[17]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~12_combout\ = ( !\Div2|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div2|auto_generated|divider|divider|op_6~9_sumout\ & \Div2|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~12_combout\);

-- Location: LABCELL_X75_Y34_N24
\Div2|auto_generated|divider|divider|StageOut[17]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~11_combout\ = (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & \Div2|auto_generated|divider|divider|op_7~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~11_combout\);

-- Location: LABCELL_X75_Y34_N51
\Div2|auto_generated|divider|divider|StageOut[17]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[17]~11_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[17]~11_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[17]~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\);

-- Location: LABCELL_X75_Y34_N33
\Div2|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & \Div2|auto_generated|divider|divider|op_7~9_sumout\) ) + ( \Div2|auto_generated|divider|divider|op_8~10\ ))
-- \Div2|auto_generated|divider|divider|op_8~14\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & \Div2|auto_generated|divider|divider|op_7~9_sumout\) ) + ( \Div2|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_8~10\,
	sumout => \Div2|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X75_Y34_N36
\Div2|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14\ ))
-- \Div2|auto_generated|divider|divider|op_8~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[17]~21_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~21_combout\,
	cin => \Div2|auto_generated|divider|divider|op_8~14\,
	sumout => \Div2|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X75_Y34_N39
\Div2|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_7~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[13]~14_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[13]~13_combout\))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~13_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[13]~14_combout\,
	cin => \Div2|auto_generated|divider|divider|op_8~18\,
	cout => \Div2|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X75_Y34_N42
\Div2|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X75_Y34_N0
\Div2|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_9~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X75_Y34_N3
\Div2|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_8~9_sumout\ & !\Div2|auto_generated|divider|divider|op_8~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~10\ ))
-- \Div2|auto_generated|divider|divider|op_9~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_8~9_sumout\ & !\Div2|auto_generated|divider|divider|op_8~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_9~10\,
	sumout => \Div2|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X75_Y34_N27
\Div2|auto_generated|divider|divider|StageOut[21]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ = ( \Div2|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\Div2|auto_generated|divider|divider|op_7~1_sumout\ & \Div2|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~10_combout\);

-- Location: LABCELL_X75_Y34_N48
\Div2|auto_generated|divider|divider|StageOut[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~9_combout\ = ( !\Div2|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~9_combout\);

-- Location: LABCELL_X75_Y34_N18
\Div2|auto_generated|divider|divider|StageOut[21]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[21]~9_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[21]~9_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[21]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\);

-- Location: LABCELL_X75_Y34_N6
\Div2|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~14\ ))
-- \Div2|auto_generated|divider|divider|op_9~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[21]~20_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~20_combout\,
	cin => \Div2|auto_generated|divider|divider|op_9~14\,
	sumout => \Div2|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X75_Y34_N9
\Div2|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_8~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[17]~12_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[17]~11_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~11_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[17]~12_combout\,
	cin => \Div2|auto_generated|divider|divider|op_9~18\,
	cout => \Div2|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X75_Y34_N12
\Div2|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X74_Y34_N39
\Div2|auto_generated|divider|divider|StageOut[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~7_combout\ = ( !\Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~7_combout\);

-- Location: LABCELL_X75_Y34_N21
\Div2|auto_generated|divider|divider|StageOut[25]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~8_combout\ = ( \Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\Div2|auto_generated|divider|divider|op_8~1_sumout\ & \Div2|auto_generated|divider|divider|op_8~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~8_combout\);

-- Location: LABCELL_X74_Y34_N54
\Div2|auto_generated|divider|divider|StageOut[25]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[25]~8_combout\ ) # ( !\Div2|auto_generated|divider|divider|StageOut[25]~8_combout\ & ( 
-- \Div2|auto_generated|divider|divider|StageOut[25]~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\);

-- Location: LABCELL_X74_Y34_N0
\Div2|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_10~10\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X74_Y34_N3
\Div2|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_9~9_sumout\ & !\Div2|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~10\ ))
-- \Div2|auto_generated|divider|divider|op_10~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_9~9_sumout\ & !\Div2|auto_generated|divider|divider|op_9~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_10~10\,
	sumout => \Div2|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X74_Y34_N6
\Div2|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~14\ ))
-- \Div2|auto_generated|divider|divider|op_10~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[25]~19_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~19_combout\,
	cin => \Div2|auto_generated|divider|divider|op_10~14\,
	sumout => \Div2|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X74_Y34_N9
\Div2|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_9~1_sumout\ & (\Div2|auto_generated|divider|divider|op_9~17_sumout\)) # (\Div2|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[21]~10_combout\) # (\Div2|auto_generated|divider|divider|StageOut[21]~9_combout\)))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~9_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[21]~10_combout\,
	cin => \Div2|auto_generated|divider|divider|op_10~18\,
	cout => \Div2|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X74_Y34_N12
\Div2|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X73_Y34_N54
\Div2|auto_generated|divider|divider|StageOut[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[29]~5_combout\ = ( !\Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[29]~5_combout\);

-- Location: LABCELL_X73_Y34_N21
\Div2|auto_generated|divider|divider|StageOut[29]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[29]~6_combout\ = ( !\Div2|auto_generated|divider|divider|op_9~1_sumout\ & ( (\Div2|auto_generated|divider|divider|op_9~9_sumout\ & \Div2|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[29]~6_combout\);

-- Location: LABCELL_X73_Y34_N57
\Div2|auto_generated|divider|divider|StageOut[29]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\ = (\Div2|auto_generated|divider|divider|StageOut[29]~6_combout\) # (\Div2|auto_generated|divider|divider|StageOut[29]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\);

-- Location: LABCELL_X73_Y34_N33
\Div2|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_10~9_sumout\ & !\Div2|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~10\ ))
-- \Div2|auto_generated|divider|divider|op_11~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_10~9_sumout\ & !\Div2|auto_generated|divider|divider|op_10~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_11~10\,
	sumout => \Div2|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X73_Y34_N36
\Div2|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~14\ ))
-- \Div2|auto_generated|divider|divider|op_11~18\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[29]~18_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~18_combout\,
	cin => \Div2|auto_generated|divider|divider|op_11~14\,
	sumout => \Div2|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X73_Y34_N39
\Div2|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( VCC ) + ( (!\Div2|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_10~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[25]~8_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[25]~7_combout\))) ) + ( \Div2|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~7_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[25]~8_combout\,
	cin => \Div2|auto_generated|divider|divider|op_11~18\,
	cout => \Div2|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X73_Y34_N42
\Div2|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X73_Y34_N0
\Div2|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_12~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X73_Y34_N3
\Div2|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_11~9_sumout\ & !\Div2|auto_generated|divider|divider|op_11~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~18\ ))
-- \Div2|auto_generated|divider|divider|op_12~10\ = CARRY(( (\Div2|auto_generated|divider|divider|op_11~9_sumout\ & !\Div2|auto_generated|divider|divider|op_11~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_12~18\,
	sumout => \Div2|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X73_Y34_N24
\Div2|auto_generated|divider|divider|StageOut[33]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~2_combout\ = ( \Div2|auto_generated|divider|divider|op_11~13_sumout\ & ( !\Div2|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~2_combout\);

-- Location: LABCELL_X73_Y34_N48
\Div2|auto_generated|divider|divider|StageOut[28]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\ = ( !\Div2|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\);

-- Location: LABCELL_X73_Y34_N6
\Div2|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( GND ) + ( ((\Div2|auto_generated|divider|divider|op_11~1_sumout\ & \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\)) # 
-- (\Div2|auto_generated|divider|divider|StageOut[33]~2_combout\) ) + ( \Div2|auto_generated|divider|divider|op_12~10\ ))
-- \Div2|auto_generated|divider|divider|op_12~14\ = CARRY(( GND ) + ( ((\Div2|auto_generated|divider|divider|op_11~1_sumout\ & \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[33]~2_combout\) ) + 
-- ( \Div2|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	cin => \Div2|auto_generated|divider|divider|op_12~10\,
	sumout => \Div2|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X73_Y34_N9
\Div2|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div2|auto_generated|divider|divider|op_11~17_sumout\)))) # (\Div2|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[29]~6_combout\)) # (\Div2|auto_generated|divider|divider|StageOut[29]~5_combout\))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~5_combout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[29]~6_combout\,
	cin => \Div2|auto_generated|divider|divider|op_12~14\,
	cout => \Div2|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X73_Y34_N12
\Div2|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X73_Y34_N51
\Div2|auto_generated|divider|divider|StageOut[37]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ = ( \Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Div2|auto_generated|divider|divider|op_12~9_sumout\ & !\Div2|auto_generated|divider|divider|op_12~1_sumout\) ) ) # ( 
-- !\Div2|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\Div2|auto_generated|divider|divider|op_12~9_sumout\)) # (\Div2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- ((\Div2|auto_generated|divider|divider|op_11~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\);

-- Location: MLABCELL_X72_Y34_N30
\Div2|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Div2|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Div2|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X72_Y34_N33
\Div2|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (\Div2|auto_generated|divider|divider|op_12~17_sumout\ & !\Div2|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~18\ ))
-- \Div2|auto_generated|divider|divider|op_3~14\ = CARRY(( (\Div2|auto_generated|divider|divider|op_12~17_sumout\ & !\Div2|auto_generated|divider|divider|op_12~1_sumout\) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \Div2|auto_generated|divider|divider|op_3~18\,
	sumout => \Div2|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X72_Y34_N36
\Div2|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14\ ))
-- \Div2|auto_generated|divider|divider|op_3~10\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	cin => \Div2|auto_generated|divider|divider|op_3~14\,
	sumout => \Div2|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div2|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X73_Y34_N27
\Div2|auto_generated|divider|divider|StageOut[33]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~4_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[28]~3_combout\ & ( \Div2|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[28]~3_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~4_combout\);

-- Location: MLABCELL_X72_Y34_N39
\Div2|auto_generated|divider|divider|op_3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~6_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_12~1_sumout\ & (\Div2|auto_generated|divider|divider|op_12~13_sumout\)) # (\Div2|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div2|auto_generated|divider|divider|StageOut[33]~4_combout\) # (\Div2|auto_generated|divider|divider|StageOut[33]~2_combout\)))) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[33]~4_combout\,
	cin => \Div2|auto_generated|divider|divider|op_3~10\,
	cout => \Div2|auto_generated|divider|divider|op_3~6_cout\);

-- Location: MLABCELL_X72_Y34_N42
\Div2|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_3~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_3~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X72_Y34_N57
\Div2|auto_generated|divider|divider|StageOut[42]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~1_combout\ = ( \Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ & ( (\Div2|auto_generated|divider|divider|op_3~1_sumout\) # (\Div2|auto_generated|divider|divider|op_3~9_sumout\) ) ) # ( 
-- !\Div2|auto_generated|divider|divider|StageOut[37]~0_combout\ & ( (\Div2|auto_generated|divider|divider|op_3~9_sumout\ & !\Div2|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[37]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~1_combout\);

-- Location: MLABCELL_X72_Y34_N54
\Div2|auto_generated|divider|divider|StageOut[36]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~17_combout\ = ( !\Div2|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div2|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~17_combout\);

-- Location: MLABCELL_X72_Y34_N0
\Div2|auto_generated|divider|divider|op_4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~10_cout\ = CARRY(( (!\Div2|auto_generated|divider|divider|op_3~1_sumout\ & (\Div2|auto_generated|divider|divider|op_3~13_sumout\)) # (\Div2|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[36]~17_combout\))) ) + ( (!\Div2|auto_generated|divider|divider|op_3~1_sumout\ & \Div2|auto_generated|divider|divider|op_3~17_sumout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[36]~17_combout\,
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	cin => GND,
	cout => \Div2|auto_generated|divider|divider|op_4~10_cout\);

-- Location: MLABCELL_X72_Y34_N3
\Div2|auto_generated|divider|divider|op_4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~6_cout\ = CARRY(( \Div2|auto_generated|divider|divider|StageOut[42]~1_combout\ ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_4~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_StageOut[42]~1_combout\,
	cin => \Div2|auto_generated|divider|divider|op_4~10_cout\,
	cout => \Div2|auto_generated|divider|divider|op_4~6_cout\);

-- Location: MLABCELL_X72_Y34_N6
\Div2|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_4~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_4~6_cout\,
	sumout => \Div2|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X72_Y34_N21
\MS_to_KMH[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \MS_to_KMH[0]~0_combout\ = ( MS_to_KMH(0) & ( \MODE[0]~input_o\ ) ) # ( MS_to_KMH(0) & ( !\MODE[0]~input_o\ & ( (!\MODE[3]~input_o\) # (((\MODE[1]~input_o\) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\)) # (\MODE[2]~input_o\)) ) ) ) # ( 
-- !MS_to_KMH(0) & ( !\MODE[0]~input_o\ & ( (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & ((!\MODE[3]~input_o\) # (\Div2|auto_generated|divider|divider|op_4~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000000000101111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => ALT_INV_MS_to_KMH(0),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \MS_to_KMH[0]~0_combout\);

-- Location: FF_X72_Y34_N22
\MS_to_KMH[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \MS_to_KMH[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(0));

-- Location: LABCELL_X74_Y35_N30
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( GND ) + ( VCC ) + ( !VCC ))
-- \Add6~2\ = CARRY(( GND ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Add6~1_sumout\,
	cout => \Add6~2\);

-- Location: LABCELL_X74_Y35_N21
\Mux257~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux257~0_combout\ = ( \Add6~1_sumout\ & ( !\MODE[0]~input_o\ ) ) # ( !\Add6~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	dataf => \ALT_INV_Add6~1_sumout\,
	combout => \Mux257~0_combout\);

-- Location: LABCELL_X74_Y35_N18
\Mux257~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux257~1_combout\ = ( \MODE[3]~input_o\ & ( (\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) ) # ( !\MODE[3]~input_o\ & ( (!\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Mux257~1_combout\);

-- Location: FF_X74_Y35_N23
\Celcius_to_Kelvin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux257~0_combout\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(0));

-- Location: LABCELL_X74_Y33_N42
\Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~2_combout\ = ( \MODE[1]~input_o\ & ( Celcius_to_Kelvin(0) & ( (!\MODE[0]~input_o\ & ((!Celcius_to_Reaumur(0)))) # (\MODE[0]~input_o\ & (!Celcius_to_Farenh(0))) ) ) ) # ( !\MODE[1]~input_o\ & ( Celcius_to_Kelvin(0) & ( (!\MODE[0]~input_o\ & 
-- !MS_to_KMH(0)) ) ) ) # ( \MODE[1]~input_o\ & ( !Celcius_to_Kelvin(0) & ( (!\MODE[0]~input_o\ & ((!Celcius_to_Reaumur(0)))) # (\MODE[0]~input_o\ & (!Celcius_to_Farenh(0))) ) ) ) # ( !\MODE[1]~input_o\ & ( !Celcius_to_Kelvin(0) & ( (!MS_to_KMH(0)) # 
-- (\MODE[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111000101110001011001100000000001110001011100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Celcius_to_Farenh(0),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => ALT_INV_Celcius_to_Reaumur(0),
	datad => ALT_INV_MS_to_KMH(0),
	datae => \ALT_INV_MODE[1]~input_o\,
	dataf => ALT_INV_Celcius_to_Kelvin(0),
	combout => \Mux33~2_combout\);

-- Location: DSP_X86_Y37_N0
\Mult4~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult4~8_AX_bus\,
	ay => \Mult4~8_AY_bus\,
	resulta => \Mult4~8_RESULTA_bus\);

-- Location: LABCELL_X74_Y33_N24
\TEMPMUL[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[0]~0_combout\ = ( TEMPMUL(0) & ( \MODE[2]~input_o\ ) ) # ( TEMPMUL(0) & ( !\MODE[2]~input_o\ & ( (!\Mult4~8_resulta\) # ((!\MODE[1]~input_o\) # ((!\MODE[0]~input_o\) # (\MODE[3]~input_o\))) ) ) ) # ( !TEMPMUL(0) & ( !\MODE[2]~input_o\ & ( 
-- (!\MODE[3]~input_o\ & ((!\MODE[1]~input_o\ & ((!\MODE[0]~input_o\))) # (\MODE[1]~input_o\ & (!\Mult4~8_resulta\ & \MODE[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000100000111111111110111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult4~8_resulta\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => ALT_INV_TEMPMUL(0),
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \TEMPMUL[0]~0_combout\);

-- Location: FF_X74_Y33_N26
\TEMPMUL[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(0));

-- Location: LABCELL_X80_Y33_N0
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Add1~2\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Add1~3\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\,
	shareout => \Add1~3\);

-- Location: LABCELL_X80_Y33_N24
\Mux93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~0_combout\ = (!\MODE[1]~input_o\) # (!\Add1~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_Add1~1_sumout\,
	combout => \Mux93~0_combout\);

-- Location: LABCELL_X81_Y33_N57
\Mux93~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux93~1_combout\ = ( !\MODE[3]~input_o\ & ( (!\MODE[0]~input_o\ & !\MODE[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Mux93~1_combout\);

-- Location: FF_X80_Y33_N26
\TEMPSUB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux93~0_combout\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(0));

-- Location: LABCELL_X74_Y33_N57
\TEMPADD[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPADD[0]~0_combout\ = ( \MODE[2]~input_o\ & ( TEMPADD(0) ) ) # ( !\MODE[2]~input_o\ & ( ((!\MODE[3]~input_o\ & !\MODE[1]~input_o\)) # (TEMPADD(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011111111100010001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datad => ALT_INV_TEMPADD(0),
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \TEMPADD[0]~0_combout\);

-- Location: FF_X74_Y33_N59
\TEMPADD[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPADD[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPADD(0));

-- Location: LABCELL_X74_Y33_N18
\Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~0_combout\ = ( \MODE[1]~input_o\ & ( \MODE[0]~input_o\ & ( !TEMPMUL(0) ) ) ) # ( !\MODE[1]~input_o\ & ( \MODE[0]~input_o\ & ( !TEMPADD(0) ) ) ) # ( \MODE[1]~input_o\ & ( !\MODE[0]~input_o\ & ( !TEMPSUB(0) ) ) ) # ( !\MODE[1]~input_o\ & ( 
-- !\MODE[0]~input_o\ & ( (\MODE[2]~input_o\ & !TEMPADD(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000111100001111000011111111000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPMUL(0),
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => ALT_INV_TEMPSUB(0),
	datad => ALT_INV_TEMPADD(0),
	datae => \ALT_INV_MODE[1]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux33~0_combout\);

-- Location: LABCELL_X81_Y33_N0
\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\);

-- Location: LABCELL_X81_Y33_N3
\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\);

-- Location: MLABCELL_X87_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[0]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ & !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[0]~2_combout\);

-- Location: MLABCELL_X87_Y30_N30
\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\);

-- Location: MLABCELL_X87_Y30_N33
\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ = SHARE((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout\ & !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000001010111110101111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~5_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\);

-- Location: MLABCELL_X87_Y30_N36
\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

-- Location: MLABCELL_X87_Y30_N0
\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\ = SUM(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ = CARRY(( GND ) + ( !VCC ) + ( !VCC ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sharein => GND,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\);

-- Location: MLABCELL_X87_Y30_N3
\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\) ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001111010111110101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

-- Location: MLABCELL_X87_Y30_N6
\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|divider|StageOut[0]~2_combout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div0|auto_generated|divider|divider|StageOut[0]~2_combout\)) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ = SHARE((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\))) # 
-- (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div0|auto_generated|divider|divider|StageOut[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000000000001111000010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	shareout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\);

-- Location: MLABCELL_X87_Y30_N9
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\ ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6\,
	sharein => \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7\,
	sumout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: MLABCELL_X87_Y30_N21
\Div0|auto_generated|divider|divider|StageOut[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[8]~3_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[0]~2_combout\ & ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[0]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[8]~3_combout\);

-- Location: MLABCELL_X87_Y30_N18
\Div0|auto_generated|divider|divider|StageOut[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[8]~1_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[8]~1_combout\);

-- Location: LABCELL_X88_Y30_N51
\Div0|auto_generated|divider|divider|StageOut[16]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[8]~1_combout\ & ( (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[8]~1_combout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[8]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\);

-- Location: MLABCELL_X87_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[7]~7_combout\ = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout\ & ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[7]~7_combout\);

-- Location: LABCELL_X88_Y30_N24
\Div0|auto_generated|divider|divider|op_4~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_4~22_cout\);

-- Location: LABCELL_X88_Y30_N27
\Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout\ ))
-- \Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~22_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X88_Y30_N30
\Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_4~18\ ))
-- \Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X88_Y30_N33
\Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[7]~7_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))
-- \Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div0|auto_generated|divider|divider|StageOut[7]~7_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X88_Y30_N36
\Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[8]~3_combout\) # (\Div0|auto_generated|divider|divider|StageOut[8]~1_combout\)))) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_4~10\ ))
-- \Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout\)) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div0|auto_generated|divider|divider|StageOut[8]~3_combout\) # (\Div0|auto_generated|divider|divider|StageOut[8]~1_combout\)))) ) + ( VCC ) + ( 
-- \Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~1_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[8]~3_combout\,
	cin => \Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X88_Y30_N39
\Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X87_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[15]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[15]~8_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[7]~7_combout\ & ( (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\) # 
-- (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[7]~7_combout\ & ( (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & 
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[7]~7_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[15]~8_combout\);

-- Location: MLABCELL_X87_Y30_N57
\Div0|auto_generated|divider|divider|StageOut[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[14]~11_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[14]~11_combout\);

-- Location: LABCELL_X88_Y30_N0
\Div0|auto_generated|divider|divider|op_5~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_5~26_cout\);

-- Location: LABCELL_X88_Y30_N3
\Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout\ ))
-- \Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~26_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X88_Y30_N6
\Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~17_sumout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))
-- \Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~17_sumout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X88_Y30_N9
\Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[14]~11_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))
-- \Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[14]~11_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\,
	cin => \Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X88_Y30_N12
\Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~8_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))
-- \Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[15]~8_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X88_Y30_N15
\Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))
-- \Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X88_Y30_N18
\Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X88_Y30_N45
\Div0|auto_generated|divider|divider|StageOut[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~0_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~0_combout\);

-- Location: LABCELL_X88_Y30_N42
\Div0|auto_generated|divider|divider|StageOut[24]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~5_combout\ = ( \Div0|auto_generated|divider|divider|StageOut[16]~4_combout\ & ( \Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~5_combout\);

-- Location: LABCELL_X88_Y30_N57
\Div0|auto_generated|divider|divider|StageOut[23]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\ = ( \Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[15]~8_combout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( (\Div0|auto_generated|divider|divider|StageOut[15]~8_combout\ & \Div0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[15]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\);

-- Location: LABCELL_X88_Y30_N54
\Div0|auto_generated|divider|divider|StageOut[22]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ = ( \Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\Div0|auto_generated|divider|divider|StageOut[14]~11_combout\) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( (\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|StageOut[14]~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[14]~11_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~12_combout\);

-- Location: LABCELL_X88_Y30_N48
\Div0|auto_generated|divider|divider|StageOut[21]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~14_combout\ = (!\Div0|auto_generated|divider|divider|op_4~1_sumout\ & \Div0|auto_generated|divider|divider|op_4~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~14_combout\);

-- Location: LABCELL_X88_Y31_N36
\Div0|auto_generated|divider|divider|op_6~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_6~30_cout\);

-- Location: LABCELL_X88_Y31_N39
\Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~30_cout\ ))
-- \Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~30_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X88_Y31_N42
\Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & \Div0|auto_generated|divider|divider|op_5~21_sumout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))
-- \Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & \Div0|auto_generated|divider|divider|op_5~21_sumout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X88_Y31_N45
\Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[21]~14_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))
-- \Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[21]~14_combout\))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X88_Y31_N48
\Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~12_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))
-- \Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[22]~12_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X88_Y31_N51
\Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[23]~9_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))
-- \Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[23]~9_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100010001000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X88_Y31_N54
\Div0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[24]~5_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~0_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))
-- \Div0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[24]~5_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~0_combout\)))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\,
	cin => \Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \Div0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \Div0|auto_generated|divider|divider|op_6~6\);

-- Location: LABCELL_X88_Y31_N57
\Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~6\,
	sumout => \Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X88_Y31_N30
\Div0|auto_generated|divider|divider|StageOut[32]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~6_combout\ = (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div0|auto_generated|divider|divider|StageOut[24]~5_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101110111010001110111011101000111011101110100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[24]~5_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~6_combout\);

-- Location: MLABCELL_X87_Y31_N51
\Div0|auto_generated|divider|divider|StageOut[31]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~10_combout\ = ( \Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\ ) ) ) # ( 
-- !\Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[23]~9_combout\ ) ) ) # ( \Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- !\Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[23]~9_combout\,
	datae => \Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~10_combout\);

-- Location: MLABCELL_X87_Y31_N18
\Div0|auto_generated|divider|divider|StageOut[30]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~13_combout\ = ( \Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|StageOut[22]~12_combout\ ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \Div0|auto_generated|divider|divider|op_5~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[22]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~13_combout\);

-- Location: LABCELL_X88_Y31_N33
\Div0|auto_generated|divider|divider|StageOut[29]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[29]~15_combout\ = (!\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[21]~14_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[29]~15_combout\);

-- Location: MLABCELL_X87_Y31_N0
\Div0|auto_generated|divider|divider|StageOut[28]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~16_combout\ = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~16_combout\);

-- Location: LABCELL_X88_Y31_N0
\Div0|auto_generated|divider|divider|op_7~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div0|auto_generated|divider|divider|op_7~34_cout\);

-- Location: LABCELL_X88_Y31_N3
\Div0|auto_generated|divider|divider|op_7~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~30_cout\ = CARRY(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~34_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~30_cout\);

-- Location: LABCELL_X88_Y31_N6
\Div0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & \Div0|auto_generated|divider|divider|op_6~25_sumout\) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~30_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X88_Y31_N9
\Div0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\Div0|auto_generated|divider|divider|op_6~21_sumout\)) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[28]~16_combout\))) ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100111100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[28]~16_combout\,
	cin => \Div0|auto_generated|divider|divider|op_7~26_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X88_Y31_N12
\Div0|auto_generated|divider|divider|op_7~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~18_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[29]~15_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[29]~15_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~22_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~18_cout\);

-- Location: LABCELL_X88_Y31_N15
\Div0|auto_generated|divider|divider|op_7~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~14_cout\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[30]~13_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_7~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[30]~13_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~18_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~14_cout\);

-- Location: LABCELL_X88_Y31_N18
\Div0|auto_generated|divider|divider|op_7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~10_cout\ = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~10_combout\)) ) + ( \Div0|auto_generated|divider|divider|op_7~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[31]~10_combout\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~14_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~10_cout\);

-- Location: LABCELL_X88_Y31_N21
\Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div0|auto_generated|divider|divider|op_6~5_sumout\))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~6_combout\)) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_StageOut[32]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	cin => \Div0|auto_generated|divider|divider|op_7~10_cout\,
	cout => \Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X88_Y31_N24
\Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X85_Y31_N0
\Debit[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Debit[0]~0_combout\ = ( Debit(0) & ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !Debit(0) & ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\MODE[0]~input_o\ & ((!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[1]~input_o\)) 
-- # (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & \MODE[1]~input_o\)))) ) ) ) # ( Debit(0) & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\MODE[3]~input_o\) # ((!\MODE[2]~input_o\) # ((!\MODE[1]~input_o\) # (\MODE[0]~input_o\))) ) ) ) # ( 
-- !Debit(0) & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000111111101111111110000001000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => ALT_INV_Debit(0),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Debit[0]~0_combout\);

-- Location: FF_X85_Y31_N2
\Debit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Debit[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(0));

-- Location: DSP_X86_Y28_N0
\Mult3~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 12,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult3~8_AX_bus\,
	ay => \Mult3~8_AY_bus\,
	resulta => \Mult3~8_RESULTA_bus\);

-- Location: LABCELL_X85_Y31_N15
\Mux317~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux317~0_combout\ = ( \Mult3~8_resulta\ & ( !\MODE[2]~input_o\ ) ) # ( !\Mult3~8_resulta\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult3~8_resulta\,
	combout => \Mux317~0_combout\);

-- Location: LABCELL_X77_Y35_N9
\Mux317~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux317~1_combout\ = ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (!\MODE[2]~input_o\ $ (\MODE[3]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datad => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux317~1_combout\);

-- Location: FF_X85_Y31_N17
\Hour_to_Second[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux317~0_combout\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(0));

-- Location: LABCELL_X85_Y32_N3
\Volt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Volt[0]~0_combout\ = ( Volt(0) & ( \MODE[3]~input_o\ & ( (!\MODE[2]~input_o\) # ((!\MODE[1]~input_o\) # ((!\MODE[0]~input_o\) # (!\Mult4~8_resulta\))) ) ) ) # ( !Volt(0) & ( \MODE[3]~input_o\ & ( (\MODE[2]~input_o\ & (\MODE[1]~input_o\ & 
-- (\MODE[0]~input_o\ & !\Mult4~8_resulta\))) ) ) ) # ( Volt(0) & ( !\MODE[3]~input_o\ ) ) # ( !Volt(0) & ( !\MODE[3]~input_o\ & ( (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[0]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000111111111111111100000001000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => \ALT_INV_Mult4~8_resulta\,
	datae => ALT_INV_Volt(0),
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Volt[0]~0_combout\);

-- Location: FF_X85_Y32_N4
\Volt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Volt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(0));

-- Location: LABCELL_X85_Y31_N42
\Distance[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Distance[0]~0_combout\ = ( Distance(0) & ( \Mult4~8_resulta\ & ( ((!\MODE[2]~input_o\) # ((!\MODE[3]~input_o\) # (!\MODE[0]~input_o\))) # (\MODE[1]~input_o\) ) ) ) # ( !Distance(0) & ( \Mult4~8_resulta\ & ( (!\MODE[1]~input_o\ & (!\MODE[2]~input_o\ & 
-- (!\MODE[3]~input_o\ & !\MODE[0]~input_o\))) ) ) ) # ( Distance(0) & ( !\Mult4~8_resulta\ ) ) # ( !Distance(0) & ( !\Mult4~8_resulta\ & ( (!\MODE[1]~input_o\ & ((!\MODE[2]~input_o\ & (!\MODE[3]~input_o\ & !\MODE[0]~input_o\)) # (\MODE[2]~input_o\ & 
-- (\MODE[3]~input_o\ & \MODE[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000010111111111111111110000000000000001111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => ALT_INV_Distance(0),
	dataf => \ALT_INV_Mult4~8_resulta\,
	combout => \Distance[0]~0_combout\);

-- Location: FF_X85_Y31_N44
\Distance[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Distance[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(0));

-- Location: LABCELL_X85_Y31_N48
\Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~3_combout\ = ( \MODE[1]~input_o\ & ( Distance(0) & ( (!\MODE[0]~input_o\ & (!Debit(0))) # (\MODE[0]~input_o\ & ((!Volt(0)))) ) ) ) # ( !\MODE[1]~input_o\ & ( Distance(0) & ( (!Hour_to_Second(0) & !\MODE[0]~input_o\) ) ) ) # ( \MODE[1]~input_o\ & ( 
-- !Distance(0) & ( (!\MODE[0]~input_o\ & (!Debit(0))) # (\MODE[0]~input_o\ & ((!Volt(0)))) ) ) ) # ( !\MODE[1]~input_o\ & ( !Distance(0) & ( (!Hour_to_Second(0)) # (\MODE[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111101010101111000011001100000000001010101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Debit(0),
	datab => ALT_INV_Hour_to_Second(0),
	datac => ALT_INV_Volt(0),
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => \ALT_INV_MODE[1]~input_o\,
	dataf => ALT_INV_Distance(0),
	combout => \Mux33~3_combout\);

-- Location: LABCELL_X75_Y35_N0
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( !TEMPROOT2(0) ) + ( VCC ) + ( !VCC ))
-- \Add4~2\ = CARRY(( !TEMPROOT2(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(0),
	cin => GND,
	sumout => \Add4~1_sumout\,
	cout => \Add4~2\);

-- Location: LABCELL_X74_Y31_N24
\Mux197~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux197~0_combout\ = ( \MODE[2]~input_o\ & ( !\Add4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add4~1_sumout\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux197~0_combout\);

-- Location: LABCELL_X55_Y26_N36
\SqrtRoot[18]~_Duplicate_2feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[18]~_Duplicate_2feeder_combout\ = ( \SqrtRoot[18]~SCLR_LUT_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SqrtRoot[18]~SCLR_LUT_combout\,
	combout => \SqrtRoot[18]~_Duplicate_2feeder_combout\);

-- Location: FF_X55_Y26_N37
\SqrtRoot[18]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SqrtRoot[18]~_Duplicate_2feeder_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[18]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y27_N0
\Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~1_sumout\ = SUM(( SqrtRoot(0) ) + ( VCC ) + ( !VCC ))
-- \Add5~2\ = CARRY(( SqrtRoot(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(0),
	cin => GND,
	sumout => \Add5~1_sumout\,
	cout => \Add5~2\);

-- Location: FF_X53_Y27_N2
\SqrtRoot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~1_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(0));

-- Location: LABCELL_X53_Y27_N3
\Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~5_sumout\ = SUM(( !SqrtRoot(1) ) + ( VCC ) + ( \Add5~2\ ))
-- \Add5~6\ = CARRY(( !SqrtRoot(1) ) + ( VCC ) + ( \Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SqrtRoot(1),
	cin => \Add5~2\,
	sumout => \Add5~5_sumout\,
	cout => \Add5~6\);

-- Location: LABCELL_X53_Y28_N12
\Mux460~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux460~0_combout\ = ( !\Add5~5_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~5_sumout\,
	combout => \Mux460~0_combout\);

-- Location: FF_X53_Y28_N14
\SqrtRoot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux460~0_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(1));

-- Location: LABCELL_X53_Y27_N6
\Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~9_sumout\ = SUM(( SqrtRoot(2) ) + ( VCC ) + ( \Add5~6\ ))
-- \Add5~10\ = CARRY(( SqrtRoot(2) ) + ( VCC ) + ( \Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SqrtRoot(2),
	cin => \Add5~6\,
	sumout => \Add5~9_sumout\,
	cout => \Add5~10\);

-- Location: FF_X53_Y27_N8
\SqrtRoot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~9_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(2));

-- Location: LABCELL_X53_Y27_N9
\Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~13_sumout\ = SUM(( !SqrtRoot(3) ) + ( VCC ) + ( \Add5~10\ ))
-- \Add5~14\ = CARRY(( !SqrtRoot(3) ) + ( VCC ) + ( \Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(3),
	cin => \Add5~10\,
	sumout => \Add5~13_sumout\,
	cout => \Add5~14\);

-- Location: LABCELL_X53_Y28_N54
\Mux458~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux458~0_combout\ = ( !\Add5~13_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_Add5~13_sumout\,
	combout => \Mux458~0_combout\);

-- Location: FF_X53_Y28_N56
\SqrtRoot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux458~0_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(3));

-- Location: LABCELL_X53_Y27_N12
\Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~17_sumout\ = SUM(( SqrtRoot(4) ) + ( VCC ) + ( \Add5~14\ ))
-- \Add5~18\ = CARRY(( SqrtRoot(4) ) + ( VCC ) + ( \Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SqrtRoot(4),
	cin => \Add5~14\,
	sumout => \Add5~17_sumout\,
	cout => \Add5~18\);

-- Location: FF_X53_Y27_N14
\SqrtRoot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~17_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(4));

-- Location: LABCELL_X53_Y27_N15
\Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~21_sumout\ = SUM(( SqrtRoot(5) ) + ( VCC ) + ( \Add5~18\ ))
-- \Add5~22\ = CARRY(( SqrtRoot(5) ) + ( VCC ) + ( \Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(5),
	cin => \Add5~18\,
	sumout => \Add5~21_sumout\,
	cout => \Add5~22\);

-- Location: FF_X53_Y27_N17
\SqrtRoot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~21_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(5));

-- Location: LABCELL_X53_Y27_N18
\Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~25_sumout\ = SUM(( SqrtRoot(6) ) + ( VCC ) + ( \Add5~22\ ))
-- \Add5~26\ = CARRY(( SqrtRoot(6) ) + ( VCC ) + ( \Add5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(6),
	cin => \Add5~22\,
	sumout => \Add5~25_sumout\,
	cout => \Add5~26\);

-- Location: FF_X53_Y27_N20
\SqrtRoot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~25_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(6));

-- Location: LABCELL_X53_Y27_N21
\Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~29_sumout\ = SUM(( SqrtRoot(7) ) + ( VCC ) + ( \Add5~26\ ))
-- \Add5~30\ = CARRY(( SqrtRoot(7) ) + ( VCC ) + ( \Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SqrtRoot(7),
	cin => \Add5~26\,
	sumout => \Add5~29_sumout\,
	cout => \Add5~30\);

-- Location: FF_X53_Y27_N23
\SqrtRoot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~29_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(7));

-- Location: LABCELL_X53_Y27_N24
\Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~33_sumout\ = SUM(( SqrtRoot(8) ) + ( VCC ) + ( \Add5~30\ ))
-- \Add5~34\ = CARRY(( SqrtRoot(8) ) + ( VCC ) + ( \Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(8),
	cin => \Add5~30\,
	sumout => \Add5~33_sumout\,
	cout => \Add5~34\);

-- Location: FF_X53_Y27_N26
\SqrtRoot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~33_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(8));

-- Location: LABCELL_X53_Y27_N27
\Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~37_sumout\ = SUM(( SqrtRoot(9) ) + ( VCC ) + ( \Add5~34\ ))
-- \Add5~38\ = CARRY(( SqrtRoot(9) ) + ( VCC ) + ( \Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SqrtRoot(9),
	cin => \Add5~34\,
	sumout => \Add5~37_sumout\,
	cout => \Add5~38\);

-- Location: FF_X53_Y27_N29
\SqrtRoot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~37_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(9));

-- Location: LABCELL_X53_Y27_N30
\Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~41_sumout\ = SUM(( SqrtRoot(10) ) + ( VCC ) + ( \Add5~38\ ))
-- \Add5~42\ = CARRY(( SqrtRoot(10) ) + ( VCC ) + ( \Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SqrtRoot(10),
	cin => \Add5~38\,
	sumout => \Add5~41_sumout\,
	cout => \Add5~42\);

-- Location: FF_X53_Y27_N32
\SqrtRoot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~41_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(10));

-- Location: LABCELL_X53_Y27_N33
\Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~45_sumout\ = SUM(( SqrtRoot(11) ) + ( VCC ) + ( \Add5~42\ ))
-- \Add5~46\ = CARRY(( SqrtRoot(11) ) + ( VCC ) + ( \Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SqrtRoot(11),
	cin => \Add5~42\,
	sumout => \Add5~45_sumout\,
	cout => \Add5~46\);

-- Location: FF_X53_Y27_N35
\SqrtRoot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~45_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(11));

-- Location: LABCELL_X53_Y27_N36
\Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~49_sumout\ = SUM(( SqrtRoot(12) ) + ( VCC ) + ( \Add5~46\ ))
-- \Add5~50\ = CARRY(( SqrtRoot(12) ) + ( VCC ) + ( \Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(12),
	cin => \Add5~46\,
	sumout => \Add5~49_sumout\,
	cout => \Add5~50\);

-- Location: FF_X53_Y27_N38
\SqrtRoot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~49_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(12));

-- Location: LABCELL_X53_Y27_N39
\Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~53_sumout\ = SUM(( SqrtRoot(13) ) + ( VCC ) + ( \Add5~50\ ))
-- \Add5~54\ = CARRY(( SqrtRoot(13) ) + ( VCC ) + ( \Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(13),
	cin => \Add5~50\,
	sumout => \Add5~53_sumout\,
	cout => \Add5~54\);

-- Location: FF_X53_Y27_N41
\SqrtRoot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~53_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(13));

-- Location: LABCELL_X53_Y27_N42
\Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~57_sumout\ = SUM(( SqrtRoot(14) ) + ( VCC ) + ( \Add5~54\ ))
-- \Add5~58\ = CARRY(( SqrtRoot(14) ) + ( VCC ) + ( \Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SqrtRoot(14),
	cin => \Add5~54\,
	sumout => \Add5~57_sumout\,
	cout => \Add5~58\);

-- Location: FF_X53_Y27_N44
\SqrtRoot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~57_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(14));

-- Location: LABCELL_X53_Y27_N45
\Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~61_sumout\ = SUM(( SqrtRoot(15) ) + ( VCC ) + ( \Add5~58\ ))
-- \Add5~62\ = CARRY(( SqrtRoot(15) ) + ( VCC ) + ( \Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(15),
	cin => \Add5~58\,
	sumout => \Add5~61_sumout\,
	cout => \Add5~62\);

-- Location: FF_X53_Y27_N47
\SqrtRoot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~61_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(15));

-- Location: LABCELL_X53_Y27_N48
\Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~65_sumout\ = SUM(( SqrtRoot(16) ) + ( VCC ) + ( \Add5~62\ ))
-- \Add5~66\ = CARRY(( SqrtRoot(16) ) + ( VCC ) + ( \Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SqrtRoot(16),
	cin => \Add5~62\,
	sumout => \Add5~65_sumout\,
	cout => \Add5~66\);

-- Location: FF_X53_Y27_N50
\SqrtRoot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~65_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(16));

-- Location: LABCELL_X53_Y27_N51
\Add5~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~69_sumout\ = SUM(( SqrtRoot(17) ) + ( VCC ) + ( \Add5~66\ ))
-- \Add5~70\ = CARRY(( SqrtRoot(17) ) + ( VCC ) + ( \Add5~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SqrtRoot(17),
	cin => \Add5~66\,
	sumout => \Add5~69_sumout\,
	cout => \Add5~70\);

-- Location: FF_X53_Y27_N53
\SqrtRoot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add5~69_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SqrtRoot(17));

-- Location: LABCELL_X53_Y27_N54
\Add5~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~73_sumout\ = SUM(( \SqrtRoot[18]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~70\ ))
-- \Add5~74\ = CARRY(( \SqrtRoot[18]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SqrtRoot[18]~_Duplicate_2_q\,
	cin => \Add5~70\,
	sumout => \Add5~73_sumout\,
	cout => \Add5~74\);

-- Location: LABCELL_X55_Y26_N12
\SqrtRoot[18]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[18]~SCLR_LUT_combout\ = ( \Add5~73_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~73_sumout\,
	combout => \SqrtRoot[18]~SCLR_LUT_combout\);

-- Location: LABCELL_X55_Y26_N54
\SqrtRoot[19]~_Duplicate_2feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[19]~_Duplicate_2feeder_combout\ = ( \SqrtRoot[19]~SCLR_LUT_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SqrtRoot[19]~SCLR_LUT_combout\,
	combout => \SqrtRoot[19]~_Duplicate_2feeder_combout\);

-- Location: FF_X55_Y26_N55
\SqrtRoot[19]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SqrtRoot[19]~_Duplicate_2feeder_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[19]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y27_N57
\Add5~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~77_sumout\ = SUM(( \SqrtRoot[19]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~74\ ))
-- \Add5~78\ = CARRY(( \SqrtRoot[19]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SqrtRoot[19]~_Duplicate_2_q\,
	cin => \Add5~74\,
	sumout => \Add5~77_sumout\,
	cout => \Add5~78\);

-- Location: LABCELL_X55_Y26_N33
\SqrtRoot[19]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[19]~SCLR_LUT_combout\ = ( \Add5~77_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~77_sumout\,
	combout => \SqrtRoot[19]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N35
\SqrtRoot[20]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[20]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[20]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N0
\Add5~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~81_sumout\ = SUM(( \SqrtRoot[20]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~78\ ))
-- \Add5~82\ = CARRY(( \SqrtRoot[20]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[20]~_Duplicate_2_q\,
	cin => \Add5~78\,
	sumout => \Add5~81_sumout\,
	cout => \Add5~82\);

-- Location: LABCELL_X53_Y26_N45
\SqrtRoot[20]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[20]~SCLR_LUT_combout\ = (\Add5~81_sumout\ & \MODE[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add5~81_sumout\,
	datab => \ALT_INV_MODE[2]~input_o\,
	combout => \SqrtRoot[20]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N41
\SqrtRoot[21]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[21]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[21]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N3
\Add5~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~85_sumout\ = SUM(( \SqrtRoot[21]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~82\ ))
-- \Add5~86\ = CARRY(( \SqrtRoot[21]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[21]~_Duplicate_2_q\,
	cin => \Add5~82\,
	sumout => \Add5~85_sumout\,
	cout => \Add5~86\);

-- Location: LABCELL_X55_Y26_N27
\SqrtRoot[21]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[21]~SCLR_LUT_combout\ = ( \Add5~85_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~85_sumout\,
	combout => \SqrtRoot[21]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N2
\SqrtRoot[22]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[22]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[22]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N6
\Add5~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~89_sumout\ = SUM(( \SqrtRoot[22]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~86\ ))
-- \Add5~90\ = CARRY(( \SqrtRoot[22]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[22]~_Duplicate_2_q\,
	cin => \Add5~86\,
	sumout => \Add5~89_sumout\,
	cout => \Add5~90\);

-- Location: LABCELL_X53_Y26_N48
\SqrtRoot[22]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[22]~SCLR_LUT_combout\ = ( \Add5~89_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~89_sumout\,
	combout => \SqrtRoot[22]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N55
\SqrtRoot[23]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[23]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[23]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N9
\Add5~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~93_sumout\ = SUM(( \SqrtRoot[23]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~90\ ))
-- \Add5~94\ = CARRY(( \SqrtRoot[23]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[23]~_Duplicate_2_q\,
	cin => \Add5~90\,
	sumout => \Add5~93_sumout\,
	cout => \Add5~94\);

-- Location: LABCELL_X53_Y26_N57
\SqrtRoot[23]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[23]~SCLR_LUT_combout\ = (\MODE[2]~input_o\ & \Add5~93_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Add5~93_sumout\,
	combout => \SqrtRoot[23]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N10
\SqrtRoot[24]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[24]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[24]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N12
\Add5~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~97_sumout\ = SUM(( \SqrtRoot[24]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~94\ ))
-- \Add5~98\ = CARRY(( \SqrtRoot[24]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[24]~_Duplicate_2_q\,
	cin => \Add5~94\,
	sumout => \Add5~97_sumout\,
	cout => \Add5~98\);

-- Location: LABCELL_X55_Y26_N42
\SqrtRoot[24]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[24]~SCLR_LUT_combout\ = ( \Add5~97_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~97_sumout\,
	combout => \SqrtRoot[24]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N50
\SqrtRoot[25]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[25]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[25]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N15
\Add5~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~101_sumout\ = SUM(( \SqrtRoot[25]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~98\ ))
-- \Add5~102\ = CARRY(( \SqrtRoot[25]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SqrtRoot[25]~_Duplicate_2_q\,
	cin => \Add5~98\,
	sumout => \Add5~101_sumout\,
	cout => \Add5~102\);

-- Location: LABCELL_X53_Y26_N42
\SqrtRoot[25]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[25]~SCLR_LUT_combout\ = ( \Add5~101_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~101_sumout\,
	combout => \SqrtRoot[25]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N58
\SqrtRoot[26]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[26]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[26]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N18
\Add5~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~105_sumout\ = SUM(( \SqrtRoot[26]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~102\ ))
-- \Add5~106\ = CARRY(( \SqrtRoot[26]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[26]~_Duplicate_2_q\,
	cin => \Add5~102\,
	sumout => \Add5~105_sumout\,
	cout => \Add5~106\);

-- Location: LABCELL_X53_Y26_N54
\SqrtRoot[26]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[26]~SCLR_LUT_combout\ = ( \Add5~105_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~105_sumout\,
	combout => \SqrtRoot[26]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N26
\SqrtRoot[27]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[27]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[27]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N21
\Add5~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~109_sumout\ = SUM(( \SqrtRoot[27]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~106\ ))
-- \Add5~110\ = CARRY(( \SqrtRoot[27]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SqrtRoot[27]~_Duplicate_2_q\,
	cin => \Add5~106\,
	sumout => \Add5~109_sumout\,
	cout => \Add5~110\);

-- Location: LABCELL_X55_Y26_N48
\SqrtRoot[27]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[27]~SCLR_LUT_combout\ = ( \Add5~109_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_Add5~109_sumout\,
	combout => \SqrtRoot[27]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N38
\SqrtRoot[28]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[28]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[28]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N24
\Add5~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~113_sumout\ = SUM(( \SqrtRoot[28]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~110\ ))
-- \Add5~114\ = CARRY(( \SqrtRoot[28]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[28]~_Duplicate_2_q\,
	cin => \Add5~110\,
	sumout => \Add5~113_sumout\,
	cout => \Add5~114\);

-- Location: LABCELL_X53_Y26_N39
\SqrtRoot[28]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[28]~SCLR_LUT_combout\ = ( \Add5~113_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~113_sumout\,
	combout => \SqrtRoot[28]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N44
\SqrtRoot[29]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[29]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[29]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N27
\Add5~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~117_sumout\ = SUM(( \SqrtRoot[29]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~114\ ))
-- \Add5~118\ = CARRY(( \SqrtRoot[29]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[29]~_Duplicate_2_q\,
	cin => \Add5~114\,
	sumout => \Add5~117_sumout\,
	cout => \Add5~118\);

-- Location: LABCELL_X55_Y26_N6
\SqrtRoot[29]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[29]~SCLR_LUT_combout\ = ( \Add5~117_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~117_sumout\,
	combout => \SqrtRoot[29]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N53
\SqrtRoot[30]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SqrtRoot[30]~SCLR_LUT_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[30]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N30
\Add5~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~121_sumout\ = SUM(( \SqrtRoot[30]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~118\ ))
-- \Add5~122\ = CARRY(( \SqrtRoot[30]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[30]~_Duplicate_2_q\,
	cin => \Add5~118\,
	sumout => \Add5~121_sumout\,
	cout => \Add5~122\);

-- Location: LABCELL_X53_Y26_N51
\SqrtRoot[30]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[30]~SCLR_LUT_combout\ = (\MODE[2]~input_o\ & \Add5~121_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Add5~121_sumout\,
	combout => \SqrtRoot[30]~SCLR_LUT_combout\);

-- Location: FF_X53_Y26_N47
\SqrtRoot[31]~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \SqrtRoot[31]~SCLR_LUT_combout\,
	sload => VCC,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SqrtRoot[31]~_Duplicate_2_q\);

-- Location: LABCELL_X53_Y26_N33
\Add5~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~125_sumout\ = SUM(( \SqrtRoot[31]~_Duplicate_2_q\ ) + ( VCC ) + ( \Add5~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SqrtRoot[31]~_Duplicate_2_q\,
	cin => \Add5~122\,
	sumout => \Add5~125_sumout\);

-- Location: LABCELL_X53_Y26_N36
\SqrtRoot[31]~SCLR_LUT\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[31]~SCLR_LUT_combout\ = ( \Add5~125_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add5~125_sumout\,
	combout => \SqrtRoot[31]~SCLR_LUT_combout\);

-- Location: DSP_X54_Y26_N0
\Mult2~405\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "0",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "0",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_sumof2",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \Mult2~405_ACLR_bus\,
	clk => \Mult2~405_CLK_bus\,
	ena => \Mult2~405_ENA_bus\,
	ax => \Mult2~405_AX_bus\,
	ay => \Mult2~405_AY_bus\,
	bx => \Mult2~405_BX_bus\,
	by => \Mult2~405_BY_bus\,
	resulta => \Mult2~405_RESULTA_bus\);

-- Location: DSP_X54_Y28_N0
\Mult2~12\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult2~12_AX_bus\,
	ay => \Mult2~12_AY_bus\,
	resulta => \Mult2~12_RESULTA_bus\);

-- Location: LABCELL_X55_Y28_N0
\Mult2~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~362_sumout\ = SUM(( \Mult2~405_resulta\ ) + ( \Mult2~30\ ) + ( !VCC ))
-- \Mult2~363\ = CARRY(( \Mult2~405_resulta\ ) + ( \Mult2~30\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~30\,
	datac => \ALT_INV_Mult2~405_resulta\,
	cin => GND,
	sumout => \Mult2~362_sumout\,
	cout => \Mult2~363\);

-- Location: LABCELL_X55_Y28_N3
\Mult2~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~358_sumout\ = SUM(( \Mult2~406\ ) + ( \Mult2~31\ ) + ( \Mult2~363\ ))
-- \Mult2~359\ = CARRY(( \Mult2~406\ ) + ( \Mult2~31\ ) + ( \Mult2~363\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~406\,
	datac => \ALT_INV_Mult2~31\,
	cin => \Mult2~363\,
	sumout => \Mult2~358_sumout\,
	cout => \Mult2~359\);

-- Location: LABCELL_X55_Y28_N6
\Mult2~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~354_sumout\ = SUM(( \Mult2~407\ ) + ( \Mult2~32\ ) + ( \Mult2~359\ ))
-- \Mult2~355\ = CARRY(( \Mult2~407\ ) + ( \Mult2~32\ ) + ( \Mult2~359\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~407\,
	datac => \ALT_INV_Mult2~32\,
	cin => \Mult2~359\,
	sumout => \Mult2~354_sumout\,
	cout => \Mult2~355\);

-- Location: LABCELL_X55_Y28_N9
\Mult2~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~350_sumout\ = SUM(( \Mult2~408\ ) + ( \Mult2~33\ ) + ( \Mult2~355\ ))
-- \Mult2~351\ = CARRY(( \Mult2~408\ ) + ( \Mult2~33\ ) + ( \Mult2~355\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~33\,
	datac => \ALT_INV_Mult2~408\,
	cin => \Mult2~355\,
	sumout => \Mult2~350_sumout\,
	cout => \Mult2~351\);

-- Location: LABCELL_X55_Y28_N12
\Mult2~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~346_sumout\ = SUM(( \Mult2~409\ ) + ( \Mult2~34\ ) + ( \Mult2~351\ ))
-- \Mult2~347\ = CARRY(( \Mult2~409\ ) + ( \Mult2~34\ ) + ( \Mult2~351\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~409\,
	dataf => \ALT_INV_Mult2~34\,
	cin => \Mult2~351\,
	sumout => \Mult2~346_sumout\,
	cout => \Mult2~347\);

-- Location: LABCELL_X55_Y28_N15
\Mult2~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~370_sumout\ = SUM(( \Mult2~410\ ) + ( \Mult2~35\ ) + ( \Mult2~347\ ))
-- \Mult2~371\ = CARRY(( \Mult2~410\ ) + ( \Mult2~35\ ) + ( \Mult2~347\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~410\,
	datac => \ALT_INV_Mult2~35\,
	cin => \Mult2~347\,
	sumout => \Mult2~370_sumout\,
	cout => \Mult2~371\);

-- Location: LABCELL_X55_Y28_N18
\Mult2~394\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~394_sumout\ = SUM(( \Mult2~411\ ) + ( \Mult2~36\ ) + ( \Mult2~371\ ))
-- \Mult2~395\ = CARRY(( \Mult2~411\ ) + ( \Mult2~36\ ) + ( \Mult2~371\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~411\,
	datac => \ALT_INV_Mult2~36\,
	cin => \Mult2~371\,
	sumout => \Mult2~394_sumout\,
	cout => \Mult2~395\);

-- Location: LABCELL_X55_Y28_N21
\Mult2~390\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~390_sumout\ = SUM(( \Mult2~412\ ) + ( \Mult2~37\ ) + ( \Mult2~395\ ))
-- \Mult2~391\ = CARRY(( \Mult2~412\ ) + ( \Mult2~37\ ) + ( \Mult2~395\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~412\,
	dataf => \ALT_INV_Mult2~37\,
	cin => \Mult2~395\,
	sumout => \Mult2~390_sumout\,
	cout => \Mult2~391\);

-- Location: LABCELL_X55_Y28_N24
\Mult2~386\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~386_sumout\ = SUM(( \Mult2~413\ ) + ( \Mult2~38\ ) + ( \Mult2~391\ ))
-- \Mult2~387\ = CARRY(( \Mult2~413\ ) + ( \Mult2~38\ ) + ( \Mult2~391\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~38\,
	datac => \ALT_INV_Mult2~413\,
	cin => \Mult2~391\,
	sumout => \Mult2~386_sumout\,
	cout => \Mult2~387\);

-- Location: LABCELL_X55_Y28_N27
\Mult2~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~366_sumout\ = SUM(( \Mult2~414\ ) + ( \Mult2~39\ ) + ( \Mult2~387\ ))
-- \Mult2~367\ = CARRY(( \Mult2~414\ ) + ( \Mult2~39\ ) + ( \Mult2~387\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~39\,
	datac => \ALT_INV_Mult2~414\,
	cin => \Mult2~387\,
	sumout => \Mult2~366_sumout\,
	cout => \Mult2~367\);

-- Location: LABCELL_X55_Y28_N30
\Mult2~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~382_sumout\ = SUM(( \Mult2~415\ ) + ( \Mult2~40\ ) + ( \Mult2~367\ ))
-- \Mult2~383\ = CARRY(( \Mult2~415\ ) + ( \Mult2~40\ ) + ( \Mult2~367\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult2~415\,
	dataf => \ALT_INV_Mult2~40\,
	cin => \Mult2~367\,
	sumout => \Mult2~382_sumout\,
	cout => \Mult2~383\);

-- Location: LABCELL_X55_Y28_N33
\Mult2~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~378_sumout\ = SUM(( \Mult2~416\ ) + ( \Mult2~41\ ) + ( \Mult2~383\ ))
-- \Mult2~379\ = CARRY(( \Mult2~416\ ) + ( \Mult2~41\ ) + ( \Mult2~383\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~41\,
	datac => \ALT_INV_Mult2~416\,
	cin => \Mult2~383\,
	sumout => \Mult2~378_sumout\,
	cout => \Mult2~379\);

-- Location: LABCELL_X55_Y28_N36
\Mult2~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~374_sumout\ = SUM(( \Mult2~42\ ) + ( \Mult2~417\ ) + ( \Mult2~379\ ))
-- \Mult2~375\ = CARRY(( \Mult2~42\ ) + ( \Mult2~417\ ) + ( \Mult2~379\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult2~42\,
	dataf => \ALT_INV_Mult2~417\,
	cin => \Mult2~379\,
	sumout => \Mult2~374_sumout\,
	cout => \Mult2~375\);

-- Location: LABCELL_X55_Y28_N39
\Mult2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mult2~1_sumout\ = SUM(( \Mult2~418\ ) + ( \Mult2~43\ ) + ( \Mult2~375\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult2~418\,
	datac => \ALT_INV_Mult2~43\,
	cin => \Mult2~375\,
	sumout => \Mult2~1_sumout\);

-- Location: LABCELL_X71_Y32_N36
\Mux134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux134~0_combout\ = ( \Mult2~1_sumout\ & ( !\MODE[2]~input_o\ ) ) # ( !\Mult2~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult2~1_sumout\,
	combout => \Mux134~0_combout\);

-- Location: LABCELL_X71_Y32_N0
\TEMPROOT[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[0]~0_combout\ = ( \MODE[0]~input_o\ & ( !\MODE[3]~input_o\ & ( (\MODE[2]~input_o\ & \MODE[1]~input_o\) ) ) ) # ( !\MODE[0]~input_o\ & ( !\MODE[3]~input_o\ & ( (!\MODE[2]~input_o\ & !\MODE[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datae => \ALT_INV_MODE[0]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \TEMPROOT[0]~0_combout\);

-- Location: FF_X71_Y32_N38
\TEMPROOT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux134~0_combout\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(31));

-- Location: FF_X55_Y28_N29
\TEMPROOT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~366_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(27));

-- Location: FF_X55_Y28_N47
\TEMPROOT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~17\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(5));

-- Location: LABCELL_X55_Y28_N54
\Mux165~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux165~0_combout\ = ( !\Mult2~12_resulta\ & ( \MODE[2]~input_o\ ) ) # ( \Mult2~12_resulta\ & ( !\MODE[2]~input_o\ ) ) # ( !\Mult2~12_resulta\ & ( !\MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Mult2~12_resulta\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux165~0_combout\);

-- Location: FF_X55_Y28_N56
\TEMPROOT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux165~0_combout\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(0));

-- Location: FF_X55_Y28_N17
\TEMPROOT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~370_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(23));

-- Location: FF_X55_Y28_N50
\TEMPROOT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~16\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(4));

-- Location: FF_X55_Y28_N53
\TEMPROOT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~18\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(6));

-- Location: LABCELL_X55_Y28_N48
\Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = ( !TEMPROOT(4) & ( !TEMPROOT(6) & ( (!TEMPROOT(27) & (!TEMPROOT(5) & (TEMPROOT(0) & !TEMPROOT(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(27),
	datab => ALT_INV_TEMPROOT(5),
	datac => ALT_INV_TEMPROOT(0),
	datad => ALT_INV_TEMPROOT(23),
	datae => ALT_INV_TEMPROOT(4),
	dataf => ALT_INV_TEMPROOT(6),
	combout => \Equal0~3_combout\);

-- Location: FF_X55_Y28_N31
\TEMPROOT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~382_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(28));

-- Location: FF_X55_Y28_N25
\TEMPROOT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~386_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(26));

-- Location: FF_X55_Y28_N37
\TEMPROOT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~374_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(30));

-- Location: FF_X55_Y28_N34
\TEMPROOT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~378_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(29));

-- Location: FF_X55_Y28_N22
\TEMPROOT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~390_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(25));

-- Location: FF_X55_Y28_N19
\TEMPROOT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~394_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(24));

-- Location: LABCELL_X56_Y28_N12
\Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = ( !TEMPROOT(25) & ( !TEMPROOT(24) & ( (!TEMPROOT(28) & (!TEMPROOT(26) & (!TEMPROOT(30) & !TEMPROOT(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(28),
	datab => ALT_INV_TEMPROOT(26),
	datac => ALT_INV_TEMPROOT(30),
	datad => ALT_INV_TEMPROOT(29),
	datae => ALT_INV_TEMPROOT(25),
	dataf => ALT_INV_TEMPROOT(24),
	combout => \Equal0~4_combout\);

-- Location: FF_X60_Y32_N40
\TEMPROOT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~25\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(13));

-- Location: LABCELL_X71_Y32_N30
\TEMPROOT[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[15]~feeder_combout\ = ( \Mult2~27\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~27\,
	combout => \TEMPROOT[15]~feeder_combout\);

-- Location: FF_X71_Y32_N32
\TEMPROOT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[15]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(15));

-- Location: FF_X60_Y32_N28
\TEMPROOT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~28\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(16));

-- Location: FF_X71_Y32_N17
\TEMPROOT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~26\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(14));

-- Location: FF_X71_Y32_N14
\TEMPROOT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~23\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(11));

-- Location: FF_X60_Y32_N19
\TEMPROOT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~24\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(12));

-- Location: LABCELL_X71_Y32_N12
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !TEMPROOT(11) & ( !TEMPROOT(12) & ( (!TEMPROOT(13) & (!TEMPROOT(15) & (!TEMPROOT(16) & !TEMPROOT(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(13),
	datab => ALT_INV_TEMPROOT(15),
	datac => ALT_INV_TEMPROOT(16),
	datad => ALT_INV_TEMPROOT(14),
	datae => ALT_INV_TEMPROOT(11),
	dataf => ALT_INV_TEMPROOT(12),
	combout => \Equal0~1_combout\);

-- Location: FF_X55_Y28_N5
\TEMPROOT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~358_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(19));

-- Location: FF_X55_Y28_N11
\TEMPROOT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~350_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(21));

-- Location: FF_X55_Y28_N2
\TEMPROOT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~362_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(18));

-- Location: FF_X55_Y28_N8
\TEMPROOT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~354_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(20));

-- Location: FF_X55_Y28_N44
\TEMPROOT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~29\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(17));

-- Location: FF_X55_Y28_N14
\TEMPROOT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mult2~346_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(22));

-- Location: LABCELL_X55_Y28_N42
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( !TEMPROOT(17) & ( !TEMPROOT(22) & ( (!TEMPROOT(19) & (!TEMPROOT(21) & (!TEMPROOT(18) & !TEMPROOT(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(19),
	datab => ALT_INV_TEMPROOT(21),
	datac => ALT_INV_TEMPROOT(18),
	datad => ALT_INV_TEMPROOT(20),
	datae => ALT_INV_TEMPROOT(17),
	dataf => ALT_INV_TEMPROOT(22),
	combout => \Equal0~2_combout\);

-- Location: FF_X60_Y32_N38
\TEMPROOT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~15\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(3));

-- Location: LABCELL_X71_Y32_N24
\TEMPROOT[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[10]~feeder_combout\ = ( \Mult2~22\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~22\,
	combout => \TEMPROOT[10]~feeder_combout\);

-- Location: FF_X71_Y32_N25
\TEMPROOT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[10]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(10));

-- Location: LABCELL_X71_Y32_N48
\TEMPROOT[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[7]~feeder_combout\ = ( \Mult2~19\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~19\,
	combout => \TEMPROOT[7]~feeder_combout\);

-- Location: FF_X71_Y32_N49
\TEMPROOT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[7]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(7));

-- Location: FF_X60_Y32_N44
\TEMPROOT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~20\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(8));

-- Location: LABCELL_X60_Y32_N48
\TEMPROOT[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[1]~feeder_combout\ = ( \Mult2~13\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~13\,
	combout => \TEMPROOT[1]~feeder_combout\);

-- Location: FF_X60_Y32_N50
\TEMPROOT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[1]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(1));

-- Location: FF_X60_Y32_N35
\TEMPROOT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult2~14\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(2));

-- Location: LABCELL_X71_Y32_N9
\TEMPROOT[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT[9]~feeder_combout\ = ( \Mult2~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult2~21\,
	combout => \TEMPROOT[9]~feeder_combout\);

-- Location: FF_X71_Y32_N10
\TEMPROOT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT[9]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \TEMPROOT[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT(9));

-- Location: LABCELL_X60_Y32_N33
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !TEMPROOT(2) & ( !TEMPROOT(9) & ( (!TEMPROOT(10) & (!TEMPROOT(7) & (!TEMPROOT(8) & !TEMPROOT(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(10),
	datab => ALT_INV_TEMPROOT(7),
	datac => ALT_INV_TEMPROOT(8),
	datad => ALT_INV_TEMPROOT(1),
	datae => ALT_INV_TEMPROOT(2),
	dataf => ALT_INV_TEMPROOT(9),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X60_Y32_N36
\Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = ( !TEMPROOT(3) & ( \Equal0~0_combout\ & ( (\Equal0~3_combout\ & (\Equal0~4_combout\ & (\Equal0~1_combout\ & \Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~3_combout\,
	datab => \ALT_INV_Equal0~4_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~2_combout\,
	datae => ALT_INV_TEMPROOT(3),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \Equal0~5_combout\);

-- Location: LABCELL_X83_Y35_N54
\SqrtRoot[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SqrtRoot[1]~0_combout\ = ( !\MODE[3]~input_o\ & ( \Equal0~5_combout\ & ( (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[0]~input_o\)) ) ) ) # ( !\MODE[3]~input_o\ & ( !\Equal0~5_combout\ & ( (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & 
-- (!\MODE[0]~input_o\))) # (\MODE[2]~input_o\ & (\MODE[1]~input_o\ & (\MODE[0]~input_o\ & TEMPROOT(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000001000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_TEMPROOT(31),
	datae => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_Equal0~5_combout\,
	combout => \SqrtRoot[1]~0_combout\);

-- Location: FF_X74_Y31_N26
\TEMPROOT2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux197~0_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(0));

-- Location: DSP_X86_Y35_N0
\Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 7,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult1~8_AX_bus\,
	ay => \Mult1~8_AY_bus\,
	resulta => \Mult1~8_RESULTA_bus\);

-- Location: LABCELL_X85_Y32_N57
\TEMPPOW[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPPOW[0]~0_combout\ = ( TEMPPOW(0) & ( \MODE[3]~input_o\ ) ) # ( TEMPPOW(0) & ( !\MODE[3]~input_o\ & ( (!\MODE[2]~input_o\) # (((!\MODE[1]~input_o\) # (!\Mult1~8_resulta\)) # (\MODE[0]~input_o\)) ) ) ) # ( !TEMPPOW(0) & ( !\MODE[3]~input_o\ & ( 
-- (!\MODE[0]~input_o\ & ((!\MODE[2]~input_o\ & (!\MODE[1]~input_o\)) # (\MODE[2]~input_o\ & (\MODE[1]~input_o\ & !\Mult1~8_resulta\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010000000111111111111101100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => \ALT_INV_Mult1~8_resulta\,
	datae => ALT_INV_TEMPPOW(0),
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \TEMPPOW[0]~0_combout\);

-- Location: FF_X85_Y32_N58
\TEMPPOW[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPPOW[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(0));

-- Location: LABCELL_X85_Y30_N54
\Mux409~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux409~0_combout\ = ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\MODE[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[0]~input_o\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Mux409~0_combout\);

-- Location: LABCELL_X85_Y30_N6
\Mux429~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux429~0_combout\ = ( \MODE[0]~input_o\ & ( (\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[3]~input_o\)) ) ) # ( !\MODE[0]~input_o\ & ( (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux429~0_combout\);

-- Location: FF_X85_Y30_N56
\Pecahan_bulat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux409~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(0));

-- Location: LABCELL_X85_Y31_N30
\TEMPDIV[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPDIV[0]~0_combout\ = ( TEMPDIV(0) & ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !TEMPDIV(0) & ( \Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\MODE[3]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[0]~input_o\)) ) ) ) # ( 
-- TEMPDIV(0) & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( ((!\MODE[2]~input_o\) # ((\MODE[0]~input_o\) # (\MODE[1]~input_o\))) # (\MODE[3]~input_o\) ) ) ) # ( !TEMPDIV(0) & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000110111111111111110100000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => ALT_INV_TEMPDIV(0),
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \TEMPDIV[0]~0_combout\);

-- Location: FF_X85_Y31_N32
\TEMPDIV[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPDIV[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(0));

-- Location: LABCELL_X85_Y31_N18
\Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~1_combout\ = ( Pecahan_bulat(0) & ( TEMPDIV(0) & ( (\MODE[1]~input_o\ & ((!\MODE[0]~input_o\ & ((!TEMPPOW(0)))) # (\MODE[0]~input_o\ & (!TEMPROOT2(0))))) ) ) ) # ( !Pecahan_bulat(0) & ( TEMPDIV(0) & ( (!\MODE[0]~input_o\ & (((\MODE[1]~input_o\ & 
-- !TEMPPOW(0))))) # (\MODE[0]~input_o\ & ((!TEMPROOT2(0)) # ((!\MODE[1]~input_o\)))) ) ) ) # ( Pecahan_bulat(0) & ( !TEMPDIV(0) & ( (!\MODE[0]~input_o\ & (((!\MODE[1]~input_o\) # (!TEMPPOW(0))))) # (\MODE[0]~input_o\ & (!TEMPROOT2(0) & (\MODE[1]~input_o\))) 
-- ) ) ) # ( !Pecahan_bulat(0) & ( !TEMPDIV(0) & ( (!\MODE[1]~input_o\) # ((!\MODE[0]~input_o\ & ((!TEMPPOW(0)))) # (\MODE[0]~input_o\ & (!TEMPROOT2(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110010110011101100001000111110001100100000111000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(0),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => ALT_INV_TEMPPOW(0),
	datae => ALT_INV_Pecahan_bulat(0),
	dataf => ALT_INV_TEMPDIV(0),
	combout => \Mux33~1_combout\);

-- Location: LABCELL_X85_Y31_N6
\Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux33~4_combout\ = ( \Mux33~3_combout\ & ( \Mux33~1_combout\ & ( ((!\MODE[3]~input_o\ & ((\Mux33~0_combout\))) # (\MODE[3]~input_o\ & (\Mux33~2_combout\))) # (\MODE[2]~input_o\) ) ) ) # ( !\Mux33~3_combout\ & ( \Mux33~1_combout\ & ( (!\MODE[3]~input_o\ & 
-- (((\Mux33~0_combout\)) # (\MODE[2]~input_o\))) # (\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (\Mux33~2_combout\))) ) ) ) # ( \Mux33~3_combout\ & ( !\Mux33~1_combout\ & ( (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & ((\Mux33~0_combout\)))) # 
-- (\MODE[3]~input_o\ & (((\Mux33~2_combout\)) # (\MODE[2]~input_o\))) ) ) ) # ( !\Mux33~3_combout\ & ( !\Mux33~1_combout\ & ( (!\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & ((\Mux33~0_combout\))) # (\MODE[3]~input_o\ & (\Mux33~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Mux33~2_combout\,
	datad => \ALT_INV_Mux33~0_combout\,
	datae => \ALT_INV_Mux33~3_combout\,
	dataf => \ALT_INV_Mux33~1_combout\,
	combout => \Mux33~4_combout\);

-- Location: LABCELL_X83_Y35_N12
\SUM[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~0_combout\ = ( \MODE[3]~input_o\ & ( \Equal0~5_combout\ ) ) # ( !\MODE[3]~input_o\ & ( \Equal0~5_combout\ ) ) # ( \MODE[3]~input_o\ & ( !\Equal0~5_combout\ ) ) # ( !\MODE[3]~input_o\ & ( !\Equal0~5_combout\ & ( (!\MODE[2]~input_o\) # 
-- ((!\MODE[1]~input_o\) # ((!\MODE[0]~input_o\) # (!TEMPROOT(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_TEMPROOT(31),
	datae => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_Equal0~5_combout\,
	combout => \SUM[1]~0_combout\);

-- Location: FF_X85_Y31_N7
\SUM[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux33~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[0]~reg0_q\);

-- Location: LABCELL_X75_Y35_N3
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( !TEMPROOT2(1) ) + ( VCC ) + ( \Add4~2\ ))
-- \Add4~6\ = CARRY(( !TEMPROOT2(1) ) + ( VCC ) + ( \Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(1),
	cin => \Add4~2\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: LABCELL_X74_Y31_N33
\Mux196~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux196~0_combout\ = ( !\Add4~5_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Add4~5_sumout\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux196~0_combout\);

-- Location: FF_X74_Y31_N35
\TEMPROOT2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux196~0_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(1));

-- Location: LABCELL_X85_Y30_N48
\Mux132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux132~0_combout\ = (\MODE[2]~input_o\ & !\Div0|auto_generated|divider|divider|op_6~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Mux132~0_combout\);

-- Location: FF_X85_Y30_N50
\Pecahan_bulat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux132~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(1));

-- Location: LABCELL_X85_Y35_N27
\Mux216~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux216~0_combout\ = ( \Mult1~9\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~9\,
	combout => \Mux216~0_combout\);

-- Location: LABCELL_X85_Y30_N51
\TEMPPOW[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPPOW[0]~1_combout\ = ( !\MODE[0]~input_o\ & ( (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ $ (\MODE[1]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[1]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \TEMPPOW[0]~1_combout\);

-- Location: FF_X85_Y35_N28
\TEMPPOW[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux216~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(1));

-- Location: LABCELL_X79_Y33_N15
\TEMPDIV[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPDIV[0]~1_combout\ = ( !\MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & !\MODE[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \TEMPDIV[0]~1_combout\);

-- Location: FF_X85_Y30_N38
\TEMPDIV[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux132~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(1));

-- Location: LABCELL_X85_Y30_N36
\Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~1_combout\ = ( TEMPDIV(1) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Pecahan_bulat(1)))) # (\MODE[1]~input_o\ & (!TEMPROOT2(1))) ) ) ) # ( !TEMPDIV(1) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Pecahan_bulat(1)))) # (\MODE[1]~input_o\ 
-- & (!TEMPROOT2(1))) ) ) ) # ( TEMPDIV(1) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (TEMPPOW(1)) ) ) ) # ( !TEMPDIV(1) & ( !\MODE[0]~input_o\ & ( (\MODE[1]~input_o\ & TEMPPOW(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111101001110010011100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_TEMPROOT2(1),
	datac => ALT_INV_Pecahan_bulat(1),
	datad => ALT_INV_TEMPPOW(1),
	datae => ALT_INV_TEMPDIV(1),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux32~1_combout\);

-- Location: LABCELL_X71_Y34_N48
\Div3|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: LABCELL_X71_Y34_N3
\Celcius_to_Reaumur[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Celcius_to_Reaumur[5]~1_combout\ = ( \MODE[3]~input_o\ & ( (!\MODE[0]~input_o\ & (\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) ) # ( !\MODE[3]~input_o\ & ( (!\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Celcius_to_Reaumur[5]~1_combout\);

-- Location: FF_X71_Y34_N50
\Celcius_to_Reaumur[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(1));

-- Location: LABCELL_X71_Y34_N45
\Div4|auto_generated|divider|divider|op_11~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~1_wirecell_combout\ = ( !\Div4|auto_generated|divider|divider|op_11~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|op_11~1_wirecell_combout\);

-- Location: LABCELL_X71_Y34_N9
\Celcius_to_Farenh[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Celcius_to_Farenh[2]~1_combout\ = ( \MODE[3]~input_o\ & ( (\MODE[0]~input_o\ & (\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) ) # ( !\MODE[3]~input_o\ & ( (!\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & !\MODE[2]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Celcius_to_Farenh[2]~1_combout\);

-- Location: FF_X71_Y34_N47
\Celcius_to_Farenh[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div4|auto_generated|divider|divider|op_11~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(1));

-- Location: MLABCELL_X72_Y34_N48
\Div2|auto_generated|divider|divider|op_3~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\);

-- Location: LABCELL_X74_Y34_N42
\MS_to_KMH[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \MS_to_KMH[5]~1_combout\ = ( !\MODE[1]~input_o\ & ( (!\MODE[2]~input_o\ & !\MODE[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datae => \ALT_INV_MODE[1]~input_o\,
	combout => \MS_to_KMH[5]~1_combout\);

-- Location: FF_X72_Y34_N49
\MS_to_KMH[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_3~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(1));

-- Location: LABCELL_X74_Y35_N33
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~2\ ))
-- \Add6~6\ = CARRY(( GND ) + ( GND ) + ( \Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~2\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\);

-- Location: FF_X74_Y35_N34
\Celcius_to_Kelvin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~5_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(1));

-- Location: LABCELL_X71_Y34_N12
\Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~2_combout\ = ( MS_to_KMH(1) & ( Celcius_to_Kelvin(1) & ( (!\MODE[1]~input_o\) # ((!\MODE[0]~input_o\ & (Celcius_to_Reaumur(1))) # (\MODE[0]~input_o\ & ((Celcius_to_Farenh(1))))) ) ) ) # ( !MS_to_KMH(1) & ( Celcius_to_Kelvin(1) & ( 
-- (!\MODE[0]~input_o\ & (\MODE[1]~input_o\ & (Celcius_to_Reaumur(1)))) # (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\) # ((Celcius_to_Farenh(1))))) ) ) ) # ( MS_to_KMH(1) & ( !Celcius_to_Kelvin(1) & ( (!\MODE[0]~input_o\ & ((!\MODE[1]~input_o\) # 
-- ((Celcius_to_Reaumur(1))))) # (\MODE[0]~input_o\ & (\MODE[1]~input_o\ & ((Celcius_to_Farenh(1))))) ) ) ) # ( !MS_to_KMH(1) & ( !Celcius_to_Kelvin(1) & ( (\MODE[1]~input_o\ & ((!\MODE[0]~input_o\ & (Celcius_to_Reaumur(1))) # (\MODE[0]~input_o\ & 
-- ((Celcius_to_Farenh(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => ALT_INV_Celcius_to_Reaumur(1),
	datad => ALT_INV_Celcius_to_Farenh(1),
	datae => ALT_INV_MS_to_KMH(1),
	dataf => ALT_INV_Celcius_to_Kelvin(1),
	combout => \Mux32~2_combout\);

-- Location: LABCELL_X80_Y33_N48
\TEMPMUL[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[1]~feeder_combout\ = \Mult4~9\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult4~9\,
	combout => \TEMPMUL[1]~feeder_combout\);

-- Location: LABCELL_X80_Y33_N54
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X74_Y35_N9
\TEMPMUL[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[6]~1_combout\ = ( \MODE[1]~input_o\ & ( (\MODE[0]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[3]~input_o\)) ) ) # ( !\MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000010000000100000010000000100000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datae => \ALT_INV_MODE[1]~input_o\,
	combout => \TEMPMUL[6]~1_combout\);

-- Location: FF_X80_Y33_N50
\TEMPMUL[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[1]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(1));

-- Location: LABCELL_X80_Y33_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( VCC ) + ( \Add1~3\ ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( VCC ) + ( \Add1~3\ ) + ( \Add1~2\ ))
-- \Add1~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~2\,
	sharein => \Add1~3\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\,
	shareout => \Add1~7\);

-- Location: FF_X80_Y33_N5
\TEMPSUB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~5_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(1));

-- Location: LABCELL_X80_Y33_N51
\Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~0_combout\ = ( \MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & ((TEMPSUB(1)))) # (\MODE[0]~input_o\ & (TEMPMUL(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPMUL(1),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_TEMPSUB(1),
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \Mux32~0_combout\);

-- Location: LABCELL_X81_Y33_N21
\Div0|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\ = !\Div0|auto_generated|divider|divider|op_6~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: LABCELL_X81_Y33_N54
\Debit[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Debit[4]~1_combout\ = ( \MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & (\MODE[2]~input_o\ & \MODE[3]~input_o\)) ) ) # ( !\MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \Debit[4]~1_combout\);

-- Location: FF_X81_Y33_N22
\Debit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(1));

-- Location: FF_X77_Y31_N41
\Hour_to_Second[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~9\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(1));

-- Location: LABCELL_X75_Y33_N51
\Distance[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Distance[1]~feeder_combout\ = ( \Mult4~9\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult4~9\,
	combout => \Distance[1]~feeder_combout\);

-- Location: LABCELL_X79_Y33_N54
\Distance[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Distance[2]~1_combout\ = ( \MODE[3]~input_o\ & ( \MODE[2]~input_o\ & ( (!\MODE[1]~input_o\ & \MODE[0]~input_o\) ) ) ) # ( !\MODE[3]~input_o\ & ( !\MODE[2]~input_o\ & ( (!\MODE[1]~input_o\ & !\MODE[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => \ALT_INV_MODE[0]~input_o\,
	datae => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Distance[2]~1_combout\);

-- Location: FF_X75_Y33_N53
\Distance[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Distance[1]~feeder_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(1));

-- Location: LABCELL_X77_Y35_N51
\Volt[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Volt[2]~1_combout\ = ( \MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & \MODE[1]~input_o\)) ) ) # ( !\MODE[0]~input_o\ & ( (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & !\MODE[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datad => \ALT_INV_MODE[1]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Volt[2]~1_combout\);

-- Location: FF_X75_Y33_N44
\Volt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~9\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(1));

-- Location: LABCELL_X75_Y33_N42
\Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~3_combout\ = ( Volt(1) & ( \MODE[0]~input_o\ & ( (\MODE[1]~input_o\) # (Distance(1)) ) ) ) # ( !Volt(1) & ( \MODE[0]~input_o\ & ( (Distance(1) & !\MODE[1]~input_o\) ) ) ) # ( Volt(1) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & 
-- ((Hour_to_Second(1)))) # (\MODE[1]~input_o\ & (Debit(1))) ) ) ) # ( !Volt(1) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Hour_to_Second(1)))) # (\MODE[1]~input_o\ & (Debit(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Debit(1),
	datab => ALT_INV_Hour_to_Second(1),
	datac => ALT_INV_Distance(1),
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => ALT_INV_Volt(1),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux32~3_combout\);

-- Location: LABCELL_X75_Y33_N30
\Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux32~4_combout\ = ( \Mux32~0_combout\ & ( \Mux32~3_combout\ & ( (!\MODE[3]~input_o\ & (((!\MODE[2]~input_o\)) # (\Mux32~1_combout\))) # (\MODE[3]~input_o\ & (((\Mux32~2_combout\) # (\MODE[2]~input_o\)))) ) ) ) # ( !\Mux32~0_combout\ & ( 
-- \Mux32~3_combout\ & ( (!\MODE[3]~input_o\ & (\Mux32~1_combout\ & (\MODE[2]~input_o\))) # (\MODE[3]~input_o\ & (((\Mux32~2_combout\) # (\MODE[2]~input_o\)))) ) ) ) # ( \Mux32~0_combout\ & ( !\Mux32~3_combout\ & ( (!\MODE[3]~input_o\ & 
-- (((!\MODE[2]~input_o\)) # (\Mux32~1_combout\))) # (\MODE[3]~input_o\ & (((!\MODE[2]~input_o\ & \Mux32~2_combout\)))) ) ) ) # ( !\Mux32~0_combout\ & ( !\Mux32~3_combout\ & ( (!\MODE[3]~input_o\ & (\Mux32~1_combout\ & (\MODE[2]~input_o\))) # 
-- (\MODE[3]~input_o\ & (((!\MODE[2]~input_o\ & \Mux32~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux32~1_combout\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	datad => \ALT_INV_Mux32~2_combout\,
	datae => \ALT_INV_Mux32~0_combout\,
	dataf => \ALT_INV_Mux32~3_combout\,
	combout => \Mux32~4_combout\);

-- Location: FF_X75_Y33_N31
\SUM[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux32~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[1]~reg0_q\);

-- Location: LABCELL_X85_Y30_N57
\Mux131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux131~0_combout\ = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Mux131~0_combout\);

-- Location: FF_X85_Y30_N59
\Pecahan_bulat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux131~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(2));

-- Location: LABCELL_X85_Y30_N45
\Mux215~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux215~0_combout\ = ( \Mult1~10\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~10\,
	combout => \Mux215~0_combout\);

-- Location: FF_X85_Y30_N46
\TEMPPOW[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux215~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(2));

-- Location: LABCELL_X75_Y35_N6
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( TEMPROOT2(2) ) + ( VCC ) + ( \Add4~6\ ))
-- \Add4~10\ = CARRY(( TEMPROOT2(2) ) + ( VCC ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(2),
	cin => \Add4~6\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: FF_X75_Y35_N8
\TEMPROOT2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~9_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(2));

-- Location: FF_X85_Y30_N14
\TEMPDIV[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux131~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(2));

-- Location: LABCELL_X85_Y30_N12
\Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~1_combout\ = ( TEMPDIV(2) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (Pecahan_bulat(2))) # (\MODE[1]~input_o\ & ((TEMPROOT2(2)))) ) ) ) # ( !TEMPDIV(2) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (Pecahan_bulat(2))) # (\MODE[1]~input_o\ & 
-- ((TEMPROOT2(2)))) ) ) ) # ( TEMPDIV(2) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (TEMPPOW(2)) ) ) ) # ( !TEMPDIV(2) & ( !\MODE[0]~input_o\ & ( (\MODE[1]~input_o\ & TEMPPOW(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Pecahan_bulat(2),
	datac => ALT_INV_TEMPPOW(2),
	datad => ALT_INV_TEMPROOT2(2),
	datae => ALT_INV_TEMPDIV(2),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux31~1_combout\);

-- Location: LABCELL_X71_Y34_N39
\Div3|auto_generated|divider|divider|op_7~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div3|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_7~1_wirecell_combout\);

-- Location: FF_X71_Y34_N40
\Celcius_to_Reaumur[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_7~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(2));

-- Location: LABCELL_X71_Y34_N18
\Div4|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~1_wirecell_combout\ = ( !\Div4|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div4|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X71_Y34_N19
\Celcius_to_Farenh[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div4|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(2));

-- Location: MLABCELL_X72_Y34_N51
\Div2|auto_generated|divider|divider|op_12~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_12~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_12~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_12~1_wirecell_combout\);

-- Location: FF_X72_Y34_N52
\MS_to_KMH[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_12~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(2));

-- Location: LABCELL_X74_Y35_N36
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~6\ ))
-- \Add6~10\ = CARRY(( GND ) + ( GND ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~6\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\);

-- Location: FF_X74_Y35_N37
\Celcius_to_Kelvin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~9_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(2));

-- Location: MLABCELL_X72_Y34_N12
\Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~2_combout\ = ( \MODE[1]~input_o\ & ( Celcius_to_Kelvin(2) & ( (!\MODE[0]~input_o\ & (Celcius_to_Reaumur(2))) # (\MODE[0]~input_o\ & ((Celcius_to_Farenh(2)))) ) ) ) # ( !\MODE[1]~input_o\ & ( Celcius_to_Kelvin(2) & ( (MS_to_KMH(2)) # 
-- (\MODE[0]~input_o\) ) ) ) # ( \MODE[1]~input_o\ & ( !Celcius_to_Kelvin(2) & ( (!\MODE[0]~input_o\ & (Celcius_to_Reaumur(2))) # (\MODE[0]~input_o\ & ((Celcius_to_Farenh(2)))) ) ) ) # ( !\MODE[1]~input_o\ & ( !Celcius_to_Kelvin(2) & ( (!\MODE[0]~input_o\ & 
-- MS_to_KMH(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Celcius_to_Reaumur(2),
	datab => ALT_INV_Celcius_to_Farenh(2),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_MS_to_KMH(2),
	datae => \ALT_INV_MODE[1]~input_o\,
	dataf => ALT_INV_Celcius_to_Kelvin(2),
	combout => \Mux31~2_combout\);

-- Location: LABCELL_X81_Y33_N24
\Div0|auto_generated|divider|divider|op_5~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~1_wirecell_combout\ = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|op_5~1_wirecell_combout\);

-- Location: FF_X81_Y33_N26
\Debit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|op_5~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(2));

-- Location: FF_X82_Y33_N14
\Distance[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~10\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(2));

-- Location: MLABCELL_X84_Y30_N36
\Hour_to_Second[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[2]~feeder_combout\ = ( \Mult3~10\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~10\,
	combout => \Hour_to_Second[2]~feeder_combout\);

-- Location: FF_X84_Y30_N37
\Hour_to_Second[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[2]~feeder_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(2));

-- Location: FF_X81_Y33_N8
\Volt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~10\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(2));

-- Location: LABCELL_X81_Y33_N6
\Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~3_combout\ = ( Volt(2) & ( \MODE[1]~input_o\ & ( (\MODE[0]~input_o\) # (Debit(2)) ) ) ) # ( !Volt(2) & ( \MODE[1]~input_o\ & ( (Debit(2) & !\MODE[0]~input_o\) ) ) ) # ( Volt(2) & ( !\MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & ((Hour_to_Second(2)))) 
-- # (\MODE[0]~input_o\ & (Distance(2))) ) ) ) # ( !Volt(2) & ( !\MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & ((Hour_to_Second(2)))) # (\MODE[0]~input_o\ & (Distance(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Debit(2),
	datab => ALT_INV_Distance(2),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_Hour_to_Second(2),
	datae => ALT_INV_Volt(2),
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \Mux31~3_combout\);

-- Location: LABCELL_X80_Y33_N42
\TEMPMUL[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[2]~feeder_combout\ = \Mult4~10\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult4~10\,
	combout => \TEMPMUL[2]~feeder_combout\);

-- Location: FF_X80_Y33_N44
\TEMPMUL[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(2));

-- Location: LABCELL_X80_Y33_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( VCC ) + ( \Add1~7\ ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( VCC ) + ( \Add1~7\ ) + ( \Add1~6\ ))
-- \Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~6\,
	sharein => \Add1~7\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\,
	shareout => \Add1~11\);

-- Location: FF_X80_Y33_N8
\TEMPSUB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~9_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(2));

-- Location: LABCELL_X80_Y33_N27
\Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~0_combout\ = ( TEMPSUB(2) & ( (\MODE[1]~input_o\ & ((!\MODE[0]~input_o\) # (TEMPMUL(2)))) ) ) # ( !TEMPSUB(2) & ( (\MODE[1]~input_o\ & (TEMPMUL(2) & \MODE[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datac => ALT_INV_TEMPMUL(2),
	datad => \ALT_INV_MODE[0]~input_o\,
	dataf => ALT_INV_TEMPSUB(2),
	combout => \Mux31~0_combout\);

-- Location: LABCELL_X81_Y33_N30
\Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux31~4_combout\ = ( \Mux31~3_combout\ & ( \Mux31~0_combout\ & ( (!\MODE[3]~input_o\ & (((!\MODE[2]~input_o\)) # (\Mux31~1_combout\))) # (\MODE[3]~input_o\ & (((\MODE[2]~input_o\) # (\Mux31~2_combout\)))) ) ) ) # ( !\Mux31~3_combout\ & ( 
-- \Mux31~0_combout\ & ( (!\MODE[3]~input_o\ & (((!\MODE[2]~input_o\)) # (\Mux31~1_combout\))) # (\MODE[3]~input_o\ & (((\Mux31~2_combout\ & !\MODE[2]~input_o\)))) ) ) ) # ( \Mux31~3_combout\ & ( !\Mux31~0_combout\ & ( (!\MODE[3]~input_o\ & 
-- (\Mux31~1_combout\ & ((\MODE[2]~input_o\)))) # (\MODE[3]~input_o\ & (((\MODE[2]~input_o\) # (\Mux31~2_combout\)))) ) ) ) # ( !\Mux31~3_combout\ & ( !\Mux31~0_combout\ & ( (!\MODE[3]~input_o\ & (\Mux31~1_combout\ & ((\MODE[2]~input_o\)))) # 
-- (\MODE[3]~input_o\ & (((\Mux31~2_combout\ & !\MODE[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux31~1_combout\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_Mux31~2_combout\,
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_Mux31~3_combout\,
	dataf => \ALT_INV_Mux31~0_combout\,
	combout => \Mux31~4_combout\);

-- Location: FF_X81_Y33_N31
\SUM[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux31~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[2]~reg0_q\);

-- Location: LABCELL_X75_Y35_N9
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( !TEMPROOT2(3) ) + ( VCC ) + ( \Add4~10\ ))
-- \Add4~14\ = CARRY(( !TEMPROOT2(3) ) + ( VCC ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(3),
	cin => \Add4~10\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: LABCELL_X74_Y31_N36
\Mux194~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux194~0_combout\ = ( !\Add4~13_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Add4~13_sumout\,
	combout => \Mux194~0_combout\);

-- Location: FF_X74_Y31_N38
\TEMPROOT2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux194~0_combout\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(3));

-- Location: LABCELL_X85_Y30_N0
\Mux130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux130~0_combout\ = ( \MODE[2]~input_o\ & ( !\Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux130~0_combout\);

-- Location: FF_X85_Y30_N2
\Pecahan_bulat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux130~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(3));

-- Location: LABCELL_X85_Y30_N42
\Mux214~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux214~0_combout\ = ( \Mult1~11\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~11\,
	combout => \Mux214~0_combout\);

-- Location: FF_X85_Y30_N44
\TEMPPOW[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux214~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(3));

-- Location: FF_X85_Y30_N32
\TEMPDIV[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux130~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(3));

-- Location: LABCELL_X85_Y30_N30
\Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~1_combout\ = ( TEMPDIV(3) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Pecahan_bulat(3)))) # (\MODE[1]~input_o\ & (!TEMPROOT2(3))) ) ) ) # ( !TEMPDIV(3) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Pecahan_bulat(3)))) # (\MODE[1]~input_o\ 
-- & (!TEMPROOT2(3))) ) ) ) # ( TEMPDIV(3) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (TEMPPOW(3)) ) ) ) # ( !TEMPDIV(3) & ( !\MODE[0]~input_o\ & ( (\MODE[1]~input_o\ & TEMPPOW(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111101001110010011100100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_TEMPROOT2(3),
	datac => ALT_INV_Pecahan_bulat(3),
	datad => ALT_INV_TEMPPOW(3),
	datae => ALT_INV_TEMPDIV(3),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux30~1_combout\);

-- Location: MLABCELL_X82_Y33_N54
\Distance[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Distance[3]~feeder_combout\ = ( \Mult4~11\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult4~11\,
	combout => \Distance[3]~feeder_combout\);

-- Location: FF_X82_Y33_N56
\Distance[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Distance[3]~feeder_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(3));

-- Location: LABCELL_X81_Y33_N27
\Div0|auto_generated|divider|divider|op_4~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~1_wirecell_combout\ = !\Div0|auto_generated|divider|divider|op_4~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|op_4~1_wirecell_combout\);

-- Location: FF_X81_Y33_N29
\Debit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|op_4~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(3));

-- Location: FF_X77_Y30_N16
\Hour_to_Second[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~11\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(3));

-- Location: FF_X81_Y33_N50
\Volt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~11\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(3));

-- Location: LABCELL_X81_Y33_N48
\Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~3_combout\ = ( Volt(3) & ( \MODE[0]~input_o\ & ( (Distance(3)) # (\MODE[1]~input_o\) ) ) ) # ( !Volt(3) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & Distance(3)) ) ) ) # ( Volt(3) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & 
-- ((Hour_to_Second(3)))) # (\MODE[1]~input_o\ & (Debit(3))) ) ) ) # ( !Volt(3) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Hour_to_Second(3)))) # (\MODE[1]~input_o\ & (Debit(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Distance(3),
	datac => ALT_INV_Debit(3),
	datad => ALT_INV_Hour_to_Second(3),
	datae => ALT_INV_Volt(3),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux30~3_combout\);

-- Location: LABCELL_X71_Y34_N27
\Div4|auto_generated|divider|divider|op_9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~1_wirecell_combout\ = ( !\Div4|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div4|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|op_9~1_wirecell_combout\);

-- Location: FF_X71_Y34_N28
\Celcius_to_Farenh[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div4|auto_generated|divider|divider|op_9~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(3));

-- Location: LABCELL_X74_Y34_N57
\Div2|auto_generated|divider|divider|op_11~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_11~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_11~1_wirecell_combout\);

-- Location: FF_X74_Y34_N59
\MS_to_KMH[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_11~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(3));

-- Location: MLABCELL_X72_Y36_N54
\Div3|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_6~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: FF_X72_Y36_N55
\Celcius_to_Reaumur[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(3));

-- Location: LABCELL_X74_Y35_N39
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~10\ ))
-- \Add6~14\ = CARRY(( GND ) + ( GND ) + ( \Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~10\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\);

-- Location: FF_X74_Y35_N41
\Celcius_to_Kelvin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~13_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(3));

-- Location: LABCELL_X74_Y34_N30
\Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~2_combout\ = ( Celcius_to_Kelvin(3) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (Celcius_to_Farenh(3)) ) ) ) # ( !Celcius_to_Kelvin(3) & ( \MODE[0]~input_o\ & ( (Celcius_to_Farenh(3) & \MODE[1]~input_o\) ) ) ) # ( Celcius_to_Kelvin(3) & ( 
-- !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (MS_to_KMH(3))) # (\MODE[1]~input_o\ & ((Celcius_to_Reaumur(3)))) ) ) ) # ( !Celcius_to_Kelvin(3) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (MS_to_KMH(3))) # (\MODE[1]~input_o\ & 
-- ((Celcius_to_Reaumur(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Celcius_to_Farenh(3),
	datab => ALT_INV_MS_to_KMH(3),
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => ALT_INV_Celcius_to_Reaumur(3),
	datae => ALT_INV_Celcius_to_Kelvin(3),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux30~2_combout\);

-- Location: LABCELL_X80_Y33_N36
\TEMPMUL[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[3]~feeder_combout\ = ( \Mult4~11\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult4~11\,
	combout => \TEMPMUL[3]~feeder_combout\);

-- Location: FF_X80_Y33_N37
\TEMPMUL[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(3));

-- Location: LABCELL_X80_Y33_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( VCC ) + ( \Add1~11\ ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( VCC ) + ( \Add1~11\ ) + ( \Add1~10\ ))
-- \Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~10\,
	sharein => \Add1~11\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\,
	shareout => \Add1~15\);

-- Location: FF_X80_Y33_N11
\TEMPSUB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~13_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(3));

-- Location: LABCELL_X80_Y33_N39
\Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~0_combout\ = ( \MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & ((TEMPSUB(3)))) # (\MODE[0]~input_o\ & (TEMPMUL(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => ALT_INV_TEMPMUL(3),
	datac => ALT_INV_TEMPSUB(3),
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \Mux30~0_combout\);

-- Location: LABCELL_X79_Y33_N30
\Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux30~4_combout\ = ( \MODE[3]~input_o\ & ( \Mux30~0_combout\ & ( (!\MODE[2]~input_o\ & ((\Mux30~2_combout\))) # (\MODE[2]~input_o\ & (\Mux30~3_combout\)) ) ) ) # ( !\MODE[3]~input_o\ & ( \Mux30~0_combout\ & ( (!\MODE[2]~input_o\) # (\Mux30~1_combout\) ) 
-- ) ) # ( \MODE[3]~input_o\ & ( !\Mux30~0_combout\ & ( (!\MODE[2]~input_o\ & ((\Mux30~2_combout\))) # (\MODE[2]~input_o\ & (\Mux30~3_combout\)) ) ) ) # ( !\MODE[3]~input_o\ & ( !\Mux30~0_combout\ & ( (\Mux30~1_combout\ & \MODE[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux30~1_combout\,
	datab => \ALT_INV_Mux30~3_combout\,
	datac => \ALT_INV_Mux30~2_combout\,
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_Mux30~0_combout\,
	combout => \Mux30~4_combout\);

-- Location: FF_X79_Y33_N31
\SUM[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux30~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[3]~reg0_q\);

-- Location: LABCELL_X71_Y34_N0
\Div3|auto_generated|divider|divider|op_5~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_5~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_5~1_wirecell_combout\);

-- Location: FF_X71_Y34_N2
\Celcius_to_Reaumur[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_5~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(4));

-- Location: LABCELL_X71_Y34_N6
\Div2|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_10~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X71_Y34_N8
\MS_to_KMH[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(4));

-- Location: LABCELL_X74_Y35_N42
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( GND ) + ( VCC ) + ( \Add6~14\ ))
-- \Add6~18\ = CARRY(( GND ) + ( VCC ) + ( \Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~14\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\);

-- Location: FF_X74_Y35_N43
\Celcius_to_Kelvin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~17_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(4));

-- Location: LABCELL_X71_Y34_N30
\Div4|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\Div4|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div4|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X71_Y34_N32
\Celcius_to_Farenh[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div4|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(4));

-- Location: LABCELL_X71_Y34_N54
\Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~2_combout\ = ( Celcius_to_Kelvin(4) & ( Celcius_to_Farenh(4) & ( ((!\MODE[1]~input_o\ & ((MS_to_KMH(4)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(4)))) # (\MODE[0]~input_o\) ) ) ) # ( !Celcius_to_Kelvin(4) & ( Celcius_to_Farenh(4) & ( 
-- (!\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & ((MS_to_KMH(4)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(4))))) # (\MODE[0]~input_o\ & (((\MODE[1]~input_o\)))) ) ) ) # ( Celcius_to_Kelvin(4) & ( !Celcius_to_Farenh(4) & ( (!\MODE[0]~input_o\ & 
-- ((!\MODE[1]~input_o\ & ((MS_to_KMH(4)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(4))))) # (\MODE[0]~input_o\ & (((!\MODE[1]~input_o\)))) ) ) ) # ( !Celcius_to_Kelvin(4) & ( !Celcius_to_Farenh(4) & ( (!\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & 
-- ((MS_to_KMH(4)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Celcius_to_Reaumur(4),
	datab => ALT_INV_MS_to_KMH(4),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => ALT_INV_Celcius_to_Kelvin(4),
	dataf => ALT_INV_Celcius_to_Farenh(4),
	combout => \Mux29~2_combout\);

-- Location: MLABCELL_X87_Y30_N24
\Mux129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux129~0_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Mux129~0_combout\);

-- Location: FF_X85_Y30_N26
\Pecahan_bulat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux129~0_combout\,
	sload => VCC,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(4));

-- Location: LABCELL_X75_Y35_N12
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( TEMPROOT2(4) ) + ( VCC ) + ( \Add4~14\ ))
-- \Add4~18\ = CARRY(( TEMPROOT2(4) ) + ( VCC ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(4),
	cin => \Add4~14\,
	sumout => \Add4~17_sumout\,
	cout => \Add4~18\);

-- Location: FF_X75_Y35_N14
\TEMPROOT2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~17_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(4));

-- Location: FF_X87_Y30_N14
\TEMPDIV[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux129~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(4));

-- Location: LABCELL_X85_Y35_N54
\Mux213~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux213~0_combout\ = ( \Mult1~12\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~12\,
	combout => \Mux213~0_combout\);

-- Location: FF_X85_Y35_N55
\TEMPPOW[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux213~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(4));

-- Location: MLABCELL_X87_Y30_N12
\Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~1_combout\ = ( TEMPDIV(4) & ( TEMPPOW(4) & ( (!\MODE[0]~input_o\) # ((!\MODE[1]~input_o\ & (Pecahan_bulat(4))) # (\MODE[1]~input_o\ & ((TEMPROOT2(4))))) ) ) ) # ( !TEMPDIV(4) & ( TEMPPOW(4) & ( (!\MODE[0]~input_o\ & (((\MODE[1]~input_o\)))) # 
-- (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & (Pecahan_bulat(4))) # (\MODE[1]~input_o\ & ((TEMPROOT2(4)))))) ) ) ) # ( TEMPDIV(4) & ( !TEMPPOW(4) & ( (!\MODE[0]~input_o\ & (((!\MODE[1]~input_o\)))) # (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & 
-- (Pecahan_bulat(4))) # (\MODE[1]~input_o\ & ((TEMPROOT2(4)))))) ) ) ) # ( !TEMPDIV(4) & ( !TEMPPOW(4) & ( (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & (Pecahan_bulat(4))) # (\MODE[1]~input_o\ & ((TEMPROOT2(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Pecahan_bulat(4),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => ALT_INV_TEMPROOT2(4),
	datae => ALT_INV_TEMPDIV(4),
	dataf => ALT_INV_TEMPPOW(4),
	combout => \Mux29~1_combout\);

-- Location: LABCELL_X80_Y33_N30
\TEMPMUL[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[4]~feeder_combout\ = \Mult4~12\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult4~12\,
	combout => \TEMPMUL[4]~feeder_combout\);

-- Location: FF_X80_Y33_N32
\TEMPMUL[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[4]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(4));

-- Location: LABCELL_X80_Y33_N12
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( VCC ) + ( \Add1~15\ ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( VCC ) + ( \Add1~15\ ) + ( \Add1~14\ ))
-- \Add1~19\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~14\,
	sharein => \Add1~15\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\,
	shareout => \Add1~19\);

-- Location: FF_X80_Y33_N14
\TEMPSUB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~17_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(4));

-- Location: LABCELL_X80_Y33_N33
\Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~0_combout\ = ( TEMPSUB(4) & ( (\MODE[1]~input_o\ & ((!\MODE[0]~input_o\) # (TEMPMUL(4)))) ) ) # ( !TEMPSUB(4) & ( (\MODE[1]~input_o\ & (TEMPMUL(4) & \MODE[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101010101000001010101010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datac => ALT_INV_TEMPMUL(4),
	datad => \ALT_INV_MODE[0]~input_o\,
	dataf => ALT_INV_TEMPSUB(4),
	combout => \Mux29~0_combout\);

-- Location: FF_X75_Y33_N40
\Distance[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~12\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(4));

-- Location: FF_X81_Y30_N34
\Hour_to_Second[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~12\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(4));

-- Location: FF_X81_Y33_N38
\Volt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~12\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(4));

-- Location: LABCELL_X81_Y33_N42
\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_wirecell_combout\ = !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_wirecell_combout\);

-- Location: FF_X81_Y33_N44
\Debit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(4));

-- Location: LABCELL_X81_Y33_N36
\Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~3_combout\ = ( Volt(4) & ( Debit(4) & ( ((!\MODE[0]~input_o\ & ((Hour_to_Second(4)))) # (\MODE[0]~input_o\ & (Distance(4)))) # (\MODE[1]~input_o\) ) ) ) # ( !Volt(4) & ( Debit(4) & ( (!\MODE[1]~input_o\ & ((!\MODE[0]~input_o\ & 
-- ((Hour_to_Second(4)))) # (\MODE[0]~input_o\ & (Distance(4))))) # (\MODE[1]~input_o\ & (((!\MODE[0]~input_o\)))) ) ) ) # ( Volt(4) & ( !Debit(4) & ( (!\MODE[1]~input_o\ & ((!\MODE[0]~input_o\ & ((Hour_to_Second(4)))) # (\MODE[0]~input_o\ & (Distance(4))))) 
-- # (\MODE[1]~input_o\ & (((\MODE[0]~input_o\)))) ) ) ) # ( !Volt(4) & ( !Debit(4) & ( (!\MODE[1]~input_o\ & ((!\MODE[0]~input_o\ & ((Hour_to_Second(4)))) # (\MODE[0]~input_o\ & (Distance(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Distance(4),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_Hour_to_Second(4),
	datae => ALT_INV_Volt(4),
	dataf => ALT_INV_Debit(4),
	combout => \Mux29~3_combout\);

-- Location: LABCELL_X81_Y33_N12
\Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux29~4_combout\ = ( \Mux29~0_combout\ & ( \Mux29~3_combout\ & ( (!\MODE[3]~input_o\ & (((!\MODE[2]~input_o\) # (\Mux29~1_combout\)))) # (\MODE[3]~input_o\ & (((\MODE[2]~input_o\)) # (\Mux29~2_combout\))) ) ) ) # ( !\Mux29~0_combout\ & ( 
-- \Mux29~3_combout\ & ( (!\MODE[3]~input_o\ & (((\Mux29~1_combout\ & \MODE[2]~input_o\)))) # (\MODE[3]~input_o\ & (((\MODE[2]~input_o\)) # (\Mux29~2_combout\))) ) ) ) # ( \Mux29~0_combout\ & ( !\Mux29~3_combout\ & ( (!\MODE[3]~input_o\ & 
-- (((!\MODE[2]~input_o\) # (\Mux29~1_combout\)))) # (\MODE[3]~input_o\ & (\Mux29~2_combout\ & ((!\MODE[2]~input_o\)))) ) ) ) # ( !\Mux29~0_combout\ & ( !\Mux29~3_combout\ & ( (!\MODE[3]~input_o\ & (((\Mux29~1_combout\ & \MODE[2]~input_o\)))) # 
-- (\MODE[3]~input_o\ & (\Mux29~2_combout\ & ((!\MODE[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux29~2_combout\,
	datab => \ALT_INV_Mux29~1_combout\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_Mux29~0_combout\,
	dataf => \ALT_INV_Mux29~3_combout\,
	combout => \Mux29~4_combout\);

-- Location: FF_X81_Y33_N14
\SUM[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux29~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[4]~reg0_q\);

-- Location: LABCELL_X73_Y35_N42
\Div3|auto_generated|divider|divider|op_4~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_4~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_4~1_wirecell_combout\);

-- Location: FF_X73_Y35_N44
\Celcius_to_Reaumur[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_4~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(5));

-- Location: LABCELL_X71_Y35_N36
\Div2|auto_generated|divider|divider|op_9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_9~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div2|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_9~1_wirecell_combout\);

-- Location: FF_X71_Y35_N37
\MS_to_KMH[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_9~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(5));

-- Location: FF_X73_Y33_N16
\Celcius_to_Farenh[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Div4|auto_generated|divider|divider|op_7~1_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(5));

-- Location: LABCELL_X74_Y35_N45
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~18\ ))
-- \Add6~22\ = CARRY(( GND ) + ( GND ) + ( \Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~18\,
	sumout => \Add6~21_sumout\,
	cout => \Add6~22\);

-- Location: FF_X74_Y35_N47
\Celcius_to_Kelvin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~21_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(5));

-- Location: LABCELL_X73_Y35_N54
\Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~2_combout\ = ( Celcius_to_Farenh(5) & ( Celcius_to_Kelvin(5) & ( ((!\MODE[1]~input_o\ & ((MS_to_KMH(5)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(5)))) # (\MODE[0]~input_o\) ) ) ) # ( !Celcius_to_Farenh(5) & ( Celcius_to_Kelvin(5) & ( 
-- (!\MODE[1]~input_o\ & (((MS_to_KMH(5)) # (\MODE[0]~input_o\)))) # (\MODE[1]~input_o\ & (Celcius_to_Reaumur(5) & (!\MODE[0]~input_o\))) ) ) ) # ( Celcius_to_Farenh(5) & ( !Celcius_to_Kelvin(5) & ( (!\MODE[1]~input_o\ & (((!\MODE[0]~input_o\ & 
-- MS_to_KMH(5))))) # (\MODE[1]~input_o\ & (((\MODE[0]~input_o\)) # (Celcius_to_Reaumur(5)))) ) ) ) # ( !Celcius_to_Farenh(5) & ( !Celcius_to_Kelvin(5) & ( (!\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & ((MS_to_KMH(5)))) # (\MODE[1]~input_o\ & 
-- (Celcius_to_Reaumur(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Celcius_to_Reaumur(5),
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_MS_to_KMH(5),
	datae => ALT_INV_Celcius_to_Farenh(5),
	dataf => ALT_INV_Celcius_to_Kelvin(5),
	combout => \Mux28~2_combout\);

-- Location: LABCELL_X80_Y33_N45
\TEMPMUL[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[5]~feeder_combout\ = \Mult4~13\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult4~13\,
	combout => \TEMPMUL[5]~feeder_combout\);

-- Location: FF_X80_Y33_N46
\TEMPMUL[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(5));

-- Location: LABCELL_X80_Y33_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( VCC ) + ( \Add1~19\ ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( VCC ) + ( \Add1~19\ ) + ( \Add1~18\ ))
-- \Add1~23\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~18\,
	sharein => \Add1~19\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\,
	shareout => \Add1~23\);

-- Location: FF_X80_Y33_N16
\TEMPSUB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~21_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(5));

-- Location: LABCELL_X75_Y33_N18
\Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~0_combout\ = ( \MODE[1]~input_o\ & ( (!\MODE[0]~input_o\ & ((TEMPSUB(5)))) # (\MODE[0]~input_o\ & (TEMPMUL(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010001110100000000000000000001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPMUL(5),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => ALT_INV_TEMPSUB(5),
	datae => \ALT_INV_MODE[1]~input_o\,
	combout => \Mux28~0_combout\);

-- Location: LABCELL_X85_Y30_N18
\Mux128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux128~0_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Mux128~0_combout\);

-- Location: FF_X85_Y30_N20
\Pecahan_bulat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux128~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(5));

-- Location: LABCELL_X75_Y35_N15
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( TEMPROOT2(5) ) + ( VCC ) + ( \Add4~18\ ))
-- \Add4~22\ = CARRY(( TEMPROOT2(5) ) + ( VCC ) + ( \Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(5),
	cin => \Add4~18\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: FF_X75_Y35_N17
\TEMPROOT2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~21_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(5));

-- Location: FF_X87_Y30_N44
\TEMPDIV[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux128~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(5));

-- Location: LABCELL_X85_Y35_N0
\Mux212~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux212~0_combout\ = ( \Mult1~13\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~13\,
	combout => \Mux212~0_combout\);

-- Location: FF_X85_Y35_N1
\TEMPPOW[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux212~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(5));

-- Location: MLABCELL_X87_Y30_N42
\Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~1_combout\ = ( TEMPDIV(5) & ( TEMPPOW(5) & ( (!\MODE[0]~input_o\) # ((!\MODE[1]~input_o\ & (Pecahan_bulat(5))) # (\MODE[1]~input_o\ & ((TEMPROOT2(5))))) ) ) ) # ( !TEMPDIV(5) & ( TEMPPOW(5) & ( (!\MODE[0]~input_o\ & (((\MODE[1]~input_o\)))) # 
-- (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & (Pecahan_bulat(5))) # (\MODE[1]~input_o\ & ((TEMPROOT2(5)))))) ) ) ) # ( TEMPDIV(5) & ( !TEMPPOW(5) & ( (!\MODE[0]~input_o\ & (((!\MODE[1]~input_o\)))) # (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & 
-- (Pecahan_bulat(5))) # (\MODE[1]~input_o\ & ((TEMPROOT2(5)))))) ) ) ) # ( !TEMPDIV(5) & ( !TEMPPOW(5) & ( (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\ & (Pecahan_bulat(5))) # (\MODE[1]~input_o\ & ((TEMPROOT2(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Pecahan_bulat(5),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	datad => ALT_INV_TEMPROOT2(5),
	datae => ALT_INV_TEMPDIV(5),
	dataf => ALT_INV_TEMPPOW(5),
	combout => \Mux28~1_combout\);

-- Location: LABCELL_X81_Y33_N45
\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_wirecell_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_wirecell_combout\);

-- Location: FF_X81_Y33_N46
\Debit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(5));

-- Location: FF_X75_Y33_N23
\Distance[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~13\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(5));

-- Location: FF_X75_Y33_N26
\Volt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~13\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(5));

-- Location: FF_X80_Y30_N58
\Hour_to_Second[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~13\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(5));

-- Location: LABCELL_X75_Y33_N24
\Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~3_combout\ = ( Volt(5) & ( Hour_to_Second(5) & ( (!\MODE[1]~input_o\ & (((!\MODE[0]~input_o\) # (Distance(5))))) # (\MODE[1]~input_o\ & (((\MODE[0]~input_o\)) # (Debit(5)))) ) ) ) # ( !Volt(5) & ( Hour_to_Second(5) & ( (!\MODE[1]~input_o\ & 
-- (((!\MODE[0]~input_o\) # (Distance(5))))) # (\MODE[1]~input_o\ & (Debit(5) & ((!\MODE[0]~input_o\)))) ) ) ) # ( Volt(5) & ( !Hour_to_Second(5) & ( (!\MODE[1]~input_o\ & (((Distance(5) & \MODE[0]~input_o\)))) # (\MODE[1]~input_o\ & (((\MODE[0]~input_o\)) # 
-- (Debit(5)))) ) ) ) # ( !Volt(5) & ( !Hour_to_Second(5) & ( (!\MODE[1]~input_o\ & (((Distance(5) & \MODE[0]~input_o\)))) # (\MODE[1]~input_o\ & (Debit(5) & ((!\MODE[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Debit(5),
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => ALT_INV_Distance(5),
	datad => \ALT_INV_MODE[0]~input_o\,
	datae => ALT_INV_Volt(5),
	dataf => ALT_INV_Hour_to_Second(5),
	combout => \Mux28~3_combout\);

-- Location: LABCELL_X75_Y33_N12
\Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux28~4_combout\ = ( \MODE[2]~input_o\ & ( \Mux28~3_combout\ & ( (\Mux28~1_combout\) # (\MODE[3]~input_o\) ) ) ) # ( !\MODE[2]~input_o\ & ( \Mux28~3_combout\ & ( (!\MODE[3]~input_o\ & ((\Mux28~0_combout\))) # (\MODE[3]~input_o\ & (\Mux28~2_combout\)) ) ) 
-- ) # ( \MODE[2]~input_o\ & ( !\Mux28~3_combout\ & ( (!\MODE[3]~input_o\ & \Mux28~1_combout\) ) ) ) # ( !\MODE[2]~input_o\ & ( !\Mux28~3_combout\ & ( (!\MODE[3]~input_o\ & ((\Mux28~0_combout\))) # (\MODE[3]~input_o\ & (\Mux28~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux28~2_combout\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_Mux28~0_combout\,
	datad => \ALT_INV_Mux28~1_combout\,
	datae => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mux28~3_combout\,
	combout => \Mux28~4_combout\);

-- Location: FF_X75_Y33_N14
\SUM[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux28~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[5]~reg0_q\);

-- Location: LABCELL_X74_Y35_N48
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~22\ ))
-- \Add6~26\ = CARRY(( GND ) + ( GND ) + ( \Add6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~22\,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\);

-- Location: FF_X74_Y35_N50
\Celcius_to_Kelvin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add6~25_sumout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(6));

-- Location: LABCELL_X73_Y35_N48
\Div3|auto_generated|divider|divider|op_3~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~1_wirecell_combout\ = ( !\Div3|auto_generated|divider|divider|op_3~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div3|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div3|auto_generated|divider|divider|op_3~1_wirecell_combout\);

-- Location: FF_X73_Y35_N49
\Celcius_to_Reaumur[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div3|auto_generated|divider|divider|op_3~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Reaumur[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Reaumur(6));

-- Location: LABCELL_X73_Y33_N21
\Add8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = ( \Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div4|auto_generated|divider|divider|op_7~1_sumout\ ) ) # ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div4|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Add8~0_combout\);

-- Location: FF_X73_Y33_N22
\Celcius_to_Farenh[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~0_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(6));

-- Location: LABCELL_X75_Y34_N54
\Div2|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X74_Y34_N37
\MS_to_KMH[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Div2|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(6));

-- Location: LABCELL_X74_Y34_N24
\Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~2_combout\ = ( MS_to_KMH(6) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (Celcius_to_Kelvin(6))) # (\MODE[1]~input_o\ & ((Celcius_to_Farenh(6)))) ) ) ) # ( !MS_to_KMH(6) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & (Celcius_to_Kelvin(6))) # 
-- (\MODE[1]~input_o\ & ((Celcius_to_Farenh(6)))) ) ) ) # ( MS_to_KMH(6) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\) # (Celcius_to_Reaumur(6)) ) ) ) # ( !MS_to_KMH(6) & ( !\MODE[0]~input_o\ & ( (\MODE[1]~input_o\ & Celcius_to_Reaumur(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Celcius_to_Kelvin(6),
	datac => ALT_INV_Celcius_to_Reaumur(6),
	datad => ALT_INV_Celcius_to_Farenh(6),
	datae => ALT_INV_MS_to_KMH(6),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux27~2_combout\);

-- Location: LABCELL_X85_Y30_N21
\Mux127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux127~0_combout\ = ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Mux127~0_combout\);

-- Location: FF_X85_Y30_N23
\Pecahan_bulat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux127~0_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(6));

-- Location: FF_X85_Y30_N41
\TEMPDIV[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux127~0_combout\,
	sload => VCC,
	ena => \TEMPDIV[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPDIV(6));

-- Location: LABCELL_X85_Y30_N9
\Mux211~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux211~0_combout\ = ( \Mult1~14\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~14\,
	combout => \Mux211~0_combout\);

-- Location: FF_X85_Y30_N11
\TEMPPOW[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux211~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(6));

-- Location: LABCELL_X75_Y35_N18
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( TEMPROOT2(6) ) + ( VCC ) + ( \Add4~22\ ))
-- \Add4~26\ = CARRY(( TEMPROOT2(6) ) + ( VCC ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(6),
	cin => \Add4~22\,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: FF_X75_Y35_N20
\TEMPROOT2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~25_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(6));

-- Location: LABCELL_X85_Y30_N27
\Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~1_combout\ = ( \MODE[1]~input_o\ & ( \MODE[0]~input_o\ & ( TEMPROOT2(6) ) ) ) # ( !\MODE[1]~input_o\ & ( \MODE[0]~input_o\ & ( Pecahan_bulat(6) ) ) ) # ( \MODE[1]~input_o\ & ( !\MODE[0]~input_o\ & ( TEMPPOW(6) ) ) ) # ( !\MODE[1]~input_o\ & ( 
-- !\MODE[0]~input_o\ & ( TEMPDIV(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Pecahan_bulat(6),
	datab => ALT_INV_TEMPDIV(6),
	datac => ALT_INV_TEMPPOW(6),
	datad => ALT_INV_TEMPROOT2(6),
	datae => \ALT_INV_MODE[1]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux27~1_combout\);

-- Location: LABCELL_X77_Y35_N12
\TEMPMUL[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[6]~feeder_combout\ = \Mult4~14\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult4~14\,
	combout => \TEMPMUL[6]~feeder_combout\);

-- Location: FF_X77_Y35_N13
\TEMPMUL[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[6]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(6));

-- Location: LABCELL_X80_Y33_N18
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( VCC ) + ( \Add1~23\ ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( VCC ) + ( \Add1~23\ ) + ( \Add1~22\ ))
-- \Add1~27\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~22\,
	sharein => \Add1~23\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\,
	shareout => \Add1~27\);

-- Location: FF_X80_Y33_N19
\TEMPSUB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~25_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(6));

-- Location: LABCELL_X74_Y34_N36
\Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~0_combout\ = ( TEMPSUB(6) & ( (\MODE[1]~input_o\ & ((!\MODE[0]~input_o\) # (TEMPMUL(6)))) ) ) # ( !TEMPSUB(6) & ( (\MODE[1]~input_o\ & (TEMPMUL(6) & \MODE[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101010001010100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_TEMPMUL(6),
	datac => \ALT_INV_MODE[0]~input_o\,
	dataf => ALT_INV_TEMPSUB(6),
	combout => \Mux27~0_combout\);

-- Location: FF_X73_Y34_N19
\Distance[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~14\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(6));

-- Location: LABCELL_X81_Y33_N18
\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_wirecell_combout\ = !\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~1_sumout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_wirecell_combout\);

-- Location: FF_X81_Y33_N19
\Debit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Debit[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Debit(6));

-- Location: LABCELL_X77_Y30_N30
\Hour_to_Second[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[6]~feeder_combout\ = ( \Mult3~14\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~14\,
	combout => \Hour_to_Second[6]~feeder_combout\);

-- Location: FF_X77_Y30_N31
\Hour_to_Second[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[6]~feeder_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(6));

-- Location: FF_X74_Y34_N20
\Volt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult4~14\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(6));

-- Location: LABCELL_X74_Y34_N18
\Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~3_combout\ = ( Volt(6) & ( \MODE[0]~input_o\ & ( (Distance(6)) # (\MODE[1]~input_o\) ) ) ) # ( !Volt(6) & ( \MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & Distance(6)) ) ) ) # ( Volt(6) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & 
-- ((Hour_to_Second(6)))) # (\MODE[1]~input_o\ & (Debit(6))) ) ) ) # ( !Volt(6) & ( !\MODE[0]~input_o\ & ( (!\MODE[1]~input_o\ & ((Hour_to_Second(6)))) # (\MODE[1]~input_o\ & (Debit(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[1]~input_o\,
	datab => ALT_INV_Distance(6),
	datac => ALT_INV_Debit(6),
	datad => ALT_INV_Hour_to_Second(6),
	datae => ALT_INV_Volt(6),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux27~3_combout\);

-- Location: LABCELL_X74_Y34_N48
\Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux27~4_combout\ = ( \Mux27~0_combout\ & ( \Mux27~3_combout\ & ( (!\MODE[3]~input_o\ & ((!\MODE[2]~input_o\) # ((\Mux27~1_combout\)))) # (\MODE[3]~input_o\ & (((\Mux27~2_combout\)) # (\MODE[2]~input_o\))) ) ) ) # ( !\Mux27~0_combout\ & ( 
-- \Mux27~3_combout\ & ( (!\MODE[3]~input_o\ & (\MODE[2]~input_o\ & ((\Mux27~1_combout\)))) # (\MODE[3]~input_o\ & (((\Mux27~2_combout\)) # (\MODE[2]~input_o\))) ) ) ) # ( \Mux27~0_combout\ & ( !\Mux27~3_combout\ & ( (!\MODE[3]~input_o\ & 
-- ((!\MODE[2]~input_o\) # ((\Mux27~1_combout\)))) # (\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (\Mux27~2_combout\))) ) ) ) # ( !\Mux27~0_combout\ & ( !\Mux27~3_combout\ & ( (!\MODE[3]~input_o\ & (\MODE[2]~input_o\ & ((\Mux27~1_combout\)))) # 
-- (\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (\Mux27~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Mux27~2_combout\,
	datad => \ALT_INV_Mux27~1_combout\,
	datae => \ALT_INV_Mux27~0_combout\,
	dataf => \ALT_INV_Mux27~3_combout\,
	combout => \Mux27~4_combout\);

-- Location: FF_X74_Y34_N49
\SUM[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux27~4_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[6]~reg0_q\);

-- Location: LABCELL_X77_Y35_N30
\TEMPMUL[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[7]~feeder_combout\ = \Mult4~15\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult4~15\,
	combout => \TEMPMUL[7]~feeder_combout\);

-- Location: FF_X77_Y35_N31
\TEMPMUL[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[7]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(7));

-- Location: MLABCELL_X72_Y33_N18
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_combout\ = ( \Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ ) ) # ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div4|auto_generated|divider|divider|op_5~1_sumout\ $ 
-- (!\Div4|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Add8~1_combout\);

-- Location: FF_X72_Y33_N19
\Celcius_to_Farenh[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~1_combout\,
	sclr => \ALT_INV_MODE[1]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(7));

-- Location: LABCELL_X77_Y35_N39
\Mux330~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux330~0_combout\ = ( \Mult4~15\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult4~15\,
	combout => \Mux330~0_combout\);

-- Location: FF_X77_Y35_N40
\Volt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux330~0_combout\,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(7));

-- Location: LABCELL_X75_Y35_N21
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( TEMPROOT2(7) ) + ( VCC ) + ( \Add4~26\ ))
-- \Add4~30\ = CARRY(( TEMPROOT2(7) ) + ( VCC ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(7),
	cin => \Add4~26\,
	sumout => \Add4~29_sumout\,
	cout => \Add4~30\);

-- Location: FF_X75_Y35_N23
\TEMPROOT2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~29_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(7));

-- Location: LABCELL_X83_Y35_N51
\process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~0_combout\ = ( \SUM[7]~reg0_q\ & ( ((!\Equal0~5_combout\ & TEMPROOT(31))) # (TEMPROOT2(7)) ) ) # ( !\SUM[7]~reg0_q\ & ( (TEMPROOT2(7) & ((!TEMPROOT(31)) # (\Equal0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000011001100110000001100110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(7),
	datac => \ALT_INV_Equal0~5_combout\,
	datad => ALT_INV_TEMPROOT(31),
	dataf => \ALT_INV_SUM[7]~reg0_q\,
	combout => \process_0~0_combout\);

-- Location: LABCELL_X83_Y35_N24
\Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~3_combout\ = ( Volt(7) & ( \process_0~0_combout\ & ( ((!\MODE[3]~input_o\ & (TEMPMUL(7))) # (\MODE[3]~input_o\ & ((Celcius_to_Farenh(7))))) # (\MODE[2]~input_o\) ) ) ) # ( !Volt(7) & ( \process_0~0_combout\ & ( (!\MODE[2]~input_o\ & 
-- ((!\MODE[3]~input_o\ & (TEMPMUL(7))) # (\MODE[3]~input_o\ & ((Celcius_to_Farenh(7)))))) # (\MODE[2]~input_o\ & (((!\MODE[3]~input_o\)))) ) ) ) # ( Volt(7) & ( !\process_0~0_combout\ & ( (!\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & (TEMPMUL(7))) # 
-- (\MODE[3]~input_o\ & ((Celcius_to_Farenh(7)))))) # (\MODE[2]~input_o\ & (((\MODE[3]~input_o\)))) ) ) ) # ( !Volt(7) & ( !\process_0~0_combout\ & ( (!\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & (TEMPMUL(7))) # (\MODE[3]~input_o\ & 
-- ((Celcius_to_Farenh(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => ALT_INV_TEMPMUL(7),
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Celcius_to_Farenh(7),
	datae => ALT_INV_Volt(7),
	dataf => \ALT_INV_process_0~0_combout\,
	combout => \Mux26~3_combout\);

-- Location: FF_X83_Y35_N50
\Hour_to_Second[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~15\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(7));

-- Location: LABCELL_X77_Y34_N21
\Div2|auto_generated|divider|divider|op_7~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\);

-- Location: FF_X77_Y34_N22
\MS_to_KMH[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_7~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(7));

-- Location: LABCELL_X83_Y35_N48
\Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~0_combout\ = ( MS_to_KMH(7) & ( (\MODE[3]~input_o\ & ((!\MODE[2]~input_o\) # (Hour_to_Second(7)))) ) ) # ( !MS_to_KMH(7) & ( (\MODE[2]~input_o\ & (\MODE[3]~input_o\ & Hour_to_Second(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001010000011110000101000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Hour_to_Second(7),
	dataf => ALT_INV_MS_to_KMH(7),
	combout => \Mux26~0_combout\);

-- Location: FF_X83_Y35_N2
\Distance[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux330~0_combout\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(7));

-- Location: LABCELL_X74_Y35_N51
\Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~29_sumout\ = SUM(( GND ) + ( GND ) + ( \Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add6~26\,
	sumout => \Add6~29_sumout\);

-- Location: FF_X80_Y35_N25
\Celcius_to_Kelvin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Add6~29_sumout\,
	sclr => \ALT_INV_MODE[0]~input_o\,
	sload => VCC,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(7));

-- Location: LABCELL_X83_Y35_N0
\Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~2_combout\ = ( Distance(7) & ( Celcius_to_Kelvin(7) & ( \MODE[3]~input_o\ ) ) ) # ( !Distance(7) & ( Celcius_to_Kelvin(7) & ( (\MODE[3]~input_o\ & !\MODE[2]~input_o\) ) ) ) # ( Distance(7) & ( !Celcius_to_Kelvin(7) & ( (\MODE[3]~input_o\ & 
-- \MODE[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_Distance(7),
	dataf => ALT_INV_Celcius_to_Kelvin(7),
	combout => \Mux26~2_combout\);

-- Location: LABCELL_X80_Y33_N21
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( VCC ) + ( \Add1~27\ ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Add1~26\,
	sharein => \Add1~27\,
	sumout => \Add1~29_sumout\);

-- Location: FF_X80_Y33_N23
\TEMPSUB[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add1~29_sumout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \Mux93~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPSUB(10));

-- Location: LABCELL_X85_Y35_N21
\Mux210~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux210~0_combout\ = ( \Mult1~15\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Mult1~15\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux210~0_combout\);

-- Location: FF_X85_Y35_N23
\TEMPPOW[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux210~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(7));

-- Location: MLABCELL_X84_Y35_N30
\Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~1_combout\ = ( \MODE[2]~input_o\ & ( !\MODE[3]~input_o\ & ( TEMPPOW(7) ) ) ) # ( !\MODE[2]~input_o\ & ( !\MODE[3]~input_o\ & ( TEMPSUB(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPSUB(10),
	datac => ALT_INV_TEMPPOW(7),
	datae => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Mux26~1_combout\);

-- Location: LABCELL_X83_Y35_N6
\Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux26~4_combout\ = ( \Mux26~2_combout\ & ( \Mux26~1_combout\ & ( (!\MODE[0]~input_o\ & (((\Mux26~0_combout\)) # (\MODE[1]~input_o\))) # (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\) # ((\Mux26~3_combout\)))) ) ) ) # ( !\Mux26~2_combout\ & ( 
-- \Mux26~1_combout\ & ( (!\MODE[0]~input_o\ & (((\Mux26~0_combout\)) # (\MODE[1]~input_o\))) # (\MODE[0]~input_o\ & (\MODE[1]~input_o\ & (\Mux26~3_combout\))) ) ) ) # ( \Mux26~2_combout\ & ( !\Mux26~1_combout\ & ( (!\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & 
-- ((\Mux26~0_combout\)))) # (\MODE[0]~input_o\ & ((!\MODE[1]~input_o\) # ((\Mux26~3_combout\)))) ) ) ) # ( !\Mux26~2_combout\ & ( !\Mux26~1_combout\ & ( (!\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & ((\Mux26~0_combout\)))) # (\MODE[0]~input_o\ & 
-- (\MODE[1]~input_o\ & (\Mux26~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_Mux26~3_combout\,
	datad => \ALT_INV_Mux26~0_combout\,
	datae => \ALT_INV_Mux26~2_combout\,
	dataf => \ALT_INV_Mux26~1_combout\,
	combout => \Mux26~4_combout\);

-- Location: FF_X83_Y35_N8
\SUM[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux26~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[7]~reg0_q\);

-- Location: FF_X74_Y35_N2
\Celcius_to_Kelvin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \MODE[0]~input_o\,
	sload => VCC,
	ena => \Mux257~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Kelvin(8));

-- Location: LABCELL_X77_Y35_N6
\Mux329~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux329~0_combout\ = (\MODE[2]~input_o\ & \Mult4~16\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Mult4~16\,
	combout => \Mux329~0_combout\);

-- Location: FF_X74_Y35_N56
\Distance[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux329~0_combout\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(8));

-- Location: LABCELL_X74_Y35_N54
\Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~1_combout\ = ( \MODE[3]~input_o\ & ( (!\MODE[2]~input_o\ & (Celcius_to_Kelvin(8))) # (\MODE[2]~input_o\ & ((Distance(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => ALT_INV_Celcius_to_Kelvin(8),
	datad => ALT_INV_Distance(8),
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Mux25~1_combout\);

-- Location: LABCELL_X85_Y35_N39
\Mux209~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux209~0_combout\ = ( \Mult1~16\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~16\,
	combout => \Mux209~0_combout\);

-- Location: FF_X85_Y35_N41
\TEMPPOW[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux209~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(8));

-- Location: LABCELL_X85_Y35_N36
\Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~2_combout\ = ( TEMPPOW(8) & ( (!\MODE[3]~input_o\ & ((TEMPSUB(10)) # (\MODE[2]~input_o\))) ) ) # ( !TEMPPOW(8) & ( (!\MODE[2]~input_o\ & (TEMPSUB(10) & !\MODE[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001110000011100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => ALT_INV_TEMPSUB(10),
	datac => \ALT_INV_MODE[3]~input_o\,
	dataf => ALT_INV_TEMPPOW(8),
	combout => \Mux25~2_combout\);

-- Location: LABCELL_X71_Y35_N54
\Div2|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\ = ( !\Div2|auto_generated|divider|divider|op_6~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \Div2|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: FF_X71_Y35_N55
\MS_to_KMH[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(8));

-- Location: LABCELL_X85_Y32_N21
\Mux309~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux309~0_combout\ = ( \MODE[2]~input_o\ & ( \Mult3~16\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult3~16\,
	datae => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux309~0_combout\);

-- Location: FF_X85_Y32_N23
\Hour_to_Second[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux309~0_combout\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(8));

-- Location: LABCELL_X74_Y35_N3
\Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~0_combout\ = ( \MODE[2]~input_o\ & ( (\MODE[3]~input_o\ & Hour_to_Second(8)) ) ) # ( !\MODE[2]~input_o\ & ( (\MODE[3]~input_o\ & MS_to_KMH(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001010000010100010001000100010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => ALT_INV_MS_to_KMH(8),
	datac => ALT_INV_Hour_to_Second(8),
	datae => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux25~0_combout\);

-- Location: FF_X77_Y35_N7
\Volt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux329~0_combout\,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(8));

-- Location: MLABCELL_X72_Y33_N21
\Add8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = ( \Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ ) ) # ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( !\Div4|auto_generated|divider|divider|op_4~1_sumout\ $ 
-- (((!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & !\Div4|auto_generated|divider|divider|op_7~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Add8~2_combout\);

-- Location: FF_X72_Y33_N22
\Celcius_to_Farenh[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~2_combout\,
	sclr => \ALT_INV_MODE[1]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(8));

-- Location: LABCELL_X75_Y35_N24
\Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~33_sumout\ = SUM(( TEMPROOT2(8) ) + ( VCC ) + ( \Add4~30\ ))
-- \Add4~34\ = CARRY(( TEMPROOT2(8) ) + ( VCC ) + ( \Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(8),
	cin => \Add4~30\,
	sumout => \Add4~33_sumout\,
	cout => \Add4~34\);

-- Location: FF_X75_Y35_N26
\TEMPROOT2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~33_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(8));

-- Location: LABCELL_X74_Y35_N57
\process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_0~1_combout\ = ( \SUM[8]~reg0_q\ & ( ((TEMPROOT(31) & !\Equal0~5_combout\)) # (TEMPROOT2(8)) ) ) # ( !\SUM[8]~reg0_q\ & ( (TEMPROOT2(8) & ((!TEMPROOT(31)) # (\Equal0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001111000010100000111101011111000011110101111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(31),
	datac => ALT_INV_TEMPROOT2(8),
	datad => \ALT_INV_Equal0~5_combout\,
	dataf => \ALT_INV_SUM[8]~reg0_q\,
	combout => \process_0~1_combout\);

-- Location: LABCELL_X77_Y35_N33
\TEMPMUL[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[8]~feeder_combout\ = \Mult4~16\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult4~16\,
	combout => \TEMPMUL[8]~feeder_combout\);

-- Location: FF_X77_Y35_N34
\TEMPMUL[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(8));

-- Location: LABCELL_X74_Y35_N24
\Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~3_combout\ = ( \process_0~1_combout\ & ( TEMPMUL(8) & ( (!\MODE[3]~input_o\) # ((!\MODE[2]~input_o\ & ((Celcius_to_Farenh(8)))) # (\MODE[2]~input_o\ & (Volt(8)))) ) ) ) # ( !\process_0~1_combout\ & ( TEMPMUL(8) & ( (!\MODE[2]~input_o\ & 
-- (((!\MODE[3]~input_o\) # (Celcius_to_Farenh(8))))) # (\MODE[2]~input_o\ & (Volt(8) & (\MODE[3]~input_o\))) ) ) ) # ( \process_0~1_combout\ & ( !TEMPMUL(8) & ( (!\MODE[2]~input_o\ & (((\MODE[3]~input_o\ & Celcius_to_Farenh(8))))) # (\MODE[2]~input_o\ & 
-- (((!\MODE[3]~input_o\)) # (Volt(8)))) ) ) ) # ( !\process_0~1_combout\ & ( !TEMPMUL(8) & ( (\MODE[3]~input_o\ & ((!\MODE[2]~input_o\ & ((Celcius_to_Farenh(8)))) # (\MODE[2]~input_o\ & (Volt(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Volt(8),
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Celcius_to_Farenh(8),
	datae => \ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_TEMPMUL(8),
	combout => \Mux25~3_combout\);

-- Location: LABCELL_X74_Y35_N12
\Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux25~4_combout\ = ( \Mux25~0_combout\ & ( \Mux25~3_combout\ & ( (!\MODE[0]~input_o\ & ((!\MODE[1]~input_o\) # ((\Mux25~2_combout\)))) # (\MODE[0]~input_o\ & (((\Mux25~1_combout\)) # (\MODE[1]~input_o\))) ) ) ) # ( !\Mux25~0_combout\ & ( 
-- \Mux25~3_combout\ & ( (!\MODE[0]~input_o\ & (\MODE[1]~input_o\ & ((\Mux25~2_combout\)))) # (\MODE[0]~input_o\ & (((\Mux25~1_combout\)) # (\MODE[1]~input_o\))) ) ) ) # ( \Mux25~0_combout\ & ( !\Mux25~3_combout\ & ( (!\MODE[0]~input_o\ & 
-- ((!\MODE[1]~input_o\) # ((\Mux25~2_combout\)))) # (\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & (\Mux25~1_combout\))) ) ) ) # ( !\Mux25~0_combout\ & ( !\Mux25~3_combout\ & ( (!\MODE[0]~input_o\ & (\MODE[1]~input_o\ & ((\Mux25~2_combout\)))) # 
-- (\MODE[0]~input_o\ & (!\MODE[1]~input_o\ & (\Mux25~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_Mux25~1_combout\,
	datad => \ALT_INV_Mux25~2_combout\,
	datae => \ALT_INV_Mux25~0_combout\,
	dataf => \ALT_INV_Mux25~3_combout\,
	combout => \Mux25~4_combout\);

-- Location: FF_X74_Y35_N14
\SUM[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux25~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[8]~reg0_q\);

-- Location: LABCELL_X85_Y35_N33
\Mux208~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux208~0_combout\ = ( \Mult1~17\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~17\,
	combout => \Mux208~0_combout\);

-- Location: FF_X85_Y35_N34
\TEMPPOW[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux208~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(9));

-- Location: LABCELL_X75_Y35_N27
\Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~37_sumout\ = SUM(( TEMPROOT2(9) ) + ( VCC ) + ( \Add4~34\ ))
-- \Add4~38\ = CARRY(( TEMPROOT2(9) ) + ( VCC ) + ( \Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(9),
	cin => \Add4~34\,
	sumout => \Add4~37_sumout\,
	cout => \Add4~38\);

-- Location: FF_X75_Y35_N29
\TEMPROOT2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~37_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(9));

-- Location: MLABCELL_X72_Y33_N24
\Add8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~3_combout\ = ( !\Div4|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\Div4|auto_generated|divider|divider|op_7~1_sumout\ & (!\Div4|auto_generated|divider|divider|op_5~1_sumout\ & !\Div4|auto_generated|divider|divider|op_4~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div4|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \Div4|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div4|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Add8~3_combout\);

-- Location: FF_X72_Y33_N25
\Celcius_to_Farenh[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add8~3_combout\,
	sclr => \ALT_INV_MODE[1]~input_o\,
	ena => \Celcius_to_Farenh[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Celcius_to_Farenh(9));

-- Location: LABCELL_X77_Y35_N54
\Mux328~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux328~0_combout\ = ( \Mult4~17\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult4~17\,
	combout => \Mux328~0_combout\);

-- Location: FF_X77_Y35_N2
\Volt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux328~0_combout\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(9));

-- Location: LABCELL_X77_Y35_N27
\TEMPMUL[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[9]~feeder_combout\ = \Mult4~17\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult4~17\,
	combout => \TEMPMUL[9]~feeder_combout\);

-- Location: FF_X77_Y35_N28
\TEMPMUL[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[9]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(9));

-- Location: LABCELL_X77_Y35_N0
\Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~0_combout\ = ( Volt(9) & ( TEMPMUL(9) & ( (!\MODE[3]~input_o\ & (((!\MODE[2]~input_o\)) # (TEMPROOT2(9)))) # (\MODE[3]~input_o\ & (((\MODE[2]~input_o\) # (Celcius_to_Farenh(9))))) ) ) ) # ( !Volt(9) & ( TEMPMUL(9) & ( (!\MODE[3]~input_o\ & 
-- (((!\MODE[2]~input_o\)) # (TEMPROOT2(9)))) # (\MODE[3]~input_o\ & (((Celcius_to_Farenh(9) & !\MODE[2]~input_o\)))) ) ) ) # ( Volt(9) & ( !TEMPMUL(9) & ( (!\MODE[3]~input_o\ & (TEMPROOT2(9) & ((\MODE[2]~input_o\)))) # (\MODE[3]~input_o\ & 
-- (((\MODE[2]~input_o\) # (Celcius_to_Farenh(9))))) ) ) ) # ( !Volt(9) & ( !TEMPMUL(9) & ( (!\MODE[3]~input_o\ & (TEMPROOT2(9) & ((\MODE[2]~input_o\)))) # (\MODE[3]~input_o\ & (((Celcius_to_Farenh(9) & !\MODE[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(9),
	datab => ALT_INV_Celcius_to_Farenh(9),
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_Volt(9),
	dataf => ALT_INV_TEMPMUL(9),
	combout => \Mux24~0_combout\);

-- Location: LABCELL_X79_Y33_N0
\Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~1_combout\ = ( TEMPSUB(10) & ( \Mux24~0_combout\ & ( ((!\MODE[3]~input_o\ & ((!\MODE[2]~input_o\) # (TEMPPOW(9))))) # (\MODE[0]~input_o\) ) ) ) # ( !TEMPSUB(10) & ( \Mux24~0_combout\ & ( ((!\MODE[3]~input_o\ & (TEMPPOW(9) & \MODE[2]~input_o\))) # 
-- (\MODE[0]~input_o\) ) ) ) # ( TEMPSUB(10) & ( !\Mux24~0_combout\ & ( (!\MODE[3]~input_o\ & (!\MODE[0]~input_o\ & ((!\MODE[2]~input_o\) # (TEMPPOW(9))))) ) ) ) # ( !TEMPSUB(10) & ( !\Mux24~0_combout\ & ( (!\MODE[3]~input_o\ & (!\MODE[0]~input_o\ & 
-- (TEMPPOW(9) & \MODE[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000100000110011001110111011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => ALT_INV_TEMPPOW(9),
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_TEMPSUB(10),
	dataf => \ALT_INV_Mux24~0_combout\,
	combout => \Mux24~1_combout\);

-- Location: LABCELL_X77_Y34_N24
\Div2|auto_generated|divider|divider|op_5~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\ = !\Div2|auto_generated|divider|divider|op_5~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\);

-- Location: FF_X77_Y34_N25
\MS_to_KMH[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div2|auto_generated|divider|divider|op_5~1_wirecell_combout\,
	sclr => \ALT_INV_MODE[3]~input_o\,
	ena => \MS_to_KMH[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => MS_to_KMH(9));

-- Location: FF_X77_Y35_N55
\Distance[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux328~0_combout\,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(9));

-- Location: FF_X77_Y33_N38
\Hour_to_Second[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~17\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(9));

-- Location: LABCELL_X77_Y33_N36
\Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux24~2_combout\ = ( Hour_to_Second(9) & ( \MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & Distance(9))) ) ) ) # ( !Hour_to_Second(9) & ( \MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & Distance(9))) ) ) ) # ( 
-- Hour_to_Second(9) & ( !\MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & ((MS_to_KMH(9)) # (\MODE[2]~input_o\))) ) ) ) # ( !Hour_to_Second(9) & ( !\MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & MS_to_KMH(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => ALT_INV_MS_to_KMH(9),
	datad => ALT_INV_Distance(9),
	datae => ALT_INV_Hour_to_Second(9),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux24~2_combout\);

-- Location: FF_X79_Y33_N1
\SUM[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux24~1_combout\,
	asdata => \Mux24~2_combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[9]~reg0_q\);

-- Location: LABCELL_X75_Y35_N30
\Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~41_sumout\ = SUM(( TEMPROOT2(10) ) + ( VCC ) + ( \Add4~38\ ))
-- \Add4~42\ = CARRY(( TEMPROOT2(10) ) + ( VCC ) + ( \Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(10),
	cin => \Add4~38\,
	sumout => \Add4~41_sumout\,
	cout => \Add4~42\);

-- Location: FF_X75_Y35_N32
\TEMPROOT2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~41_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(10));

-- Location: LABCELL_X77_Y35_N18
\Mux327~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux327~0_combout\ = ( \Mult4~18\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult4~18\,
	combout => \Mux327~0_combout\);

-- Location: FF_X77_Y35_N50
\Volt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux327~0_combout\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(10));

-- Location: LABCELL_X77_Y35_N15
\TEMPMUL[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[10]~feeder_combout\ = \Mult4~18\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult4~18\,
	combout => \TEMPMUL[10]~feeder_combout\);

-- Location: FF_X77_Y35_N17
\TEMPMUL[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[10]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(10));

-- Location: LABCELL_X77_Y35_N48
\Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~0_combout\ = ( TEMPMUL(10) & ( (!\MODE[3]~input_o\ & ((!\MODE[2]~input_o\) # ((TEMPROOT2(10))))) # (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & ((Volt(10))))) ) ) # ( !TEMPMUL(10) & ( (\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & (TEMPROOT2(10))) # 
-- (\MODE[3]~input_o\ & ((Volt(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001110001010100110111000101010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => ALT_INV_TEMPROOT2(10),
	datad => ALT_INV_Volt(10),
	dataf => ALT_INV_TEMPMUL(10),
	combout => \Mux23~0_combout\);

-- Location: LABCELL_X85_Y35_N48
\Mux207~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux207~0_combout\ = ( \Mult1~18\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datae => \ALT_INV_Mult1~18\,
	combout => \Mux207~0_combout\);

-- Location: FF_X85_Y35_N49
\TEMPPOW[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux207~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(10));

-- Location: MLABCELL_X84_Y35_N36
\Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~1_combout\ = ( \MODE[2]~input_o\ & ( TEMPPOW(10) & ( (!\MODE[0]~input_o\ & ((!\MODE[3]~input_o\))) # (\MODE[0]~input_o\ & (\Mux23~0_combout\)) ) ) ) # ( !\MODE[2]~input_o\ & ( TEMPPOW(10) & ( (!\MODE[0]~input_o\ & (TEMPSUB(10) & 
-- ((!\MODE[3]~input_o\)))) # (\MODE[0]~input_o\ & (((\Mux23~0_combout\)))) ) ) ) # ( \MODE[2]~input_o\ & ( !TEMPPOW(10) & ( (\MODE[0]~input_o\ & \Mux23~0_combout\) ) ) ) # ( !\MODE[2]~input_o\ & ( !TEMPPOW(10) & ( (!\MODE[0]~input_o\ & (TEMPSUB(10) & 
-- ((!\MODE[3]~input_o\)))) # (\MODE[0]~input_o\ & (((\Mux23~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101000001010000010100100111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => ALT_INV_TEMPSUB(10),
	datac => \ALT_INV_Mux23~0_combout\,
	datad => \ALT_INV_MODE[3]~input_o\,
	datae => \ALT_INV_MODE[2]~input_o\,
	dataf => ALT_INV_TEMPPOW(10),
	combout => \Mux23~1_combout\);

-- Location: FF_X77_Y35_N19
\Distance[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux327~0_combout\,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(10));

-- Location: FF_X85_Y32_N38
\Hour_to_Second[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~18\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(10));

-- Location: LABCELL_X85_Y32_N36
\Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux23~2_combout\ = ( Hour_to_Second(10) & ( \MODE[3]~input_o\ & ( (\MODE[2]~input_o\ & ((!\MODE[0]~input_o\) # (Distance(10)))) ) ) ) # ( !Hour_to_Second(10) & ( \MODE[3]~input_o\ & ( (Distance(10) & (\MODE[0]~input_o\ & \MODE[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Distance(10),
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_Hour_to_Second(10),
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \Mux23~2_combout\);

-- Location: FF_X84_Y35_N37
\SUM[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux23~1_combout\,
	asdata => \Mux23~2_combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[10]~reg0_q\);

-- Location: LABCELL_X75_Y35_N33
\Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~45_sumout\ = SUM(( TEMPROOT2(11) ) + ( VCC ) + ( \Add4~42\ ))
-- \Add4~46\ = CARRY(( TEMPROOT2(11) ) + ( VCC ) + ( \Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(11),
	cin => \Add4~42\,
	sumout => \Add4~45_sumout\,
	cout => \Add4~46\);

-- Location: FF_X75_Y35_N35
\TEMPROOT2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~45_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(11));

-- Location: LABCELL_X77_Y35_N21
\Mux326~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux326~0_combout\ = ( \Mult4~19\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult4~19\,
	combout => \Mux326~0_combout\);

-- Location: FF_X77_Y35_N38
\Volt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux326~0_combout\,
	sload => VCC,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(11));

-- Location: LABCELL_X77_Y35_N24
\TEMPMUL[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[11]~feeder_combout\ = \Mult4~19\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mult4~19\,
	combout => \TEMPMUL[11]~feeder_combout\);

-- Location: FF_X77_Y35_N26
\TEMPMUL[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[11]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(11));

-- Location: LABCELL_X77_Y35_N36
\Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~0_combout\ = ( TEMPMUL(11) & ( (!\MODE[2]~input_o\ & (((!\MODE[3]~input_o\)))) # (\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & (TEMPROOT2(11))) # (\MODE[3]~input_o\ & ((Volt(11)))))) ) ) # ( !TEMPMUL(11) & ( (\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ 
-- & (TEMPROOT2(11))) # (\MODE[3]~input_o\ & ((Volt(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000100000001001111010000110100111101000011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(11),
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Volt(11),
	dataf => ALT_INV_TEMPMUL(11),
	combout => \Mux22~0_combout\);

-- Location: LABCELL_X85_Y35_N9
\Mux206~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux206~0_combout\ = ( \Mult1~19\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~19\,
	combout => \Mux206~0_combout\);

-- Location: FF_X85_Y35_N11
\TEMPPOW[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux206~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(11));

-- Location: MLABCELL_X84_Y35_N18
\Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~1_combout\ = ( TEMPPOW(11) & ( \MODE[0]~input_o\ & ( \Mux22~0_combout\ ) ) ) # ( !TEMPPOW(11) & ( \MODE[0]~input_o\ & ( \Mux22~0_combout\ ) ) ) # ( TEMPPOW(11) & ( !\MODE[0]~input_o\ & ( (!\MODE[3]~input_o\ & ((TEMPSUB(10)) # (\MODE[2]~input_o\))) 
-- ) ) ) # ( !TEMPPOW(11) & ( !\MODE[0]~input_o\ & ( (!\MODE[2]~input_o\ & (!\MODE[3]~input_o\ & TEMPSUB(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000010001001100110000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_Mux22~0_combout\,
	datad => ALT_INV_TEMPSUB(10),
	datae => ALT_INV_TEMPPOW(11),
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \Mux22~1_combout\);

-- Location: FF_X71_Y32_N59
\Hour_to_Second[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~19\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(11));

-- Location: FF_X77_Y35_N22
\Distance[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux326~0_combout\,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(11));

-- Location: LABCELL_X71_Y32_N57
\Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux22~2_combout\ = ( Hour_to_Second(11) & ( Distance(11) & ( (\MODE[3]~input_o\ & \MODE[2]~input_o\) ) ) ) # ( !Hour_to_Second(11) & ( Distance(11) & ( (\MODE[3]~input_o\ & (\MODE[0]~input_o\ & \MODE[2]~input_o\)) ) ) ) # ( Hour_to_Second(11) & ( 
-- !Distance(11) & ( (\MODE[3]~input_o\ & (!\MODE[0]~input_o\ & \MODE[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000001000000010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[0]~input_o\,
	datac => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_Hour_to_Second(11),
	dataf => ALT_INV_Distance(11),
	combout => \Mux22~2_combout\);

-- Location: FF_X84_Y35_N19
\SUM[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux22~1_combout\,
	asdata => \Mux22~2_combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[11]~reg0_q\);

-- Location: LABCELL_X85_Y32_N42
\Hour_to_Second[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[12]~feeder_combout\ = ( \Mult3~20\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~20\,
	combout => \Hour_to_Second[12]~feeder_combout\);

-- Location: FF_X85_Y32_N43
\Hour_to_Second[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[12]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(12));

-- Location: MLABCELL_X84_Y35_N6
\SUM[13]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[13]~1_combout\ = ( \MODE[1]~input_o\ & ( \MODE[0]~input_o\ ) ) # ( !\MODE[1]~input_o\ & ( (\MODE[2]~input_o\ & (\MODE[3]~input_o\ & !\MODE[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \SUM[13]~1_combout\);

-- Location: MLABCELL_X84_Y35_N3
\Mux325~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux325~0_combout\ = (\MODE[2]~input_o\ & \Mult4~20\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Mult4~20\,
	combout => \Mux325~0_combout\);

-- Location: FF_X84_Y35_N29
\Distance[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux325~0_combout\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(12));

-- Location: MLABCELL_X84_Y35_N27
\Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~0_combout\ = (\MODE[2]~input_o\ & (\MODE[3]~input_o\ & Distance(12)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Distance(12),
	combout => \Mux21~0_combout\);

-- Location: LABCELL_X75_Y35_N36
\Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~49_sumout\ = SUM(( TEMPROOT2(12) ) + ( VCC ) + ( \Add4~46\ ))
-- \Add4~50\ = CARRY(( TEMPROOT2(12) ) + ( VCC ) + ( \Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(12),
	cin => \Add4~46\,
	sumout => \Add4~49_sumout\,
	cout => \Add4~50\);

-- Location: FF_X75_Y35_N38
\TEMPROOT2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~49_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(12));

-- Location: LABCELL_X77_Y35_N42
\TEMPMUL[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[12]~feeder_combout\ = \Mult4~20\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult4~20\,
	combout => \TEMPMUL[12]~feeder_combout\);

-- Location: FF_X77_Y35_N43
\TEMPMUL[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[12]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(12));

-- Location: FF_X84_Y35_N4
\Volt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux325~0_combout\,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(12));

-- Location: MLABCELL_X84_Y35_N57
\Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~2_combout\ = ( Volt(12) & ( (!\MODE[2]~input_o\ & (!\MODE[3]~input_o\ & ((TEMPMUL(12))))) # (\MODE[2]~input_o\ & (((TEMPROOT2(12))) # (\MODE[3]~input_o\))) ) ) # ( !Volt(12) & ( (!\MODE[3]~input_o\ & ((!\MODE[2]~input_o\ & ((TEMPMUL(12)))) # 
-- (\MODE[2]~input_o\ & (TEMPROOT2(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000010101100111010001010110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => ALT_INV_TEMPROOT2(12),
	datad => ALT_INV_TEMPMUL(12),
	dataf => ALT_INV_Volt(12),
	combout => \Mux21~2_combout\);

-- Location: LABCELL_X85_Y35_N12
\Mux205~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux205~0_combout\ = ( \Mult1~20\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_Mult1~20\,
	dataf => \ALT_INV_MODE[2]~input_o\,
	combout => \Mux205~0_combout\);

-- Location: FF_X85_Y35_N14
\TEMPPOW[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux205~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(12));

-- Location: MLABCELL_X84_Y35_N9
\Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~1_combout\ = ( TEMPPOW(12) & ( (!\MODE[3]~input_o\ & ((TEMPSUB(10)) # (\MODE[2]~input_o\))) ) ) # ( !TEMPPOW(12) & ( (!\MODE[2]~input_o\ & (!\MODE[3]~input_o\ & TEMPSUB(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => ALT_INV_TEMPSUB(10),
	dataf => ALT_INV_TEMPPOW(12),
	combout => \Mux21~1_combout\);

-- Location: MLABCELL_X84_Y35_N48
\Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux21~3_combout\ = ( \Mux21~2_combout\ & ( \Mux21~1_combout\ & ( ((!\SUM[13]~1_combout\ & ((\Mux21~0_combout\))) # (\SUM[13]~1_combout\ & (Hour_to_Second(12)))) # (\MODE[1]~input_o\) ) ) ) # ( !\Mux21~2_combout\ & ( \Mux21~1_combout\ & ( 
-- (!\SUM[13]~1_combout\ & (((\MODE[1]~input_o\) # (\Mux21~0_combout\)))) # (\SUM[13]~1_combout\ & (Hour_to_Second(12) & ((!\MODE[1]~input_o\)))) ) ) ) # ( \Mux21~2_combout\ & ( !\Mux21~1_combout\ & ( (!\SUM[13]~1_combout\ & (((\Mux21~0_combout\ & 
-- !\MODE[1]~input_o\)))) # (\SUM[13]~1_combout\ & (((\MODE[1]~input_o\)) # (Hour_to_Second(12)))) ) ) ) # ( !\Mux21~2_combout\ & ( !\Mux21~1_combout\ & ( (!\MODE[1]~input_o\ & ((!\SUM[13]~1_combout\ & ((\Mux21~0_combout\))) # (\SUM[13]~1_combout\ & 
-- (Hour_to_Second(12))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Hour_to_Second(12),
	datab => \ALT_INV_SUM[13]~1_combout\,
	datac => \ALT_INV_Mux21~0_combout\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => \ALT_INV_Mux21~2_combout\,
	dataf => \ALT_INV_Mux21~1_combout\,
	combout => \Mux21~3_combout\);

-- Location: FF_X84_Y35_N49
\SUM[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux21~3_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[12]~reg0_q\);

-- Location: LABCELL_X85_Y32_N12
\Hour_to_Second[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[13]~feeder_combout\ = ( \Mult3~21\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~21\,
	combout => \Hour_to_Second[13]~feeder_combout\);

-- Location: FF_X85_Y32_N13
\Hour_to_Second[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[13]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(13));

-- Location: MLABCELL_X84_Y35_N0
\Mux324~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux324~0_combout\ = (\MODE[2]~input_o\ & \Mult4~21\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_Mult4~21\,
	combout => \Mux324~0_combout\);

-- Location: FF_X84_Y35_N26
\Distance[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mux324~0_combout\,
	sload => VCC,
	ena => \Distance[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Distance(13));

-- Location: MLABCELL_X84_Y35_N24
\Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~0_combout\ = (\MODE[2]~input_o\ & (\MODE[3]~input_o\ & Distance(13)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datad => ALT_INV_Distance(13),
	combout => \Mux20~0_combout\);

-- Location: FF_X84_Y35_N1
\Volt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux324~0_combout\,
	ena => \Volt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Volt(13));

-- Location: LABCELL_X75_Y35_N39
\Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~53_sumout\ = SUM(( TEMPROOT2(13) ) + ( VCC ) + ( \Add4~50\ ))
-- \Add4~54\ = CARRY(( TEMPROOT2(13) ) + ( VCC ) + ( \Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(13),
	cin => \Add4~50\,
	sumout => \Add4~53_sumout\,
	cout => \Add4~54\);

-- Location: FF_X75_Y35_N41
\TEMPROOT2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~53_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(13));

-- Location: LABCELL_X77_Y35_N45
\TEMPMUL[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPMUL[13]~feeder_combout\ = \Mult4~21\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult4~21\,
	combout => \TEMPMUL[13]~feeder_combout\);

-- Location: FF_X77_Y35_N46
\TEMPMUL[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPMUL[13]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \TEMPMUL[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPMUL(13));

-- Location: MLABCELL_X84_Y35_N54
\Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~2_combout\ = ( TEMPMUL(13) & ( (!\MODE[2]~input_o\ & (!\MODE[3]~input_o\)) # (\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & ((TEMPROOT2(13)))) # (\MODE[3]~input_o\ & (Volt(13))))) ) ) # ( !TEMPMUL(13) & ( (\MODE[2]~input_o\ & ((!\MODE[3]~input_o\ & 
-- ((TEMPROOT2(13)))) # (\MODE[3]~input_o\ & (Volt(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110001001110011011000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[2]~input_o\,
	datab => \ALT_INV_MODE[3]~input_o\,
	datac => ALT_INV_Volt(13),
	datad => ALT_INV_TEMPROOT2(13),
	dataf => ALT_INV_TEMPMUL(13),
	combout => \Mux20~2_combout\);

-- Location: LABCELL_X85_Y35_N42
\Mux204~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux204~0_combout\ = ( \Mult1~21\ & ( \MODE[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	dataf => \ALT_INV_Mult1~21\,
	combout => \Mux204~0_combout\);

-- Location: FF_X85_Y35_N44
\TEMPPOW[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux204~0_combout\,
	ena => \TEMPPOW[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPPOW(13));

-- Location: LABCELL_X85_Y35_N45
\Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~1_combout\ = ( TEMPPOW(13) & ( (!\MODE[3]~input_o\ & ((TEMPSUB(10)) # (\MODE[2]~input_o\))) ) ) # ( !TEMPPOW(13) & ( (!\MODE[2]~input_o\ & (TEMPSUB(10) & !\MODE[3]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => ALT_INV_TEMPSUB(10),
	datad => \ALT_INV_MODE[3]~input_o\,
	dataf => ALT_INV_TEMPPOW(13),
	combout => \Mux20~1_combout\);

-- Location: MLABCELL_X84_Y35_N42
\Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux20~3_combout\ = ( \Mux20~2_combout\ & ( \Mux20~1_combout\ & ( ((!\SUM[13]~1_combout\ & ((\Mux20~0_combout\))) # (\SUM[13]~1_combout\ & (Hour_to_Second(13)))) # (\MODE[1]~input_o\) ) ) ) # ( !\Mux20~2_combout\ & ( \Mux20~1_combout\ & ( 
-- (!\SUM[13]~1_combout\ & (((\MODE[1]~input_o\) # (\Mux20~0_combout\)))) # (\SUM[13]~1_combout\ & (Hour_to_Second(13) & ((!\MODE[1]~input_o\)))) ) ) ) # ( \Mux20~2_combout\ & ( !\Mux20~1_combout\ & ( (!\SUM[13]~1_combout\ & (((\Mux20~0_combout\ & 
-- !\MODE[1]~input_o\)))) # (\SUM[13]~1_combout\ & (((\MODE[1]~input_o\)) # (Hour_to_Second(13)))) ) ) ) # ( !\Mux20~2_combout\ & ( !\Mux20~1_combout\ & ( (!\MODE[1]~input_o\ & ((!\SUM[13]~1_combout\ & ((\Mux20~0_combout\))) # (\SUM[13]~1_combout\ & 
-- (Hour_to_Second(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Hour_to_Second(13),
	datab => \ALT_INV_SUM[13]~1_combout\,
	datac => \ALT_INV_Mux20~0_combout\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => \ALT_INV_Mux20~2_combout\,
	dataf => \ALT_INV_Mux20~1_combout\,
	combout => \Mux20~3_combout\);

-- Location: FF_X84_Y35_N43
\SUM[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux20~3_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[13]~reg0_q\);

-- Location: LABCELL_X79_Y33_N24
\SUM[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[19]~3_combout\ = ( !\MODE[0]~input_o\ & ( (\MODE[3]~input_o\ & (\MODE[2]~input_o\ & !\MODE[1]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[1]~input_o\,
	dataf => \ALT_INV_MODE[0]~input_o\,
	combout => \SUM[19]~3_combout\);

-- Location: LABCELL_X79_Y33_N45
\SUM[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM[1]~2_combout\ = ( !\MODE[3]~input_o\ & ( \MODE[1]~input_o\ & ( (\MODE[2]~input_o\ & \MODE[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datae => \ALT_INV_MODE[3]~input_o\,
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \SUM[1]~2_combout\);

-- Location: LABCELL_X79_Y33_N27
\Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~0_combout\ = ( \MODE[1]~input_o\ & ( (!\MODE[3]~input_o\ & (!\MODE[2]~input_o\ & (!\MODE[0]~input_o\ & TEMPSUB(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[3]~input_o\,
	datab => \ALT_INV_MODE[2]~input_o\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => ALT_INV_TEMPSUB(10),
	dataf => \ALT_INV_MODE[1]~input_o\,
	combout => \Mux19~0_combout\);

-- Location: LABCELL_X75_Y35_N42
\Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~57_sumout\ = SUM(( TEMPROOT2(14) ) + ( VCC ) + ( \Add4~54\ ))
-- \Add4~58\ = CARRY(( TEMPROOT2(14) ) + ( VCC ) + ( \Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(14),
	cin => \Add4~54\,
	sumout => \Add4~57_sumout\,
	cout => \Add4~58\);

-- Location: FF_X75_Y35_N44
\TEMPROOT2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~57_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(14));

-- Location: FF_X81_Y31_N34
\Hour_to_Second[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~22\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(14));

-- Location: LABCELL_X79_Y33_N36
\Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux19~1_combout\ = ( TEMPROOT2(14) & ( Hour_to_Second(14) & ( ((\Mux19~0_combout\) # (\SUM[1]~2_combout\)) # (\SUM[19]~3_combout\) ) ) ) # ( !TEMPROOT2(14) & ( Hour_to_Second(14) & ( (\Mux19~0_combout\) # (\SUM[19]~3_combout\) ) ) ) # ( TEMPROOT2(14) & ( 
-- !Hour_to_Second(14) & ( (!\SUM[19]~3_combout\ & ((\Mux19~0_combout\) # (\SUM[1]~2_combout\))) ) ) ) # ( !TEMPROOT2(14) & ( !Hour_to_Second(14) & ( (!\SUM[19]~3_combout\ & \Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001010100010101001011111010111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[19]~3_combout\,
	datab => \ALT_INV_SUM[1]~2_combout\,
	datac => \ALT_INV_Mux19~0_combout\,
	datae => ALT_INV_TEMPROOT2(14),
	dataf => ALT_INV_Hour_to_Second(14),
	combout => \Mux19~1_combout\);

-- Location: FF_X79_Y33_N37
\SUM[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux19~1_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[14]~reg0_q\);

-- Location: LABCELL_X75_Y35_N45
\Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~61_sumout\ = SUM(( TEMPROOT2(15) ) + ( VCC ) + ( \Add4~58\ ))
-- \Add4~62\ = CARRY(( TEMPROOT2(15) ) + ( VCC ) + ( \Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(15),
	cin => \Add4~58\,
	sumout => \Add4~61_sumout\,
	cout => \Add4~62\);

-- Location: FF_X75_Y35_N47
\TEMPROOT2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~61_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(15));

-- Location: FF_X81_Y31_N1
\Hour_to_Second[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~23\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(15));

-- Location: LABCELL_X79_Y33_N9
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( Hour_to_Second(15) & ( (((\SUM[1]~2_combout\ & TEMPROOT2(15))) # (\Mux19~0_combout\)) # (\SUM[19]~3_combout\) ) ) # ( !Hour_to_Second(15) & ( (!\SUM[19]~3_combout\ & (((\SUM[1]~2_combout\ & TEMPROOT2(15))) # (\Mux19~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101010000000101010101001010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[19]~3_combout\,
	datab => \ALT_INV_SUM[1]~2_combout\,
	datac => ALT_INV_TEMPROOT2(15),
	datad => \ALT_INV_Mux19~0_combout\,
	dataf => ALT_INV_Hour_to_Second(15),
	combout => \Mux18~0_combout\);

-- Location: FF_X79_Y33_N10
\SUM[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux18~0_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[15]~reg0_q\);

-- Location: LABCELL_X85_Y32_N33
\Hour_to_Second[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[16]~feeder_combout\ = ( \Mult3~24\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~24\,
	combout => \Hour_to_Second[16]~feeder_combout\);

-- Location: FF_X85_Y32_N34
\Hour_to_Second[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[16]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(16));

-- Location: LABCELL_X75_Y35_N48
\Add4~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~65_sumout\ = SUM(( TEMPROOT2(16) ) + ( VCC ) + ( \Add4~62\ ))
-- \Add4~66\ = CARRY(( TEMPROOT2(16) ) + ( VCC ) + ( \Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(16),
	cin => \Add4~62\,
	sumout => \Add4~65_sumout\,
	cout => \Add4~66\);

-- Location: FF_X75_Y35_N50
\TEMPROOT2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~65_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(16));

-- Location: LABCELL_X79_Y33_N48
\Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux17~0_combout\ = ( TEMPROOT2(16) & ( \SUM[19]~3_combout\ & ( Hour_to_Second(16) ) ) ) # ( !TEMPROOT2(16) & ( \SUM[19]~3_combout\ & ( Hour_to_Second(16) ) ) ) # ( TEMPROOT2(16) & ( !\SUM[19]~3_combout\ & ( (\Mux19~0_combout\) # (\SUM[1]~2_combout\) ) ) 
-- ) # ( !TEMPROOT2(16) & ( !\SUM[19]~3_combout\ & ( \Mux19~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001111110011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Hour_to_Second(16),
	datab => \ALT_INV_SUM[1]~2_combout\,
	datac => \ALT_INV_Mux19~0_combout\,
	datae => ALT_INV_TEMPROOT2(16),
	dataf => \ALT_INV_SUM[19]~3_combout\,
	combout => \Mux17~0_combout\);

-- Location: FF_X79_Y33_N49
\SUM[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux17~0_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[16]~reg0_q\);

-- Location: LABCELL_X75_Y35_N51
\Add4~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~69_sumout\ = SUM(( TEMPROOT2(17) ) + ( VCC ) + ( \Add4~66\ ))
-- \Add4~70\ = CARRY(( TEMPROOT2(17) ) + ( VCC ) + ( \Add4~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(17),
	cin => \Add4~66\,
	sumout => \Add4~69_sumout\,
	cout => \Add4~70\);

-- Location: FF_X75_Y35_N53
\TEMPROOT2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~69_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(17));

-- Location: FF_X82_Y32_N29
\Hour_to_Second[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	asdata => \Mult3~25\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => VCC,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(17));

-- Location: LABCELL_X79_Y33_N21
\Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux16~0_combout\ = ( Hour_to_Second(17) & ( (((\SUM[1]~2_combout\ & TEMPROOT2(17))) # (\Mux19~0_combout\)) # (\SUM[19]~3_combout\) ) ) # ( !Hour_to_Second(17) & ( (!\SUM[19]~3_combout\ & (((\SUM[1]~2_combout\ & TEMPROOT2(17))) # (\Mux19~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010101010000000101010101001010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SUM[19]~3_combout\,
	datab => \ALT_INV_SUM[1]~2_combout\,
	datac => ALT_INV_TEMPROOT2(17),
	datad => \ALT_INV_Mux19~0_combout\,
	dataf => ALT_INV_Hour_to_Second(17),
	combout => \Mux16~0_combout\);

-- Location: FF_X79_Y33_N22
\SUM[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux16~0_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[17]~reg0_q\);

-- Location: LABCELL_X75_Y35_N54
\Add4~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~73_sumout\ = SUM(( TEMPROOT2(18) ) + ( VCC ) + ( \Add4~70\ ))
-- \Add4~74\ = CARRY(( TEMPROOT2(18) ) + ( VCC ) + ( \Add4~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(18),
	cin => \Add4~70\,
	sumout => \Add4~73_sumout\,
	cout => \Add4~74\);

-- Location: FF_X75_Y35_N56
\TEMPROOT2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~73_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(18));

-- Location: LABCELL_X85_Y32_N51
\Hour_to_Second[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Hour_to_Second[18]~feeder_combout\ = ( \Mult3~26\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Mult3~26\,
	combout => \Hour_to_Second[18]~feeder_combout\);

-- Location: FF_X85_Y32_N52
\Hour_to_Second[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Hour_to_Second[18]~feeder_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux317~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Hour_to_Second(18));

-- Location: LABCELL_X79_Y33_N12
\Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux15~0_combout\ = ( \SUM[19]~3_combout\ & ( Hour_to_Second(18) ) ) # ( !\SUM[19]~3_combout\ & ( ((\SUM[1]~2_combout\ & TEMPROOT2(18))) # (\Mux19~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mux19~0_combout\,
	datab => \ALT_INV_SUM[1]~2_combout\,
	datac => ALT_INV_TEMPROOT2(18),
	datad => ALT_INV_Hour_to_Second(18),
	dataf => \ALT_INV_SUM[19]~3_combout\,
	combout => \Mux15~0_combout\);

-- Location: FF_X79_Y33_N13
\SUM[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux15~0_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[18]~reg0_q\);

-- Location: LABCELL_X75_Y35_N57
\Add4~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~77_sumout\ = SUM(( TEMPROOT2(19) ) + ( VCC ) + ( \Add4~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(19),
	cin => \Add4~74\,
	sumout => \Add4~77_sumout\);

-- Location: FF_X75_Y35_N59
\TEMPROOT2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Add4~77_sumout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \SqrtRoot[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TEMPROOT2(19));

-- Location: MLABCELL_X84_Y35_N15
\Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = ( TEMPROOT2(19) & ( TEMPSUB(10) & ( (\MODE[1]~input_o\ & (!\MODE[3]~input_o\ & (!\MODE[0]~input_o\ $ (\MODE[2]~input_o\)))) ) ) ) # ( !TEMPROOT2(19) & ( TEMPSUB(10) & ( (!\MODE[0]~input_o\ & (\MODE[1]~input_o\ & (!\MODE[3]~input_o\ & 
-- !\MODE[2]~input_o\))) ) ) ) # ( TEMPROOT2(19) & ( !TEMPSUB(10) & ( (\MODE[0]~input_o\ & (\MODE[1]~input_o\ & (!\MODE[3]~input_o\ & \MODE[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000100000000000000010000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_MODE[0]~input_o\,
	datab => \ALT_INV_MODE[1]~input_o\,
	datac => \ALT_INV_MODE[3]~input_o\,
	datad => \ALT_INV_MODE[2]~input_o\,
	datae => ALT_INV_TEMPROOT2(19),
	dataf => ALT_INV_TEMPSUB(10),
	combout => \Mux14~0_combout\);

-- Location: FF_X84_Y35_N16
\SUM[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux14~0_combout\,
	ena => \SUM[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM[19]~reg0_q\);

-- Location: LABCELL_X74_Y31_N3
\TEMPROOT2[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[0]~_wirecell_combout\ = ( !TEMPROOT2(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(0),
	combout => \TEMPROOT2[0]~_wirecell_combout\);

-- Location: LABCELL_X85_Y33_N57
\Pecahan_bulat[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Pecahan_bulat[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \Pecahan_bulat[31]~feeder_combout\);

-- Location: FF_X85_Y33_N59
\Pecahan_bulat[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Pecahan_bulat[31]~feeder_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_bulat(31));

-- Location: DSP_X86_Y30_N0
\Mult0~326\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 18,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~326_AX_bus\,
	ay => \Mult0~326_AY_bus\,
	resulta => \Mult0~326_RESULTA_bus\);

-- Location: DSP_X86_Y33_N0
\Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 7,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 5,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "true",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \Mult0~mult_hlmac_AX_bus\,
	ay => \Mult0~mult_hlmac_AY_bus\,
	bx => \Mult0~mult_hlmac_BX_bus\,
	by => \Mult0~mult_hlmac_BY_bus\,
	resulta => \Mult0~mult_hlmac_RESULTA_bus\);

-- Location: LABCELL_X85_Y34_N0
\Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~125_sumout\ = SUM(( VCC ) + ( VCC ) + ( !VCC ))
-- \Add2~126\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	sumout => \Add2~125_sumout\,
	cout => \Add2~126\);

-- Location: LABCELL_X85_Y34_N3
\Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~121_sumout\ = SUM(( !\Mult0~326_resulta\ ) + ( GND ) + ( \Add2~126\ ))
-- \Add2~122\ = CARRY(( !\Mult0~326_resulta\ ) + ( GND ) + ( \Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~326_resulta\,
	cin => \Add2~126\,
	sumout => \Add2~121_sumout\,
	cout => \Add2~122\);

-- Location: LABCELL_X85_Y34_N6
\Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~117_sumout\ = SUM(( !\Mult0~327\ ) + ( GND ) + ( \Add2~122\ ))
-- \Add2~118\ = CARRY(( !\Mult0~327\ ) + ( GND ) + ( \Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~327\,
	cin => \Add2~122\,
	sumout => \Add2~117_sumout\,
	cout => \Add2~118\);

-- Location: LABCELL_X85_Y34_N9
\Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~113_sumout\ = SUM(( !\Mult0~328\ ) + ( GND ) + ( \Add2~118\ ))
-- \Add2~114\ = CARRY(( !\Mult0~328\ ) + ( GND ) + ( \Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~328\,
	cin => \Add2~118\,
	sumout => \Add2~113_sumout\,
	cout => \Add2~114\);

-- Location: LABCELL_X85_Y34_N12
\Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~109_sumout\ = SUM(( !\Mult0~329\ ) + ( GND ) + ( \Add2~114\ ))
-- \Add2~110\ = CARRY(( !\Mult0~329\ ) + ( GND ) + ( \Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~329\,
	cin => \Add2~114\,
	sumout => \Add2~109_sumout\,
	cout => \Add2~110\);

-- Location: LABCELL_X85_Y34_N15
\Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~105_sumout\ = SUM(( !\Mult0~330\ ) + ( GND ) + ( \Add2~110\ ))
-- \Add2~106\ = CARRY(( !\Mult0~330\ ) + ( GND ) + ( \Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~330\,
	cin => \Add2~110\,
	sumout => \Add2~105_sumout\,
	cout => \Add2~106\);

-- Location: LABCELL_X85_Y34_N18
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( !\Mult0~331\ ) + ( GND ) + ( \Add2~106\ ))
-- \Add2~30\ = CARRY(( !\Mult0~331\ ) + ( GND ) + ( \Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~331\,
	cin => \Add2~106\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: LABCELL_X85_Y34_N21
\Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~37_sumout\ = SUM(( !\Mult0~332\ ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~38\ = CARRY(( !\Mult0~332\ ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Mult0~332\,
	cin => \Add2~30\,
	sumout => \Add2~37_sumout\,
	cout => \Add2~38\);

-- Location: LABCELL_X85_Y34_N24
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( !\Mult0~333\ ) + ( GND ) + ( \Add2~38\ ))
-- \Add2~26\ = CARRY(( !\Mult0~333\ ) + ( GND ) + ( \Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~333\,
	cin => \Add2~38\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: LABCELL_X85_Y34_N27
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( !\Mult0~334\ ) + ( GND ) + ( \Add2~26\ ))
-- \Add2~34\ = CARRY(( !\Mult0~334\ ) + ( GND ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~334\,
	cin => \Add2~26\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: LABCELL_X85_Y34_N30
\Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~41_sumout\ = SUM(( !\Mult0~335\ ) + ( GND ) + ( \Add2~34\ ))
-- \Add2~42\ = CARRY(( !\Mult0~335\ ) + ( GND ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~335\,
	cin => \Add2~34\,
	sumout => \Add2~41_sumout\,
	cout => \Add2~42\);

-- Location: LABCELL_X85_Y34_N33
\Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~45_sumout\ = SUM(( !\Mult0~336\ ) + ( GND ) + ( \Add2~42\ ))
-- \Add2~46\ = CARRY(( !\Mult0~336\ ) + ( GND ) + ( \Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~336\,
	cin => \Add2~42\,
	sumout => \Add2~45_sumout\,
	cout => \Add2~46\);

-- Location: LABCELL_X85_Y34_N36
\Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~49_sumout\ = SUM(( !\Mult0~337\ ) + ( GND ) + ( \Add2~46\ ))
-- \Add2~50\ = CARRY(( !\Mult0~337\ ) + ( GND ) + ( \Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~337\,
	cin => \Add2~46\,
	sumout => \Add2~49_sumout\,
	cout => \Add2~50\);

-- Location: LABCELL_X85_Y34_N39
\Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~53_sumout\ = SUM(( !\Mult0~338\ ) + ( GND ) + ( \Add2~50\ ))
-- \Add2~54\ = CARRY(( !\Mult0~338\ ) + ( GND ) + ( \Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~338\,
	cin => \Add2~50\,
	sumout => \Add2~53_sumout\,
	cout => \Add2~54\);

-- Location: LABCELL_X85_Y34_N42
\Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~57_sumout\ = SUM(( !\Mult0~339\ ) + ( GND ) + ( \Add2~54\ ))
-- \Add2~58\ = CARRY(( !\Mult0~339\ ) + ( GND ) + ( \Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~339\,
	cin => \Add2~54\,
	sumout => \Add2~57_sumout\,
	cout => \Add2~58\);

-- Location: LABCELL_X85_Y34_N45
\Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~61_sumout\ = SUM(( !\Mult0~340\ ) + ( GND ) + ( \Add2~58\ ))
-- \Add2~62\ = CARRY(( !\Mult0~340\ ) + ( GND ) + ( \Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~340\,
	cin => \Add2~58\,
	sumout => \Add2~61_sumout\,
	cout => \Add2~62\);

-- Location: LABCELL_X85_Y34_N48
\Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~65_sumout\ = SUM(( !\Mult0~341\ ) + ( GND ) + ( \Add2~62\ ))
-- \Add2~66\ = CARRY(( !\Mult0~341\ ) + ( GND ) + ( \Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~341\,
	cin => \Add2~62\,
	sumout => \Add2~65_sumout\,
	cout => \Add2~66\);

-- Location: LABCELL_X85_Y34_N51
\Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~69_sumout\ = SUM(( !\Mult0~342\ ) + ( GND ) + ( \Add2~66\ ))
-- \Add2~70\ = CARRY(( !\Mult0~342\ ) + ( GND ) + ( \Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~342\,
	cin => \Add2~66\,
	sumout => \Add2~69_sumout\,
	cout => \Add2~70\);

-- Location: LABCELL_X85_Y34_N54
\Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~73_sumout\ = SUM(( !\Mult0~343\ ) + ( GND ) + ( \Add2~70\ ))
-- \Add2~74\ = CARRY(( !\Mult0~343\ ) + ( GND ) + ( \Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~343\,
	cin => \Add2~70\,
	sumout => \Add2~73_sumout\,
	cout => \Add2~74\);

-- Location: LABCELL_X85_Y34_N57
\Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~77_sumout\ = SUM(( !\Mult0~mult_hlmac_resulta\ ) + ( GND ) + ( \Add2~74\ ))
-- \Add2~78\ = CARRY(( !\Mult0~mult_hlmac_resulta\ ) + ( GND ) + ( \Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~mult_hlmac_resulta\,
	cin => \Add2~74\,
	sumout => \Add2~77_sumout\,
	cout => \Add2~78\);

-- Location: LABCELL_X85_Y33_N0
\Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~81_sumout\ = SUM(( GND ) + ( !\Mult0~659\ ) + ( \Add2~78\ ))
-- \Add2~82\ = CARRY(( GND ) + ( !\Mult0~659\ ) + ( \Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~659\,
	cin => \Add2~78\,
	sumout => \Add2~81_sumout\,
	cout => \Add2~82\);

-- Location: LABCELL_X85_Y33_N3
\Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~85_sumout\ = SUM(( !\Mult0~660\ ) + ( GND ) + ( \Add2~82\ ))
-- \Add2~86\ = CARRY(( !\Mult0~660\ ) + ( GND ) + ( \Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~660\,
	cin => \Add2~82\,
	sumout => \Add2~85_sumout\,
	cout => \Add2~86\);

-- Location: LABCELL_X85_Y33_N6
\Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~89_sumout\ = SUM(( GND ) + ( !\Mult0~661\ ) + ( \Add2~86\ ))
-- \Add2~90\ = CARRY(( GND ) + ( !\Mult0~661\ ) + ( \Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~661\,
	cin => \Add2~86\,
	sumout => \Add2~89_sumout\,
	cout => \Add2~90\);

-- Location: LABCELL_X85_Y33_N9
\Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~93_sumout\ = SUM(( !\Mult0~662\ ) + ( GND ) + ( \Add2~90\ ))
-- \Add2~94\ = CARRY(( !\Mult0~662\ ) + ( GND ) + ( \Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~662\,
	cin => \Add2~90\,
	sumout => \Add2~93_sumout\,
	cout => \Add2~94\);

-- Location: LABCELL_X85_Y33_N12
\Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~97_sumout\ = SUM(( !\Mult0~663\ ) + ( GND ) + ( \Add2~94\ ))
-- \Add2~98\ = CARRY(( !\Mult0~663\ ) + ( GND ) + ( \Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~663\,
	cin => \Add2~94\,
	sumout => \Add2~97_sumout\,
	cout => \Add2~98\);

-- Location: LABCELL_X85_Y33_N15
\Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~101_sumout\ = SUM(( !\Mult0~664\ ) + ( GND ) + ( \Add2~98\ ))
-- \Add2~102\ = CARRY(( !\Mult0~664\ ) + ( GND ) + ( \Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~664\,
	cin => \Add2~98\,
	sumout => \Add2~101_sumout\,
	cout => \Add2~102\);

-- Location: LABCELL_X85_Y33_N18
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( GND ) + ( !\Mult0~665\ ) + ( \Add2~102\ ))
-- \Add2~22\ = CARRY(( GND ) + ( !\Mult0~665\ ) + ( \Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~665\,
	cin => \Add2~102\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: LABCELL_X85_Y33_N21
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( !\Mult0~666\ ) + ( GND ) + ( \Add2~22\ ))
-- \Add2~18\ = CARRY(( !\Mult0~666\ ) + ( GND ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~666\,
	cin => \Add2~22\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: LABCELL_X85_Y33_N24
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( GND ) + ( !\Mult0~667\ ) + ( \Add2~18\ ))
-- \Add2~14\ = CARRY(( GND ) + ( !\Mult0~667\ ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~667\,
	cin => \Add2~18\,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: LABCELL_X85_Y33_N27
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( !\Mult0~668\ ) + ( GND ) + ( \Add2~14\ ))
-- \Add2~6\ = CARRY(( !\Mult0~668\ ) + ( GND ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~668\,
	cin => \Add2~14\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: LABCELL_X85_Y33_N30
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( GND ) + ( !\Mult0~669\ ) + ( \Add2~6\ ))
-- \Add2~10\ = CARRY(( GND ) + ( !\Mult0~669\ ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Mult0~669\,
	cin => \Add2~6\,
	sumout => \Add2~9_sumout\,
	cout => \Add2~10\);

-- Location: LABCELL_X85_Y33_N33
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( !\Mult0~670\ ) + ( GND ) + ( \Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Mult0~670\,
	cin => \Add2~10\,
	sumout => \Add2~1_sumout\);

-- Location: MLABCELL_X84_Y34_N30
\Add3~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~113_sumout\ = SUM(( \Add2~113_sumout\ ) + ( \Add2~121_sumout\ ) + ( !VCC ))
-- \Add3~114\ = CARRY(( \Add2~113_sumout\ ) + ( \Add2~121_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~121_sumout\,
	datad => \ALT_INV_Add2~113_sumout\,
	cin => GND,
	sumout => \Add3~113_sumout\,
	cout => \Add3~114\);

-- Location: MLABCELL_X84_Y34_N33
\Add3~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~109_sumout\ = SUM(( \Add2~117_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~114\ ))
-- \Add3~110\ = CARRY(( \Add2~117_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~109_sumout\,
	datad => \ALT_INV_Add2~117_sumout\,
	cin => \Add3~114\,
	sumout => \Add3~109_sumout\,
	cout => \Add3~110\);

-- Location: MLABCELL_X84_Y34_N36
\Add3~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~105_sumout\ = SUM(( \Add2~105_sumout\ ) + ( \Add2~113_sumout\ ) + ( \Add3~110\ ))
-- \Add3~106\ = CARRY(( \Add2~105_sumout\ ) + ( \Add2~113_sumout\ ) + ( \Add3~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~113_sumout\,
	datad => \ALT_INV_Add2~105_sumout\,
	cin => \Add3~110\,
	sumout => \Add3~105_sumout\,
	cout => \Add3~106\);

-- Location: MLABCELL_X84_Y34_N39
\Add3~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~101_sumout\ = SUM(( \Add2~29_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~106\ ))
-- \Add3~102\ = CARRY(( \Add2~29_sumout\ ) + ( \Add2~109_sumout\ ) + ( \Add3~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~29_sumout\,
	datac => \ALT_INV_Add2~109_sumout\,
	cin => \Add3~106\,
	sumout => \Add3~101_sumout\,
	cout => \Add3~102\);

-- Location: MLABCELL_X84_Y34_N42
\Add3~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~97_sumout\ = SUM(( \Add2~37_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~102\ ))
-- \Add3~98\ = CARRY(( \Add2~37_sumout\ ) + ( \Add2~105_sumout\ ) + ( \Add3~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~105_sumout\,
	datad => \ALT_INV_Add2~37_sumout\,
	cin => \Add3~102\,
	sumout => \Add3~97_sumout\,
	cout => \Add3~98\);

-- Location: MLABCELL_X84_Y34_N45
\Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~17_sumout\ = SUM(( \Add2~25_sumout\ ) + ( \Add2~29_sumout\ ) + ( \Add3~98\ ))
-- \Add3~18\ = CARRY(( \Add2~25_sumout\ ) + ( \Add2~29_sumout\ ) + ( \Add3~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~29_sumout\,
	datac => \ALT_INV_Add2~25_sumout\,
	cin => \Add3~98\,
	sumout => \Add3~17_sumout\,
	cout => \Add3~18\);

-- Location: MLABCELL_X84_Y34_N48
\Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~21_sumout\ = SUM(( \Add2~33_sumout\ ) + ( \Add2~37_sumout\ ) + ( \Add3~18\ ))
-- \Add3~22\ = CARRY(( \Add2~33_sumout\ ) + ( \Add2~37_sumout\ ) + ( \Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~37_sumout\,
	datad => \ALT_INV_Add2~33_sumout\,
	cin => \Add3~18\,
	sumout => \Add3~21_sumout\,
	cout => \Add3~22\);

-- Location: MLABCELL_X84_Y34_N51
\Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~25_sumout\ = SUM(( \Add2~41_sumout\ ) + ( \Add2~25_sumout\ ) + ( \Add3~22\ ))
-- \Add3~26\ = CARRY(( \Add2~41_sumout\ ) + ( \Add2~25_sumout\ ) + ( \Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~25_sumout\,
	datad => \ALT_INV_Add2~41_sumout\,
	cin => \Add3~22\,
	sumout => \Add3~25_sumout\,
	cout => \Add3~26\);

-- Location: MLABCELL_X84_Y34_N54
\Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~29_sumout\ = SUM(( \Add2~33_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~26\ ))
-- \Add3~30\ = CARRY(( \Add2~33_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~45_sumout\,
	datad => \ALT_INV_Add2~33_sumout\,
	cin => \Add3~26\,
	sumout => \Add3~29_sumout\,
	cout => \Add3~30\);

-- Location: MLABCELL_X84_Y34_N57
\Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~33_sumout\ = SUM(( \Add2~41_sumout\ ) + ( \Add2~49_sumout\ ) + ( \Add3~30\ ))
-- \Add3~34\ = CARRY(( \Add2~41_sumout\ ) + ( \Add2~49_sumout\ ) + ( \Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~49_sumout\,
	datad => \ALT_INV_Add2~41_sumout\,
	cin => \Add3~30\,
	sumout => \Add3~33_sumout\,
	cout => \Add3~34\);

-- Location: MLABCELL_X84_Y33_N0
\Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~37_sumout\ = SUM(( \Add2~53_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~34\ ))
-- \Add3~38\ = CARRY(( \Add2~53_sumout\ ) + ( \Add2~45_sumout\ ) + ( \Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~45_sumout\,
	datad => \ALT_INV_Add2~53_sumout\,
	cin => \Add3~34\,
	sumout => \Add3~37_sumout\,
	cout => \Add3~38\);

-- Location: MLABCELL_X84_Y33_N3
\Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~41_sumout\ = SUM(( \Add2~49_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~38\ ))
-- \Add3~42\ = CARRY(( \Add2~49_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~57_sumout\,
	datad => \ALT_INV_Add2~49_sumout\,
	cin => \Add3~38\,
	sumout => \Add3~41_sumout\,
	cout => \Add3~42\);

-- Location: MLABCELL_X84_Y33_N6
\Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~45_sumout\ = SUM(( \Add2~53_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~42\ ))
-- \Add3~46\ = CARRY(( \Add2~53_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~61_sumout\,
	datad => \ALT_INV_Add2~53_sumout\,
	cin => \Add3~42\,
	sumout => \Add3~45_sumout\,
	cout => \Add3~46\);

-- Location: MLABCELL_X84_Y33_N9
\Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~49_sumout\ = SUM(( \Add2~65_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~46\ ))
-- \Add3~50\ = CARRY(( \Add2~65_sumout\ ) + ( \Add2~57_sumout\ ) + ( \Add3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~65_sumout\,
	dataf => \ALT_INV_Add2~57_sumout\,
	cin => \Add3~46\,
	sumout => \Add3~49_sumout\,
	cout => \Add3~50\);

-- Location: MLABCELL_X84_Y33_N12
\Add3~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~53_sumout\ = SUM(( \Add2~69_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~50\ ))
-- \Add3~54\ = CARRY(( \Add2~69_sumout\ ) + ( \Add2~61_sumout\ ) + ( \Add3~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~61_sumout\,
	datad => \ALT_INV_Add2~69_sumout\,
	cin => \Add3~50\,
	sumout => \Add3~53_sumout\,
	cout => \Add3~54\);

-- Location: MLABCELL_X84_Y33_N15
\Add3~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~57_sumout\ = SUM(( \Add2~73_sumout\ ) + ( \Add2~65_sumout\ ) + ( \Add3~54\ ))
-- \Add3~58\ = CARRY(( \Add2~73_sumout\ ) + ( \Add2~65_sumout\ ) + ( \Add3~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~65_sumout\,
	datad => \ALT_INV_Add2~73_sumout\,
	cin => \Add3~54\,
	sumout => \Add3~57_sumout\,
	cout => \Add3~58\);

-- Location: MLABCELL_X84_Y33_N18
\Add3~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~61_sumout\ = SUM(( \Add2~69_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~58\ ))
-- \Add3~62\ = CARRY(( \Add2~69_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Add2~69_sumout\,
	cin => \Add3~58\,
	sumout => \Add3~61_sumout\,
	cout => \Add3~62\);

-- Location: MLABCELL_X84_Y33_N21
\Add3~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~65_sumout\ = SUM(( \Add2~81_sumout\ ) + ( \Add2~73_sumout\ ) + ( \Add3~62\ ))
-- \Add3~66\ = CARRY(( \Add2~81_sumout\ ) + ( \Add2~73_sumout\ ) + ( \Add3~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add2~73_sumout\,
	datad => \ALT_INV_Add2~81_sumout\,
	cin => \Add3~62\,
	sumout => \Add3~65_sumout\,
	cout => \Add3~66\);

-- Location: MLABCELL_X84_Y33_N24
\Add3~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~69_sumout\ = SUM(( \Add2~85_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~66\ ))
-- \Add3~70\ = CARRY(( \Add2~85_sumout\ ) + ( \Add2~77_sumout\ ) + ( \Add3~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~77_sumout\,
	datad => \ALT_INV_Add2~85_sumout\,
	cin => \Add3~66\,
	sumout => \Add3~69_sumout\,
	cout => \Add3~70\);

-- Location: MLABCELL_X84_Y33_N27
\Add3~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~73_sumout\ = SUM(( \Add2~89_sumout\ ) + ( \Add2~81_sumout\ ) + ( \Add3~70\ ))
-- \Add3~74\ = CARRY(( \Add2~89_sumout\ ) + ( \Add2~81_sumout\ ) + ( \Add3~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~81_sumout\,
	datad => \ALT_INV_Add2~89_sumout\,
	cin => \Add3~70\,
	sumout => \Add3~73_sumout\,
	cout => \Add3~74\);

-- Location: MLABCELL_X84_Y33_N30
\Add3~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~77_sumout\ = SUM(( \Add2~93_sumout\ ) + ( \Add2~85_sumout\ ) + ( \Add3~74\ ))
-- \Add3~78\ = CARRY(( \Add2~93_sumout\ ) + ( \Add2~85_sumout\ ) + ( \Add3~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~85_sumout\,
	datad => \ALT_INV_Add2~93_sumout\,
	cin => \Add3~74\,
	sumout => \Add3~77_sumout\,
	cout => \Add3~78\);

-- Location: MLABCELL_X84_Y33_N33
\Add3~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~81_sumout\ = SUM(( \Add2~89_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~78\ ))
-- \Add3~82\ = CARRY(( \Add2~89_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~97_sumout\,
	datad => \ALT_INV_Add2~89_sumout\,
	cin => \Add3~78\,
	sumout => \Add3~81_sumout\,
	cout => \Add3~82\);

-- Location: MLABCELL_X84_Y33_N36
\Add3~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~85_sumout\ = SUM(( \Add2~101_sumout\ ) + ( \Add2~93_sumout\ ) + ( \Add3~82\ ))
-- \Add3~86\ = CARRY(( \Add2~101_sumout\ ) + ( \Add2~93_sumout\ ) + ( \Add3~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~93_sumout\,
	datad => \ALT_INV_Add2~101_sumout\,
	cin => \Add3~82\,
	sumout => \Add3~85_sumout\,
	cout => \Add3~86\);

-- Location: MLABCELL_X84_Y33_N39
\Add3~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~89_sumout\ = SUM(( \Add2~21_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~86\ ))
-- \Add3~90\ = CARRY(( \Add2~21_sumout\ ) + ( \Add2~97_sumout\ ) + ( \Add3~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~97_sumout\,
	datac => \ALT_INV_Add2~21_sumout\,
	cin => \Add3~86\,
	sumout => \Add3~89_sumout\,
	cout => \Add3~90\);

-- Location: MLABCELL_X84_Y33_N42
\Add3~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~93_sumout\ = SUM(( \Add2~17_sumout\ ) + ( \Add2~101_sumout\ ) + ( \Add3~90\ ))
-- \Add3~94\ = CARRY(( \Add2~17_sumout\ ) + ( \Add2~101_sumout\ ) + ( \Add3~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~101_sumout\,
	datad => \ALT_INV_Add2~17_sumout\,
	cin => \Add3~90\,
	sumout => \Add3~93_sumout\,
	cout => \Add3~94\);

-- Location: MLABCELL_X84_Y33_N45
\Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~13_sumout\ = SUM(( \Add2~13_sumout\ ) + ( \Add2~21_sumout\ ) + ( \Add3~94\ ))
-- \Add3~14\ = CARRY(( \Add2~13_sumout\ ) + ( \Add2~21_sumout\ ) + ( \Add3~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add2~21_sumout\,
	datac => \ALT_INV_Add2~13_sumout\,
	cin => \Add3~94\,
	sumout => \Add3~13_sumout\,
	cout => \Add3~14\);

-- Location: MLABCELL_X84_Y33_N48
\Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~9_sumout\ = SUM(( \Add2~5_sumout\ ) + ( \Add2~17_sumout\ ) + ( \Add3~14\ ))
-- \Add3~10\ = CARRY(( \Add2~5_sumout\ ) + ( \Add2~17_sumout\ ) + ( \Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~17_sumout\,
	datad => \ALT_INV_Add2~5_sumout\,
	cin => \Add3~14\,
	sumout => \Add3~9_sumout\,
	cout => \Add3~10\);

-- Location: MLABCELL_X84_Y33_N51
\Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~5_sumout\ = SUM(( \Add2~9_sumout\ ) + ( \Add2~13_sumout\ ) + ( \Add3~10\ ))
-- \Add3~6\ = CARRY(( \Add2~9_sumout\ ) + ( \Add2~13_sumout\ ) + ( \Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~13_sumout\,
	datad => \ALT_INV_Add2~9_sumout\,
	cin => \Add3~10\,
	sumout => \Add3~5_sumout\,
	cout => \Add3~6\);

-- Location: MLABCELL_X84_Y33_N54
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_sumout\ = SUM(( \Add2~5_sumout\ ) + ( \Add2~1_sumout\ ) + ( \Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add2~1_sumout\,
	datad => \ALT_INV_Add2~5_sumout\,
	cin => \Add3~6\,
	sumout => \Add3~1_sumout\);

-- Location: LABCELL_X83_Y34_N0
\Div1|auto_generated|divider|my_abs_num|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ = SUM(( \Add3~1_sumout\ ) + ( !\Add3~1_sumout\ $ (!\Add2~125_sumout\) ) + ( !VCC ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~126\ = CARRY(( \Add3~1_sumout\ ) + ( !\Add3~1_sumout\ $ (!\Add2~125_sumout\) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	dataf => \ALT_INV_Add2~125_sumout\,
	cin => GND,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~126\);

-- Location: LABCELL_X83_Y34_N3
\Div1|auto_generated|divider|my_abs_num|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add2~121_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~126\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~122\ = CARRY(( !\Add3~1_sumout\ $ (!\Add2~121_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add2~121_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~126\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~122\);

-- Location: LABCELL_X83_Y34_N6
\Div1|auto_generated|divider|my_abs_num|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add2~117_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~122\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~118\ = CARRY(( !\Add3~1_sumout\ $ (!\Add2~117_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add2~117_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~122\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~118\);

-- Location: LABCELL_X83_Y34_N9
\Div1|auto_generated|divider|my_abs_num|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ = SUM(( !\Add3~113_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~118\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~114\ = CARRY(( !\Add3~113_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~113_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~118\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~114\);

-- Location: LABCELL_X83_Y34_N12
\Div1|auto_generated|divider|my_abs_num|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~109_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~114\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~110\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~109_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~109_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~114\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~110\);

-- Location: LABCELL_X83_Y34_N15
\Div1|auto_generated|divider|my_abs_num|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~105_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~110\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~106\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~105_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~105_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~110\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~106\);

-- Location: LABCELL_X83_Y34_N18
\Div1|auto_generated|divider|my_abs_num|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~101_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~106\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~86\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~101_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~101_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~106\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~86\);

-- Location: LABCELL_X83_Y34_N21
\Div1|auto_generated|divider|my_abs_num|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~97_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~86\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~82\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~97_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~97_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~86\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~82\);

-- Location: LABCELL_X83_Y34_N24
\Div1|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\Add3~17_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~82\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\Add3~17_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~17_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~82\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X83_Y34_N27
\Div1|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~21_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~21_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~21_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X83_Y34_N30
\Div1|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\Add3~25_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\Add3~25_sumout\ $ (!\Add3~1_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~25_sumout\,
	datac => \ALT_INV_Add3~1_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X83_Y34_N33
\Div1|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~29_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~29_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~29_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X83_Y34_N36
\Div1|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~33_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~33_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~33_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X83_Y34_N39
\Div1|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~37_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~37_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~37_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X83_Y34_N42
\Div1|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~41_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~41_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~41_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X83_Y34_N45
\Div1|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~45_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~45_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~45_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X83_Y34_N48
\Div1|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~49_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~49_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~49_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X83_Y34_N51
\Div1|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~53_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~53_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~53_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X83_Y34_N54
\Div1|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~57_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~42\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~57_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~57_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~42\);

-- Location: LABCELL_X83_Y34_N57
\Div1|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~61_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~42\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~61_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~61_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~42\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X83_Y33_N0
\Div1|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~65_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~65_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~65_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X83_Y33_N3
\Div1|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~69_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~69_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~69_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X83_Y33_N6
\Div1|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~73_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~73_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~73_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X83_Y33_N9
\Div1|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~77_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~77_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~77_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X83_Y33_N12
\Div1|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~81_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~81_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~81_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X83_Y33_N15
\Div1|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~85_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~85_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~85_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X83_Y33_N18
\Div1|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~89_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~89_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~89_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X83_Y33_N21
\Div1|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~93_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~93_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~93_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X83_Y33_N24
\Div1|auto_generated|divider|my_abs_num|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~13_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~90\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~13_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~13_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~90\);

-- Location: LABCELL_X83_Y33_N27
\Div1|auto_generated|divider|my_abs_num|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~9_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~90\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~94\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~9_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \ALT_INV_Add3~9_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~90\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~94\);

-- Location: LABCELL_X83_Y33_N30
\Div1|auto_generated|divider|my_abs_num|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ = SUM(( !\Add3~1_sumout\ $ (!\Add3~5_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~94\ ))
-- \Div1|auto_generated|divider|my_abs_num|op_1~98\ = CARRY(( !\Add3~1_sumout\ $ (!\Add3~5_sumout\) ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_Add3~5_sumout\,
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~94\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\,
	cout => \Div1|auto_generated|divider|my_abs_num|op_1~98\);

-- Location: LABCELL_X83_Y33_N33
\Div1|auto_generated|divider|my_abs_num|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ = SUM(( GND ) + ( GND ) + ( \Div1|auto_generated|divider|my_abs_num|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|my_abs_num|op_1~98\,
	sumout => \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\);

-- Location: MLABCELL_X82_Y32_N0
\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3\);

-- Location: MLABCELL_X82_Y32_N3
\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3\ ) + ( \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\);

-- Location: MLABCELL_X84_Y32_N27
\Div1|auto_generated|divider|divider|StageOut[0]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[0]~268_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ & ( (!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\) # 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\) ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\ & ( (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & 
-- \Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\,
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[0]~268_combout\);

-- Location: MLABCELL_X84_Y32_N0
\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\);

-- Location: MLABCELL_X84_Y32_N3
\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (!\Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ ))
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (!\Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\ ))
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ = SHARE((!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & ((\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout\ & (\Div1|auto_generated|divider|my_abs_num|op_1~101_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111100111100000000000000001111110000110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[1]~5_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~101_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_0_result_int[0]~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~6\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~7\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~10\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~11\);

-- Location: MLABCELL_X84_Y32_N6
\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~11\ ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~10\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~11\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\);

-- Location: MLABCELL_X84_Y32_N12
\Div1|auto_generated|divider|divider|StageOut[10]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[10]~269_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[0]~268_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[10]~269_combout\);

-- Location: MLABCELL_X84_Y32_N21
\Div1|auto_generated|divider|divider|StageOut[10]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[10]~267_combout\ = ( !\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[10]~267_combout\);

-- Location: MLABCELL_X84_Y32_N30
\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) + ( !VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ = SHARE(VCC)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\);

-- Location: MLABCELL_X84_Y32_N33
\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\ ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ = SHARE((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111111001100000000000000001111110000001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~6\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~7\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\);

-- Location: MLABCELL_X84_Y32_N36
\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div1|auto_generated|divider|divider|StageOut[0]~268_combout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (!\Div1|auto_generated|divider|divider|StageOut[0]~268_combout\)) ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\ ) + ( 
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\ ))
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ = SHARE((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ((\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~9_sumout\))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & (\Div1|auto_generated|divider|divider|StageOut[0]~268_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010100000000000000001111000010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[0]~268_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[1]~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~10\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~11\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~14\,
	shareout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~15\);

-- Location: MLABCELL_X84_Y32_N39
\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~15\ ) + ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~14\,
	sharein => \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~15\,
	sumout => \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\);

-- Location: LABCELL_X83_Y32_N0
\Div1|auto_generated|divider|divider|StageOut[20]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~270_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[10]~267_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[10]~269_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~270_combout\);

-- Location: MLABCELL_X84_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[9]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[9]~257_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~97_sumout\ ) ) # ( 
-- !\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout\ & ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[0]~5_sumout\,
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~97_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_1_result_int[2]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[9]~257_combout\);

-- Location: MLABCELL_X84_Y32_N42
\Div1|auto_generated|divider|divider|op_24~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_24~22_cout\);

-- Location: MLABCELL_X84_Y32_N45
\Div1|auto_generated|divider|divider|op_24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~22_cout\ ))
-- \Div1|auto_generated|divider|divider|op_24~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_24~22_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_24~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~6\);

-- Location: MLABCELL_X84_Y32_N48
\Div1|auto_generated|divider|divider|op_24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\)) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~6\ ))
-- \Div1|auto_generated|divider|divider|op_24~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\)) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_24~6\,
	sumout => \Div1|auto_generated|divider|divider|op_24~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~10\);

-- Location: MLABCELL_X84_Y32_N51
\Div1|auto_generated|divider|divider|op_24~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[9]~257_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~10\ ))
-- \Div1|auto_generated|divider|divider|op_24~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (\Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\)) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[9]~257_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_24~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\,
	cin => \Div1|auto_generated|divider|divider|op_24~10\,
	sumout => \Div1|auto_generated|divider|divider|op_24~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~14\);

-- Location: MLABCELL_X84_Y32_N54
\Div1|auto_generated|divider|divider|op_24~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[10]~269_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[10]~267_combout\))) ) + ( VCC ) + ( 
-- \Div1|auto_generated|divider|divider|op_24~14\ ))
-- \Div1|auto_generated|divider|divider|op_24~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~13_sumout\)))) # 
-- (\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & (((\Div1|auto_generated|divider|divider|StageOut[10]~269_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[10]~267_combout\))) ) + ( VCC ) + ( 
-- \Div1|auto_generated|divider|divider|op_24~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~267_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[2]~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[10]~269_combout\,
	cin => \Div1|auto_generated|divider|divider|op_24~14\,
	sumout => \Div1|auto_generated|divider|divider|op_24~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_24~18\);

-- Location: MLABCELL_X84_Y32_N57
\Div1|auto_generated|divider|divider|op_24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_24~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_24~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_24~18\,
	sumout => \Div1|auto_generated|divider|divider|op_24~1_sumout\);

-- Location: MLABCELL_X84_Y32_N24
\Div1|auto_generated|divider|divider|StageOut[19]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[19]~258_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[9]~257_combout\ ) ) # ( 
-- !\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[9]~257_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[1]~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[19]~258_combout\);

-- Location: LABCELL_X83_Y33_N54
\Div1|auto_generated|divider|divider|StageOut[18]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\ = ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~93_sumout\ ) ) # ( 
-- !\Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout\ & ( \Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[0]~5_sumout\,
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~93_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_add_sub_2_result_int[3]~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\);

-- Location: LABCELL_X83_Y32_N36
\Div1|auto_generated|divider|divider|op_27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_27~14_cout\);

-- Location: LABCELL_X83_Y32_N39
\Div1|auto_generated|divider|divider|op_27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14_cout\ ))
-- \Div1|auto_generated|divider|divider|op_27~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~14_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_27~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~6\);

-- Location: LABCELL_X83_Y32_N42
\Div1|auto_generated|divider|divider|op_27~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~17_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & (\Div1|auto_generated|divider|divider|op_24~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_27~6\ ))
-- \Div1|auto_generated|divider|divider|op_27~18\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & (\Div1|auto_generated|divider|divider|op_24~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_27~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	dataf => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~6\,
	sumout => \Div1|auto_generated|divider|divider|op_27~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~18\);

-- Location: LABCELL_X83_Y32_N45
\Div1|auto_generated|divider|divider|op_27~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & (\Div1|auto_generated|divider|divider|op_24~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[18]~248_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~18\ ))
-- \Div1|auto_generated|divider|divider|op_27~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & (\Div1|auto_generated|divider|divider|op_24~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[18]~248_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\,
	cin => \Div1|auto_generated|divider|divider|op_27~18\,
	sumout => \Div1|auto_generated|divider|divider|op_27~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~22\);

-- Location: LABCELL_X83_Y32_N48
\Div1|auto_generated|divider|divider|op_27~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[19]~258_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~22\ ))
-- \Div1|auto_generated|divider|divider|op_27~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[19]~258_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~22\,
	sumout => \Div1|auto_generated|divider|divider|op_27~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~26\);

-- Location: LABCELL_X83_Y32_N51
\Div1|auto_generated|divider|divider|op_27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[20]~270_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~26\ ))
-- \Div1|auto_generated|divider|divider|op_27~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_24~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_24~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[20]~270_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_27~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_27~26\,
	sumout => \Div1|auto_generated|divider|divider|op_27~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_27~10\);

-- Location: LABCELL_X83_Y32_N33
\Div1|auto_generated|divider|divider|StageOut[30]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~266_combout\ = ( !\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_24~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~266_combout\);

-- Location: LABCELL_X83_Y32_N54
\Div1|auto_generated|divider|divider|op_27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_27~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_27~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_27~10\,
	sumout => \Div1|auto_generated|divider|divider|op_27~1_sumout\);

-- Location: LABCELL_X83_Y32_N3
\Div1|auto_generated|divider|divider|StageOut[30]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~271_combout\ = ( \Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[20]~270_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[20]~270_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~271_combout\);

-- Location: MLABCELL_X84_Y32_N15
\Div1|auto_generated|divider|divider|StageOut[29]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~259_combout\ = ( \Div1|auto_generated|divider|divider|op_24~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_24~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[19]~258_combout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|op_24~13_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[19]~258_combout\ & \Div1|auto_generated|divider|divider|op_24~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[19]~258_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_24~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~259_combout\);

-- Location: LABCELL_X83_Y33_N45
\Div1|auto_generated|divider|divider|StageOut[28]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~249_combout\ = ( \Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_24~9_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\ ) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_24~9_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( !\Div1|auto_generated|divider|divider|op_24~9_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|StageOut[18]~248_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[18]~248_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_24~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~249_combout\);

-- Location: MLABCELL_X82_Y32_N54
\Div1|auto_generated|divider|divider|StageOut[27]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~239_combout\ = ( \Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~89_sumout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_24~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_24~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~89_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_24~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_24~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~239_combout\);

-- Location: LABCELL_X83_Y32_N6
\Div1|auto_generated|divider|divider|op_28~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_28~18_cout\);

-- Location: LABCELL_X83_Y32_N9
\Div1|auto_generated|divider|divider|op_28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18_cout\ ))
-- \Div1|auto_generated|divider|divider|op_28~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_28~18_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_28~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~6\);

-- Location: LABCELL_X83_Y32_N12
\Div1|auto_generated|divider|divider|op_28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~9_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_28~6\ ))
-- \Div1|auto_generated|divider|divider|op_28~10\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_28~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	dataf => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_28~6\,
	sumout => \Div1|auto_generated|divider|divider|op_28~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~10\);

-- Location: LABCELL_X83_Y32_N15
\Div1|auto_generated|divider|divider|op_28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[27]~239_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~10\ ))
-- \Div1|auto_generated|divider|divider|op_28~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[27]~239_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~10\,
	sumout => \Div1|auto_generated|divider|divider|op_28~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~22\);

-- Location: LABCELL_X83_Y32_N18
\Div1|auto_generated|divider|divider|op_28~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[28]~249_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~22\ ))
-- \Div1|auto_generated|divider|divider|op_28~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[28]~249_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_28~22\,
	sumout => \Div1|auto_generated|divider|divider|op_28~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~26\);

-- Location: LABCELL_X83_Y32_N21
\Div1|auto_generated|divider|divider|op_28~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[29]~259_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~26\ ))
-- \Div1|auto_generated|divider|divider|op_28~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_27~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[29]~259_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_28~26\,
	sumout => \Div1|auto_generated|divider|divider|op_28~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~30\);

-- Location: LABCELL_X83_Y32_N24
\Div1|auto_generated|divider|divider|op_28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[30]~271_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~266_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~30\ ))
-- \Div1|auto_generated|divider|divider|op_28~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_27~1_sumout\ & (\Div1|auto_generated|divider|divider|op_27~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[30]~271_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~266_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_28~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\,
	cin => \Div1|auto_generated|divider|divider|op_28~30\,
	sumout => \Div1|auto_generated|divider|divider|op_28~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_28~14\);

-- Location: LABCELL_X83_Y32_N27
\Div1|auto_generated|divider|divider|op_28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_28~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_28~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_28~14\,
	sumout => \Div1|auto_generated|divider|divider|op_28~1_sumout\);

-- Location: LABCELL_X83_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[40]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~272_combout\ = ( \Div1|auto_generated|divider|divider|op_27~9_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_27~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~271_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[30]~266_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_27~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[30]~271_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[30]~266_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~266_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[30]~271_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~272_combout\);

-- Location: LABCELL_X83_Y33_N39
\Div1|auto_generated|divider|divider|StageOut[39]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~260_combout\ = ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[29]~259_combout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_27~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[29]~259_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~260_combout\);

-- Location: LABCELL_X83_Y33_N57
\Div1|auto_generated|divider|divider|StageOut[38]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~250_combout\ = ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[28]~249_combout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_27~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[28]~249_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~250_combout\);

-- Location: MLABCELL_X82_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[37]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~240_combout\ = ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[27]~239_combout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_27~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[27]~239_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_27~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~240_combout\);

-- Location: MLABCELL_X82_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[36]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~212_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ & ( \Div1|auto_generated|divider|divider|op_27~1_sumout\ ) ) # ( \Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_27~5_sumout\ ) ) ) # ( !\Div1|auto_generated|divider|my_abs_num|op_1~77_sumout\ & ( !\Div1|auto_generated|divider|divider|op_27~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_27~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_27~5_sumout\,
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_27~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~212_combout\);

-- Location: MLABCELL_X82_Y31_N30
\Div1|auto_generated|divider|divider|op_29~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_29~22_cout\);

-- Location: MLABCELL_X82_Y31_N33
\Div1|auto_generated|divider|divider|op_29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22_cout\ ))
-- \Div1|auto_generated|divider|divider|op_29~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~22_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_29~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~6\);

-- Location: MLABCELL_X82_Y31_N36
\Div1|auto_generated|divider|divider|op_29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~9_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & (\Div1|auto_generated|divider|divider|op_28~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_29~6\ ))
-- \Div1|auto_generated|divider|divider|op_29~10\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & (\Div1|auto_generated|divider|divider|op_28~5_sumout\)) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\))) ) + ( \Div1|auto_generated|divider|divider|op_29~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	dataf => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~6\,
	sumout => \Div1|auto_generated|divider|divider|op_29~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~10\);

-- Location: MLABCELL_X82_Y31_N39
\Div1|auto_generated|divider|divider|op_29~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & (\Div1|auto_generated|divider|divider|op_28~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[36]~212_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~10\ ))
-- \Div1|auto_generated|divider|divider|op_29~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & (\Div1|auto_generated|divider|divider|op_28~9_sumout\)) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[36]~212_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\,
	cin => \Div1|auto_generated|divider|divider|op_29~10\,
	sumout => \Div1|auto_generated|divider|divider|op_29~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~14\);

-- Location: MLABCELL_X82_Y31_N42
\Div1|auto_generated|divider|divider|op_29~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~240_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~14\ ))
-- \Div1|auto_generated|divider|divider|op_29~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~240_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~14\,
	sumout => \Div1|auto_generated|divider|divider|op_29~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~26\);

-- Location: MLABCELL_X82_Y31_N45
\Div1|auto_generated|divider|divider|op_29~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~250_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~26\ ))
-- \Div1|auto_generated|divider|divider|op_29~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~250_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~26\,
	sumout => \Div1|auto_generated|divider|divider|op_29~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~30\);

-- Location: MLABCELL_X82_Y31_N48
\Div1|auto_generated|divider|divider|op_29~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[39]~260_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~30\ ))
-- \Div1|auto_generated|divider|divider|op_29~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[39]~260_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~30\,
	sumout => \Div1|auto_generated|divider|divider|op_29~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~34\);

-- Location: MLABCELL_X82_Y31_N51
\Div1|auto_generated|divider|divider|op_29~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[40]~272_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~34\ ))
-- \Div1|auto_generated|divider|divider|op_29~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_28~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[40]~272_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_29~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_29~34\,
	sumout => \Div1|auto_generated|divider|divider|op_29~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_29~18\);

-- Location: MLABCELL_X82_Y31_N54
\Div1|auto_generated|divider|divider|op_29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_29~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_29~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_29~18\,
	sumout => \Div1|auto_generated|divider|divider|op_29~1_sumout\);

-- Location: MLABCELL_X82_Y33_N21
\Div1|auto_generated|divider|divider|StageOut[49]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~256_combout\ = ( !\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_28~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~256_combout\);

-- Location: LABCELL_X83_Y33_N36
\Div1|auto_generated|divider|divider|StageOut[49]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~261_combout\ = ( \Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[39]~260_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[39]~260_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~261_combout\);

-- Location: LABCELL_X83_Y33_N48
\Div1|auto_generated|divider|divider|StageOut[48]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~251_combout\ = ( \Div1|auto_generated|divider|divider|op_28~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_28~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[38]~250_combout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|op_28~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_28~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[38]~250_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[38]~250_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~251_combout\);

-- Location: MLABCELL_X82_Y32_N9
\Div1|auto_generated|divider|divider|StageOut[47]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~238_combout\ = ( !\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_28~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~238_combout\);

-- Location: MLABCELL_X82_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[47]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[47]~241_combout\ = ( \Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[37]~240_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[37]~240_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[47]~241_combout\);

-- Location: MLABCELL_X82_Y32_N45
\Div1|auto_generated|divider|divider|StageOut[46]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~213_combout\ = ( \Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[36]~212_combout\ ) ) # ( !\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( 
-- \Div1|auto_generated|divider|divider|op_28~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_28~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[36]~212_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~213_combout\);

-- Location: MLABCELL_X82_Y32_N33
\Div1|auto_generated|divider|divider|StageOut[45]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~201_combout\ = ( !\Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_28~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~201_combout\);

-- Location: MLABCELL_X82_Y32_N48
\Div1|auto_generated|divider|divider|StageOut[45]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~202_combout\ = ( \Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~202_combout\);

-- Location: MLABCELL_X82_Y31_N0
\Div1|auto_generated|divider|divider|op_30~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_30~26_cout\);

-- Location: MLABCELL_X82_Y31_N3
\Div1|auto_generated|divider|divider|op_30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26_cout\ ))
-- \Div1|auto_generated|divider|divider|op_30~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_30~26_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_30~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~6\);

-- Location: MLABCELL_X82_Y31_N6
\Div1|auto_generated|divider|divider|op_30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~9_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_30~6\ ))
-- \Div1|auto_generated|divider|divider|op_30~10\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_30~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_30~6\,
	sumout => \Div1|auto_generated|divider|divider|op_30~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~10\);

-- Location: MLABCELL_X82_Y31_N9
\Div1|auto_generated|divider|divider|op_30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[45]~202_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[45]~201_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10\ ))
-- \Div1|auto_generated|divider|divider|op_30~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[45]~202_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[45]~201_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~10\,
	sumout => \Div1|auto_generated|divider|divider|op_30~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~14\);

-- Location: MLABCELL_X82_Y31_N12
\Div1|auto_generated|divider|divider|op_30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[46]~213_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~14\ ))
-- \Div1|auto_generated|divider|divider|op_30~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[46]~213_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_30~14\,
	sumout => \Div1|auto_generated|divider|divider|op_30~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~18\);

-- Location: MLABCELL_X82_Y31_N15
\Div1|auto_generated|divider|divider|op_30~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[47]~241_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[47]~238_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~18\ ))
-- \Div1|auto_generated|divider|divider|op_30~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[47]~241_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[47]~238_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~18\,
	sumout => \Div1|auto_generated|divider|divider|op_30~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~30\);

-- Location: MLABCELL_X82_Y31_N18
\Div1|auto_generated|divider|divider|op_30~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[48]~251_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~30\ ))
-- \Div1|auto_generated|divider|divider|op_30~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[48]~251_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_30~30\,
	sumout => \Div1|auto_generated|divider|divider|op_30~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~34\);

-- Location: MLABCELL_X82_Y31_N21
\Div1|auto_generated|divider|divider|op_30~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[49]~261_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[49]~256_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~34\ ))
-- \Div1|auto_generated|divider|divider|op_30~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_29~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[49]~261_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[49]~256_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~34\,
	sumout => \Div1|auto_generated|divider|divider|op_30~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~38\);

-- Location: LABCELL_X83_Y31_N9
\Div1|auto_generated|divider|divider|StageOut[50]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~265_combout\ = ( \Div1|auto_generated|divider|divider|op_28~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_28~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~265_combout\);

-- Location: MLABCELL_X82_Y32_N24
\Div1|auto_generated|divider|divider|StageOut[50]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~273_combout\ = ( \Div1|auto_generated|divider|divider|op_28~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[40]~272_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[40]~272_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_28~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~273_combout\);

-- Location: MLABCELL_X82_Y31_N24
\Div1|auto_generated|divider|divider|op_30~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|op_29~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[50]~273_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~265_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~38\ ))
-- \Div1|auto_generated|divider|divider|op_30~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & (\Div1|auto_generated|divider|divider|op_29~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[50]~273_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~265_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_30~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\,
	cin => \Div1|auto_generated|divider|divider|op_30~38\,
	sumout => \Div1|auto_generated|divider|divider|op_30~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_30~22\);

-- Location: MLABCELL_X82_Y31_N27
\Div1|auto_generated|divider|divider|op_30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_30~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_30~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_30~22\,
	sumout => \Div1|auto_generated|divider|divider|op_30~1_sumout\);

-- Location: MLABCELL_X84_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[69]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~255_combout\ = ( !\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_30~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~255_combout\);

-- Location: LABCELL_X83_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[60]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~264_combout\ = ( \Div1|auto_generated|divider|divider|op_29~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~264_combout\);

-- Location: LABCELL_X83_Y31_N54
\Div1|auto_generated|divider|divider|StageOut[60]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~274_combout\ = ( \Div1|auto_generated|divider|divider|op_29~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[50]~273_combout\) # (\Div1|auto_generated|divider|divider|StageOut[50]~265_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~265_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[50]~273_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~274_combout\);

-- Location: LABCELL_X83_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[59]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[59]~262_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[49]~261_combout\ & ( (\Div1|auto_generated|divider|divider|op_29~33_sumout\) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[49]~261_combout\ & ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_29~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[49]~256_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~256_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[49]~261_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[59]~262_combout\);

-- Location: LABCELL_X83_Y31_N15
\Div1|auto_generated|divider|divider|StageOut[58]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~247_combout\ = ( \Div1|auto_generated|divider|divider|op_29~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~247_combout\);

-- Location: LABCELL_X83_Y33_N51
\Div1|auto_generated|divider|divider|StageOut[58]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~252_combout\ = ( \Div1|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[48]~251_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[48]~251_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~252_combout\);

-- Location: LABCELL_X83_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[57]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~242_combout\ = ( \Div1|auto_generated|divider|divider|op_29~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_29~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[47]~241_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[47]~238_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_29~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[47]~241_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[47]~238_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~238_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[47]~241_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~242_combout\);

-- Location: MLABCELL_X82_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[56]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~211_combout\ = ( \Div1|auto_generated|divider|divider|op_29~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~211_combout\);

-- Location: MLABCELL_X82_Y32_N12
\Div1|auto_generated|divider|divider|StageOut[56]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~214_combout\ = ( \Div1|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[46]~213_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[46]~213_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~214_combout\);

-- Location: MLABCELL_X82_Y32_N15
\Div1|auto_generated|divider|divider|StageOut[55]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~203_combout\ = ( \Div1|auto_generated|divider|divider|op_29~9_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_29~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[45]~202_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[45]~201_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_29~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[45]~202_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[45]~201_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~201_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[45]~202_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~203_combout\);

-- Location: LABCELL_X85_Y31_N36
\Div1|auto_generated|divider|divider|StageOut[54]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~190_combout\ = ( !\Div1|auto_generated|divider|divider|op_29~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_29~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_29~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~190_combout\);

-- Location: MLABCELL_X82_Y33_N45
\Div1|auto_generated|divider|divider|StageOut[54]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~191_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~69_sumout\ & ( \Div1|auto_generated|divider|divider|op_29~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_29~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~191_combout\);

-- Location: LABCELL_X83_Y31_N18
\Div1|auto_generated|divider|divider|op_31~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_31~30_cout\);

-- Location: LABCELL_X83_Y31_N21
\Div1|auto_generated|divider|divider|op_31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~30_cout\ ))
-- \Div1|auto_generated|divider|divider|op_31~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~30_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_31~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~6\);

-- Location: LABCELL_X83_Y31_N24
\Div1|auto_generated|divider|divider|op_31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~9_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_31~6\ ))
-- \Div1|auto_generated|divider|divider|op_31~10\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_31~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~6\,
	sumout => \Div1|auto_generated|divider|divider|op_31~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~10\);

-- Location: LABCELL_X83_Y31_N27
\Div1|auto_generated|divider|divider|op_31~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[54]~191_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[54]~190_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~10\ ))
-- \Div1|auto_generated|divider|divider|op_31~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[54]~191_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[54]~190_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~10\,
	sumout => \Div1|auto_generated|divider|divider|op_31~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~14\);

-- Location: LABCELL_X83_Y31_N30
\Div1|auto_generated|divider|divider|op_31~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~17_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[55]~203_combout\)) ) + ( \Div1|auto_generated|divider|divider|op_31~14\ ))
-- \Div1|auto_generated|divider|divider|op_31~18\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[55]~203_combout\)) ) + ( \Div1|auto_generated|divider|divider|op_31~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~14\,
	sumout => \Div1|auto_generated|divider|divider|op_31~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~18\);

-- Location: LABCELL_X83_Y31_N33
\Div1|auto_generated|divider|divider|op_31~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[56]~214_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[56]~211_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~18\ ))
-- \Div1|auto_generated|divider|divider|op_31~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[56]~214_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[56]~211_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~18\,
	sumout => \Div1|auto_generated|divider|divider|op_31~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~22\);

-- Location: LABCELL_X83_Y31_N36
\Div1|auto_generated|divider|divider|op_31~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~242_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~22\ ))
-- \Div1|auto_generated|divider|divider|op_31~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~242_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~22\,
	sumout => \Div1|auto_generated|divider|divider|op_31~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~34\);

-- Location: LABCELL_X83_Y31_N39
\Div1|auto_generated|divider|divider|op_31~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[58]~252_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[58]~247_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~34\ ))
-- \Div1|auto_generated|divider|divider|op_31~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[58]~252_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[58]~247_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~34\,
	sumout => \Div1|auto_generated|divider|divider|op_31~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~38\);

-- Location: LABCELL_X83_Y31_N42
\Div1|auto_generated|divider|divider|op_31~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[59]~262_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~38\ ))
-- \Div1|auto_generated|divider|divider|op_31~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_30~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[59]~262_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_31~38\,
	sumout => \Div1|auto_generated|divider|divider|op_31~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_31~42\);

-- Location: LABCELL_X83_Y31_N45
\Div1|auto_generated|divider|divider|op_31~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~26_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_30~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[60]~274_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[60]~264_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_31~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~264_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_30~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[60]~274_combout\,
	cin => \Div1|auto_generated|divider|divider|op_31~42\,
	cout => \Div1|auto_generated|divider|divider|op_31~26_cout\);

-- Location: LABCELL_X83_Y31_N48
\Div1|auto_generated|divider|divider|op_31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_31~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_31~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_31~26_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_31~1_sumout\);

-- Location: MLABCELL_X84_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[69]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[69]~263_combout\ = ( \Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[59]~262_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[59]~262_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[69]~263_combout\);

-- Location: MLABCELL_X84_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[68]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[68]~253_combout\ = ( \Div1|auto_generated|divider|divider|op_30~33_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_30~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[58]~252_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[58]~247_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_30~33_sumout\ & ( (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[58]~252_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[58]~247_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~247_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[58]~252_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[68]~253_combout\);

-- Location: LABCELL_X85_Y31_N57
\Div1|auto_generated|divider|divider|StageOut[67]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~237_combout\ = ( \Div1|auto_generated|divider|divider|op_30~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_30~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~237_combout\);

-- Location: MLABCELL_X84_Y31_N21
\Div1|auto_generated|divider|divider|StageOut[67]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[67]~243_combout\ = ( \Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[57]~242_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[57]~242_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[67]~243_combout\);

-- Location: MLABCELL_X82_Y32_N39
\Div1|auto_generated|divider|divider|StageOut[66]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[66]~215_combout\ = ( \Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[56]~214_combout\) # (\Div1|auto_generated|divider|divider|StageOut[56]~211_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_30~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~211_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[56]~214_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[66]~215_combout\);

-- Location: LABCELL_X83_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[65]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~200_combout\ = ( \Div1|auto_generated|divider|divider|op_30~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~200_combout\);

-- Location: MLABCELL_X82_Y32_N6
\Div1|auto_generated|divider|divider|StageOut[65]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[65]~204_combout\ = ( \Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[55]~203_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[55]~203_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[65]~204_combout\);

-- Location: MLABCELL_X84_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[64]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~192_combout\ = ( \Div1|auto_generated|divider|divider|op_30~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_30~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[54]~190_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[54]~191_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_30~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[54]~190_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[54]~191_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~191_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[54]~190_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~192_combout\);

-- Location: LABCELL_X85_Y31_N39
\Div1|auto_generated|divider|divider|StageOut[63]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~179_combout\ = ( !\Div1|auto_generated|divider|divider|op_30~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_30~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_30~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~179_combout\);

-- Location: LABCELL_X85_Y31_N27
\Div1|auto_generated|divider|divider|StageOut[63]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~180_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~65_sumout\ & ( \Div1|auto_generated|divider|divider|op_30~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_30~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~180_combout\);

-- Location: MLABCELL_X84_Y31_N24
\Div1|auto_generated|divider|divider|op_32~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_32~34_cout\);

-- Location: MLABCELL_X84_Y31_N27
\Div1|auto_generated|divider|divider|op_32~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~34_cout\ ))
-- \Div1|auto_generated|divider|divider|op_32~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~34_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_32~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~6\);

-- Location: MLABCELL_X84_Y31_N30
\Div1|auto_generated|divider|divider|op_32~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~6\ ))
-- \Div1|auto_generated|divider|divider|op_32~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~6\,
	sumout => \Div1|auto_generated|divider|divider|op_32~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~10\);

-- Location: MLABCELL_X84_Y31_N33
\Div1|auto_generated|divider|divider|op_32~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[63]~180_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[63]~179_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~10\ ))
-- \Div1|auto_generated|divider|divider|op_32~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[63]~180_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[63]~179_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~10\,
	sumout => \Div1|auto_generated|divider|divider|op_32~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~14\);

-- Location: MLABCELL_X84_Y31_N36
\Div1|auto_generated|divider|divider|op_32~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[64]~192_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~14\ ))
-- \Div1|auto_generated|divider|divider|op_32~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[64]~192_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~14\,
	sumout => \Div1|auto_generated|divider|divider|op_32~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~18\);

-- Location: MLABCELL_X84_Y31_N39
\Div1|auto_generated|divider|divider|op_32~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[65]~204_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~200_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18\ ))
-- \Div1|auto_generated|divider|divider|op_32~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[65]~204_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[65]~200_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~18\,
	sumout => \Div1|auto_generated|divider|divider|op_32~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~22\);

-- Location: MLABCELL_X84_Y31_N42
\Div1|auto_generated|divider|divider|op_32~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[66]~215_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~22\ ))
-- \Div1|auto_generated|divider|divider|op_32~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[66]~215_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~22\,
	sumout => \Div1|auto_generated|divider|divider|op_32~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~26\);

-- Location: MLABCELL_X84_Y31_N45
\Div1|auto_generated|divider|divider|op_32~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|op_31~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[67]~243_combout\) # (\Div1|auto_generated|divider|divider|StageOut[67]~237_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~26\ ))
-- \Div1|auto_generated|divider|divider|op_32~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (\Div1|auto_generated|divider|divider|op_31~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[67]~243_combout\) # (\Div1|auto_generated|divider|divider|StageOut[67]~237_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~26\,
	sumout => \Div1|auto_generated|divider|divider|op_32~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~38\);

-- Location: MLABCELL_X84_Y31_N48
\Div1|auto_generated|divider|divider|op_32~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[68]~253_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~38\ ))
-- \Div1|auto_generated|divider|divider|op_32~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_31~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[68]~253_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_32~38\,
	sumout => \Div1|auto_generated|divider|divider|op_32~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_32~42\);

-- Location: MLABCELL_X84_Y31_N51
\Div1|auto_generated|divider|divider|op_32~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~30_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_31~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[69]~263_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[69]~255_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_32~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~255_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[69]~263_combout\,
	cin => \Div1|auto_generated|divider|divider|op_32~42\,
	cout => \Div1|auto_generated|divider|divider|op_32~30_cout\);

-- Location: MLABCELL_X84_Y31_N54
\Div1|auto_generated|divider|divider|op_32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_32~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_32~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_32~30_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_32~1_sumout\);

-- Location: MLABCELL_X84_Y29_N0
\Div1|auto_generated|divider|divider|StageOut[77]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[77]~244_combout\ = ( \Div1|auto_generated|divider|divider|op_31~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_31~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[67]~237_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[67]~243_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_31~33_sumout\ & ( (\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[67]~237_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[67]~243_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~243_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[67]~237_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[77]~244_combout\);

-- Location: MLABCELL_X84_Y31_N18
\Div1|auto_generated|divider|divider|StageOut[76]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~210_combout\ = (\Div1|auto_generated|divider|divider|op_31~21_sumout\ & !\Div1|auto_generated|divider|divider|op_31~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_31~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~210_combout\);

-- Location: MLABCELL_X84_Y29_N3
\Div1|auto_generated|divider|divider|StageOut[76]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[76]~216_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[66]~215_combout\ & ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[66]~215_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[76]~216_combout\);

-- Location: MLABCELL_X84_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[75]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[75]~205_combout\ = ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[65]~204_combout\) # (\Div1|auto_generated|divider|divider|StageOut[65]~200_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_31~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~200_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[65]~204_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[75]~205_combout\);

-- Location: LABCELL_X83_Y31_N57
\Div1|auto_generated|divider|divider|StageOut[74]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~189_combout\ = ( !\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_31~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~189_combout\);

-- Location: LABCELL_X85_Y29_N0
\Div1|auto_generated|divider|divider|StageOut[74]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[74]~193_combout\ = ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[64]~192_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[64]~192_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[74]~193_combout\);

-- Location: LABCELL_X85_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[73]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[73]~181_combout\ = ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[63]~180_combout\) # (\Div1|auto_generated|divider|divider|StageOut[63]~179_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_31~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~179_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_31~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[63]~180_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[73]~181_combout\);

-- Location: LABCELL_X83_Y30_N45
\Div1|auto_generated|divider|divider|StageOut[72]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~168_combout\ = ( \Div1|auto_generated|divider|divider|op_31~5_sumout\ & ( !\Div1|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_31~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~168_combout\);

-- Location: LABCELL_X83_Y30_N12
\Div1|auto_generated|divider|divider|StageOut[72]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[72]~169_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~61_sumout\ & ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[72]~169_combout\);

-- Location: MLABCELL_X84_Y29_N6
\Div1|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_3~38_cout\);

-- Location: MLABCELL_X84_Y29_N9
\Div1|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~38_cout\ ))
-- \Div1|auto_generated|divider|divider|op_3~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~6\);

-- Location: MLABCELL_X84_Y29_N12
\Div1|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~6\ ))
-- \Div1|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~6\,
	sumout => \Div1|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~10\);

-- Location: MLABCELL_X84_Y29_N15
\Div1|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[72]~169_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[72]~168_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~10\ ))
-- \Div1|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[72]~169_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[72]~168_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~10\,
	sumout => \Div1|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~14\);

-- Location: MLABCELL_X84_Y29_N18
\Div1|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[73]~181_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))
-- \Div1|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[73]~181_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~14\,
	sumout => \Div1|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~18\);

-- Location: MLABCELL_X84_Y29_N21
\Div1|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Div1|auto_generated|divider|divider|op_32~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[74]~193_combout\) # (\Div1|auto_generated|divider|divider|StageOut[74]~189_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))
-- \Div1|auto_generated|divider|divider|op_3~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (\Div1|auto_generated|divider|divider|op_32~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[74]~193_combout\) # (\Div1|auto_generated|divider|divider|StageOut[74]~189_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~18\,
	sumout => \Div1|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~22\);

-- Location: MLABCELL_X84_Y29_N24
\Div1|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[75]~205_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22\ ))
-- \Div1|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[75]~205_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~22\,
	sumout => \Div1|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~26\);

-- Location: MLABCELL_X84_Y29_N27
\Div1|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[76]~216_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[76]~210_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26\ ))
-- \Div1|auto_generated|divider|divider|op_3~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[76]~216_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[76]~210_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~26\,
	sumout => \Div1|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~30\);

-- Location: MLABCELL_X84_Y29_N30
\Div1|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~244_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30\ ))
-- \Div1|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_32~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[77]~244_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_3~30\,
	sumout => \Div1|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_3~42\);

-- Location: MLABCELL_X84_Y29_N45
\Div1|auto_generated|divider|divider|StageOut[78]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~246_combout\ = ( !\Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_31~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_31~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~246_combout\);

-- Location: MLABCELL_X84_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[78]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[78]~254_combout\ = ( \Div1|auto_generated|divider|divider|op_31~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[68]~253_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[68]~253_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_31~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[78]~254_combout\);

-- Location: MLABCELL_X84_Y29_N33
\Div1|auto_generated|divider|divider|op_3~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~34_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_32~41_sumout\)))) # (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[78]~254_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[78]~246_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~246_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_32~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[78]~254_combout\,
	cin => \Div1|auto_generated|divider|divider|op_3~42\,
	cout => \Div1|auto_generated|divider|divider|op_3~34_cout\);

-- Location: MLABCELL_X84_Y29_N36
\Div1|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_3~34_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X83_Y29_N6
\Div1|auto_generated|divider|divider|StageOut[87]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[87]~236_combout\ = ( \Div1|auto_generated|divider|divider|op_32~37_sumout\ & ( !\Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~37_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[87]~236_combout\);

-- Location: LABCELL_X83_Y29_N3
\Div1|auto_generated|divider|divider|StageOut[87]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[87]~245_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[77]~244_combout\ & ( \Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[77]~244_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[87]~245_combout\);

-- Location: LABCELL_X83_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[86]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[86]~217_combout\ = ( \Div1|auto_generated|divider|divider|op_32~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_32~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[76]~210_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[76]~216_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[76]~210_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[76]~216_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~216_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[76]~210_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[86]~217_combout\);

-- Location: LABCELL_X83_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[85]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~199_combout\ = ( \Div1|auto_generated|divider|divider|op_32~21_sumout\ & ( !\Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~199_combout\);

-- Location: MLABCELL_X84_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[85]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[85]~206_combout\ = ( \Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[75]~205_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[75]~205_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[85]~206_combout\);

-- Location: LABCELL_X83_Y29_N51
\Div1|auto_generated|divider|divider|StageOut[84]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ = ( \Div1|auto_generated|divider|divider|op_32~17_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_32~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[74]~189_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[74]~193_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~17_sumout\ & ( (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[74]~189_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[74]~193_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~193_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[74]~189_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\);

-- Location: MLABCELL_X84_Y31_N9
\Div1|auto_generated|divider|divider|StageOut[83]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~178_combout\ = ( \Div1|auto_generated|divider|divider|op_32~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~178_combout\);

-- Location: LABCELL_X85_Y29_N45
\Div1|auto_generated|divider|divider|StageOut[83]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[83]~182_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[73]~181_combout\ & ( \Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[73]~181_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[83]~182_combout\);

-- Location: LABCELL_X83_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[82]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[82]~170_combout\ = ( \Div1|auto_generated|divider|divider|op_32~9_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_32~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[72]~168_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[72]~169_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_32~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[72]~168_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[72]~169_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~169_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[72]~168_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[82]~170_combout\);

-- Location: MLABCELL_X84_Y31_N15
\Div1|auto_generated|divider|divider|StageOut[81]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~157_combout\ = ( !\Div1|auto_generated|divider|divider|op_32~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_32~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_32~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~157_combout\);

-- Location: LABCELL_X83_Y30_N51
\Div1|auto_generated|divider|divider|StageOut[81]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[81]~158_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~57_sumout\ & ( \Div1|auto_generated|divider|divider|op_32~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_32~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LABCELL_X83_Y29_N12
\Div1|auto_generated|divider|divider|op_4~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_4~42_cout\);

-- Location: LABCELL_X83_Y29_N15
\Div1|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_4~6\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~6\);

-- Location: LABCELL_X83_Y29_N18
\Div1|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_4~6\ ))
-- \Div1|auto_generated|divider|divider|op_4~10\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~6\,
	sumout => \Div1|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X83_Y29_N21
\Div1|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[81]~158_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[81]~157_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))
-- \Div1|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[81]~158_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[81]~157_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~10\,
	sumout => \Div1|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X83_Y29_N24
\Div1|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[82]~170_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))
-- \Div1|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[82]~170_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~14\,
	sumout => \Div1|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X83_Y29_N27
\Div1|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[83]~182_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[83]~178_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))
-- \Div1|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[83]~182_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[83]~178_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~18\,
	sumout => \Div1|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X83_Y29_N30
\Div1|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22\ ))
-- \Div1|auto_generated|divider|divider|op_4~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[84]~194_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~22\,
	sumout => \Div1|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X83_Y29_N33
\Div1|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[85]~206_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[85]~199_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26\ ))
-- \Div1|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_3~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[85]~206_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[85]~199_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~26\,
	sumout => \Div1|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X83_Y29_N36
\Div1|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[86]~217_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~30\ ))
-- \Div1|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[86]~217_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_4~30\,
	sumout => \Div1|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X83_Y29_N39
\Div1|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & (\Div1|auto_generated|divider|divider|op_3~41_sumout\)) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[87]~245_combout\) # (\Div1|auto_generated|divider|divider|StageOut[87]~236_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~236_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[87]~245_combout\,
	cin => \Div1|auto_generated|divider|divider|op_4~34\,
	cout => \Div1|auto_generated|divider|divider|op_4~38_cout\);

-- Location: LABCELL_X83_Y29_N42
\Div1|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: MLABCELL_X82_Y29_N9
\Div1|auto_generated|divider|divider|StageOut[105]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~198_combout\ = ( \Div1|auto_generated|divider|divider|op_4~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~198_combout\);

-- Location: MLABCELL_X82_Y29_N0
\Div1|auto_generated|divider|divider|StageOut[96]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~209_combout\ = ( \Div1|auto_generated|divider|divider|op_3~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~209_combout\);

-- Location: MLABCELL_X82_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[96]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[96]~218_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[86]~217_combout\ & ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[86]~217_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[96]~218_combout\);

-- Location: MLABCELL_X82_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[95]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[95]~207_combout\ = ( \Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[85]~199_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~206_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[85]~199_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[85]~206_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~206_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[85]~199_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[95]~207_combout\);

-- Location: MLABCELL_X84_Y29_N42
\Div1|auto_generated|divider|divider|StageOut[94]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~188_combout\ = ( \Div1|auto_generated|divider|divider|op_3~21_sumout\ & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~188_combout\);

-- Location: LABCELL_X83_Y29_N9
\Div1|auto_generated|divider|divider|StageOut[94]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[94]~195_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[84]~194_combout\ & ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[84]~194_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[94]~195_combout\);

-- Location: MLABCELL_X82_Y29_N51
\Div1|auto_generated|divider|divider|StageOut[93]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[93]~183_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( (\Div1|auto_generated|divider|divider|op_3~17_sumout\) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[83]~182_combout\ & ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_3~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[83]~178_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~178_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[83]~182_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[93]~183_combout\);

-- Location: MLABCELL_X84_Y29_N51
\Div1|auto_generated|divider|divider|StageOut[92]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~167_combout\ = ( \Div1|auto_generated|divider|divider|op_3~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~167_combout\);

-- Location: LABCELL_X85_Y29_N18
\Div1|auto_generated|divider|divider|StageOut[92]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[92]~171_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[82]~170_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[82]~170_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[92]~171_combout\);

-- Location: MLABCELL_X82_Y29_N3
\Div1|auto_generated|divider|divider|StageOut[91]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[91]~159_combout\ = ( \Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_3~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[81]~158_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[81]~157_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_3~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[81]~157_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~157_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[81]~158_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[91]~159_combout\);

-- Location: LABCELL_X79_Y29_N12
\Div1|auto_generated|divider|divider|StageOut[90]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~146_combout\ = ( !\Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~146_combout\);

-- Location: LABCELL_X79_Y29_N45
\Div1|auto_generated|divider|divider|StageOut[90]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[90]~147_combout\ = ( \Div1|auto_generated|divider|divider|op_3~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[90]~147_combout\);

-- Location: MLABCELL_X82_Y29_N12
\Div1|auto_generated|divider|divider|op_5~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_5~42_cout\);

-- Location: MLABCELL_X82_Y29_N15
\Div1|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_5~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X82_Y29_N18
\Div1|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))
-- \Div1|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~5_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~10\,
	sumout => \Div1|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X82_Y29_N21
\Div1|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[90]~147_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[90]~146_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))
-- \Div1|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[90]~147_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[90]~146_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~14\,
	sumout => \Div1|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X82_Y29_N24
\Div1|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[91]~159_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))
-- \Div1|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[91]~159_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~18\,
	sumout => \Div1|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X82_Y29_N27
\Div1|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[92]~171_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[92]~167_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))
-- \Div1|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[92]~171_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[92]~167_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~22\,
	sumout => \Div1|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X82_Y29_N30
\Div1|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~183_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26\ ))
-- \Div1|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[93]~183_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~26\,
	sumout => \Div1|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X82_Y29_N33
\Div1|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Div1|auto_generated|divider|divider|op_4~25_sumout\)) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[94]~195_combout\) # (\Div1|auto_generated|divider|divider|StageOut[94]~188_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30\ ))
-- \Div1|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (\Div1|auto_generated|divider|divider|op_4~25_sumout\)) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[94]~195_combout\) # (\Div1|auto_generated|divider|divider|StageOut[94]~188_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~30\,
	sumout => \Div1|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X82_Y29_N36
\Div1|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[95]~207_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~34\ ))
-- \Div1|auto_generated|divider|divider|op_5~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_4~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[95]~207_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_5~34\,
	sumout => \Div1|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X82_Y29_N39
\Div1|auto_generated|divider|divider|op_5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_4~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[96]~218_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[96]~209_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~209_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[96]~218_combout\,
	cin => \Div1|auto_generated|divider|divider|op_5~38\,
	cout => \Div1|auto_generated|divider|divider|op_5~6_cout\);

-- Location: MLABCELL_X82_Y29_N42
\Div1|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X81_Y29_N39
\Div1|auto_generated|divider|divider|StageOut[105]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[105]~208_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[95]~207_combout\ & ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[95]~207_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[105]~208_combout\);

-- Location: LABCELL_X80_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[104]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[104]~196_combout\ = ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[94]~188_combout\) # (\Div1|auto_generated|divider|divider|StageOut[94]~195_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_4~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~195_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[94]~188_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[104]~196_combout\);

-- Location: LABCELL_X83_Y29_N0
\Div1|auto_generated|divider|divider|StageOut[103]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[103]~177_combout\ = ( !\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[103]~177_combout\);

-- Location: LABCELL_X81_Y29_N45
\Div1|auto_generated|divider|divider|StageOut[103]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[103]~184_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[93]~183_combout\ & ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[93]~183_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[103]~184_combout\);

-- Location: LABCELL_X81_Y29_N51
\Div1|auto_generated|divider|divider|StageOut[102]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[102]~172_combout\ = ( \Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_4~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[92]~171_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[92]~167_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~17_sumout\ & ( (\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[92]~171_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[92]~167_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~167_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[92]~171_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[102]~172_combout\);

-- Location: MLABCELL_X82_Y29_N6
\Div1|auto_generated|divider|divider|StageOut[101]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~156_combout\ = (\Div1|auto_generated|divider|divider|op_4~13_sumout\ & !\Div1|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~156_combout\);

-- Location: LABCELL_X81_Y29_N36
\Div1|auto_generated|divider|divider|StageOut[101]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[101]~160_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[91]~159_combout\ & ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[91]~159_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[101]~160_combout\);

-- Location: LABCELL_X79_Y29_N42
\Div1|auto_generated|divider|divider|StageOut[100]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[100]~148_combout\ = ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[90]~147_combout\) # (\Div1|auto_generated|divider|divider|StageOut[90]~146_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_4~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~146_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[90]~147_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[100]~148_combout\);

-- Location: MLABCELL_X82_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[99]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~135_combout\ = (\Div1|auto_generated|divider|divider|op_4~5_sumout\ & !\Div1|auto_generated|divider|divider|op_4~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~135_combout\);

-- Location: LABCELL_X79_Y29_N6
\Div1|auto_generated|divider|divider|StageOut[99]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[99]~136_combout\ = ( \Div1|auto_generated|divider|divider|op_4~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[99]~136_combout\);

-- Location: LABCELL_X81_Y29_N0
\Div1|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_6~42_cout\);

-- Location: LABCELL_X81_Y29_N3
\Div1|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_6~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~10\);

-- Location: LABCELL_X81_Y29_N6
\Div1|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))
-- \Div1|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~10\,
	sumout => \Div1|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~14\);

-- Location: LABCELL_X81_Y29_N9
\Div1|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[99]~136_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[99]~135_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))
-- \Div1|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[99]~136_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[99]~135_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~14\,
	sumout => \Div1|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~18\);

-- Location: LABCELL_X81_Y29_N12
\Div1|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[100]~148_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18\ ))
-- \Div1|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[100]~148_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~18\,
	sumout => \Div1|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~22\);

-- Location: LABCELL_X81_Y29_N15
\Div1|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[101]~160_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[101]~156_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~22\ ))
-- \Div1|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[101]~160_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[101]~156_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~22\,
	sumout => \Div1|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~26\);

-- Location: LABCELL_X81_Y29_N18
\Div1|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[102]~172_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26\ ))
-- \Div1|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[102]~172_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~26\,
	sumout => \Div1|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~30\);

-- Location: LABCELL_X81_Y29_N21
\Div1|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|op_5~29_sumout\)) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[103]~184_combout\) # (\Div1|auto_generated|divider|divider|StageOut[103]~177_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~30\ ))
-- \Div1|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (\Div1|auto_generated|divider|divider|op_5~29_sumout\)) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[103]~184_combout\) # (\Div1|auto_generated|divider|divider|StageOut[103]~177_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~30\,
	sumout => \Div1|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~34\);

-- Location: LABCELL_X81_Y29_N24
\Div1|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[104]~196_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34\ ))
-- \Div1|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_5~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[104]~196_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_6~34\,
	sumout => \Div1|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_6~38\);

-- Location: LABCELL_X81_Y29_N27
\Div1|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_5~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[105]~208_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[105]~198_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~198_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[105]~208_combout\,
	cin => \Div1|auto_generated|divider|divider|op_6~38\,
	cout => \Div1|auto_generated|divider|divider|op_6~6_cout\);

-- Location: LABCELL_X81_Y29_N30
\Div1|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X80_Y29_N42
\Div1|auto_generated|divider|divider|StageOut[114]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~187_combout\ = ( \Div1|auto_generated|divider|divider|op_5~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~187_combout\);

-- Location: LABCELL_X80_Y29_N3
\Div1|auto_generated|divider|divider|StageOut[114]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[114]~197_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[104]~196_combout\ & ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[104]~196_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[114]~197_combout\);

-- Location: LABCELL_X80_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[113]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[113]~185_combout\ = ( \Div1|auto_generated|divider|divider|op_5~29_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[103]~177_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[103]~184_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[103]~177_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[103]~184_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~184_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[103]~177_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[113]~185_combout\);

-- Location: LABCELL_X81_Y29_N42
\Div1|auto_generated|divider|divider|StageOut[112]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[112]~166_combout\ = (\Div1|auto_generated|divider|divider|op_5~25_sumout\ & !\Div1|auto_generated|divider|divider|op_5~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[112]~166_combout\);

-- Location: LABCELL_X81_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[112]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[112]~173_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[102]~172_combout\ & ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[102]~172_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[112]~173_combout\);

-- Location: LABCELL_X80_Y29_N51
\Div1|auto_generated|divider|divider|StageOut[111]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[111]~161_combout\ = ( \Div1|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[101]~156_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[101]~160_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~21_sumout\ & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[101]~156_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[101]~160_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~160_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[101]~156_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[111]~161_combout\);

-- Location: LABCELL_X79_Y29_N18
\Div1|auto_generated|divider|divider|StageOut[110]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~145_combout\ = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~145_combout\);

-- Location: LABCELL_X79_Y29_N33
\Div1|auto_generated|divider|divider|StageOut[110]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[110]~149_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[100]~148_combout\ & ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[100]~148_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[110]~149_combout\);

-- Location: LABCELL_X79_Y29_N27
\Div1|auto_generated|divider|divider|StageOut[109]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[109]~137_combout\ = ( \Div1|auto_generated|divider|divider|op_5~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[99]~135_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[99]~136_combout\) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[99]~135_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[99]~136_combout\) ) ) ) # ( \Div1|auto_generated|divider|divider|op_5~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~136_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[99]~135_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[109]~137_combout\);

-- Location: LABCELL_X79_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[108]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~124_combout\ = ( !\Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~124_combout\);

-- Location: LABCELL_X79_Y29_N30
\Div1|auto_generated|divider|divider|StageOut[108]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[108]~125_combout\ = ( \Div1|auto_generated|divider|divider|op_5~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[108]~125_combout\);

-- Location: LABCELL_X80_Y29_N6
\Div1|auto_generated|divider|divider|op_7~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_7~42_cout\);

-- Location: LABCELL_X80_Y29_N9
\Div1|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_7~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X80_Y29_N12
\Div1|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))
-- \Div1|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~10\,
	sumout => \Div1|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X80_Y29_N15
\Div1|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[108]~125_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[108]~124_combout\))) ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))
-- \Div1|auto_generated|divider|divider|op_7~18\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[108]~125_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[108]~124_combout\))) ) + ( \Div1|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~14\,
	sumout => \Div1|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X80_Y29_N18
\Div1|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[109]~137_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~18\ ))
-- \Div1|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[109]~137_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~18\,
	sumout => \Div1|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X80_Y29_N21
\Div1|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[110]~149_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[110]~145_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22\ ))
-- \Div1|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[110]~149_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[110]~145_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~22\,
	sumout => \Div1|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X80_Y29_N24
\Div1|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[111]~161_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26\ ))
-- \Div1|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[111]~161_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~26\,
	sumout => \Div1|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X80_Y29_N27
\Div1|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[112]~173_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[112]~166_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~30\ ))
-- \Div1|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[112]~173_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[112]~166_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~30\,
	sumout => \Div1|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X80_Y29_N30
\Div1|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[113]~185_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34\ ))
-- \Div1|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_6~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[113]~185_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_7~34\,
	sumout => \Div1|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X80_Y29_N33
\Div1|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_6~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[114]~197_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[114]~187_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~187_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[114]~197_combout\,
	cin => \Div1|auto_generated|divider|divider|op_7~38\,
	cout => \Div1|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X80_Y29_N36
\Div1|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X81_Y30_N39
\Div1|auto_generated|divider|divider|StageOut[123]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[123]~176_combout\ = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[123]~176_combout\);

-- Location: LABCELL_X81_Y30_N54
\Div1|auto_generated|divider|divider|StageOut[123]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[123]~186_combout\ = ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[113]~185_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[113]~185_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[123]~186_combout\);

-- Location: LABCELL_X81_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[122]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[122]~174_combout\ = ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[112]~173_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[112]~166_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~166_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[112]~173_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[122]~174_combout\);

-- Location: LABCELL_X81_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[121]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[121]~155_combout\ = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[121]~155_combout\);

-- Location: LABCELL_X79_Y29_N3
\Div1|auto_generated|divider|divider|StageOut[121]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[121]~162_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[111]~161_combout\ & ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[111]~161_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[121]~162_combout\);

-- Location: LABCELL_X79_Y29_N54
\Div1|auto_generated|divider|divider|StageOut[120]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[120]~150_combout\ = ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[110]~149_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[110]~145_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~145_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[110]~149_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[120]~150_combout\);

-- Location: LABCELL_X81_Y30_N42
\Div1|auto_generated|divider|divider|StageOut[119]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[119]~134_combout\ = ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[119]~134_combout\);

-- Location: LABCELL_X79_Y29_N48
\Div1|auto_generated|divider|divider|StageOut[119]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[119]~138_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[109]~137_combout\ & ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[109]~137_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[119]~138_combout\);

-- Location: LABCELL_X79_Y29_N36
\Div1|auto_generated|divider|divider|StageOut[118]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[118]~126_combout\ = ( \Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[108]~124_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[108]~125_combout\) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[108]~124_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[108]~125_combout\) ) ) ) # ( \Div1|auto_generated|divider|divider|op_6~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~125_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[108]~124_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[118]~126_combout\);

-- Location: MLABCELL_X78_Y30_N57
\Div1|auto_generated|divider|divider|StageOut[117]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~113_combout\ = ( \Div1|auto_generated|divider|divider|op_6~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~113_combout\);

-- Location: LABCELL_X79_Y30_N36
\Div1|auto_generated|divider|divider|StageOut[117]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[117]~114_combout\ = ( \Div1|auto_generated|divider|divider|op_6~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[117]~114_combout\);

-- Location: LABCELL_X81_Y30_N0
\Div1|auto_generated|divider|divider|op_8~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_8~42_cout\);

-- Location: LABCELL_X81_Y30_N3
\Div1|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_8~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X81_Y30_N6
\Div1|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))
-- \Div1|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~10\,
	sumout => \Div1|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X81_Y30_N9
\Div1|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[117]~114_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[117]~113_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))
-- \Div1|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[117]~114_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[117]~113_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~14\,
	sumout => \Div1|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X81_Y30_N12
\Div1|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[118]~126_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~18\ ))
-- \Div1|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[118]~126_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~18\,
	sumout => \Div1|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X81_Y30_N15
\Div1|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[119]~138_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[119]~134_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22\ ))
-- \Div1|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[119]~138_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[119]~134_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~22\,
	sumout => \Div1|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X81_Y30_N18
\Div1|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[120]~150_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26\ ))
-- \Div1|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[120]~150_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~26\,
	sumout => \Div1|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X81_Y30_N21
\Div1|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[121]~162_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[121]~155_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~30\ ))
-- \Div1|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[121]~162_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[121]~155_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~30\,
	sumout => \Div1|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X81_Y30_N24
\Div1|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[122]~174_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34\ ))
-- \Div1|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[122]~174_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_8~34\,
	sumout => \Div1|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X81_Y30_N27
\Div1|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_7~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[123]~186_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[123]~176_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~176_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[123]~186_combout\,
	cin => \Div1|auto_generated|divider|divider|op_8~38\,
	cout => \Div1|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X81_Y30_N30
\Div1|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X80_Y30_N9
\Div1|auto_generated|divider|divider|StageOut[132]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[132]~165_combout\ = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[132]~165_combout\);

-- Location: LABCELL_X80_Y30_N0
\Div1|auto_generated|divider|divider|StageOut[132]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[132]~175_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[122]~174_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[122]~174_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[132]~175_combout\);

-- Location: LABCELL_X80_Y30_N18
\Div1|auto_generated|divider|divider|StageOut[131]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[131]~163_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[121]~155_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[121]~162_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~162_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[121]~155_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[131]~163_combout\);

-- Location: LABCELL_X80_Y29_N57
\Div1|auto_generated|divider|divider|StageOut[130]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[130]~144_combout\ = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[130]~144_combout\);

-- Location: LABCELL_X79_Y29_N15
\Div1|auto_generated|divider|divider|StageOut[130]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[130]~151_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[120]~150_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[120]~150_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[130]~151_combout\);

-- Location: LABCELL_X80_Y29_N0
\Div1|auto_generated|divider|divider|StageOut[129]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[119]~134_combout\ & ( (\Div1|auto_generated|divider|divider|op_7~1_sumout\) # (\Div1|auto_generated|divider|divider|op_7~21_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[119]~134_combout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_7~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[119]~138_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~138_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[119]~134_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\);

-- Location: LABCELL_X80_Y29_N45
\Div1|auto_generated|divider|divider|StageOut[128]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[128]~123_combout\ = ( \Div1|auto_generated|divider|divider|op_7~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[128]~123_combout\);

-- Location: LABCELL_X79_Y29_N9
\Div1|auto_generated|divider|divider|StageOut[128]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[128]~127_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[118]~126_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[118]~126_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[128]~127_combout\);

-- Location: LABCELL_X79_Y30_N39
\Div1|auto_generated|divider|divider|StageOut[127]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[127]~115_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[117]~114_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[117]~113_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~113_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[117]~114_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[127]~115_combout\);

-- Location: LABCELL_X79_Y30_N33
\Div1|auto_generated|divider|divider|StageOut[126]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[126]~102_combout\ = ( !\Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[126]~102_combout\);

-- Location: LABCELL_X79_Y30_N21
\Div1|auto_generated|divider|divider|StageOut[126]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[126]~103_combout\ = ( \Div1|auto_generated|divider|divider|op_7~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[126]~103_combout\);

-- Location: LABCELL_X80_Y30_N24
\Div1|auto_generated|divider|divider|op_9~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_9~42_cout\);

-- Location: LABCELL_X80_Y30_N27
\Div1|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_9~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X80_Y30_N30
\Div1|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))
-- \Div1|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~10\,
	sumout => \Div1|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X80_Y30_N33
\Div1|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[126]~103_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[126]~102_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))
-- \Div1|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[126]~103_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[126]~102_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~14\,
	sumout => \Div1|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X80_Y30_N36
\Div1|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[127]~115_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~18\ ))
-- \Div1|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[127]~115_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~18\,
	sumout => \Div1|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X80_Y30_N39
\Div1|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[128]~127_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[128]~123_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~22\ ))
-- \Div1|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[128]~127_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[128]~123_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~22\,
	sumout => \Div1|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X80_Y30_N42
\Div1|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[129]~139_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26\ ))
-- \Div1|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[129]~139_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~26\,
	sumout => \Div1|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X80_Y30_N45
\Div1|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[130]~151_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[130]~144_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~30\ ))
-- \Div1|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[130]~151_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[130]~144_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~30\,
	sumout => \Div1|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X80_Y30_N48
\Div1|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[131]~163_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34\ ))
-- \Div1|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_8~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[131]~163_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_9~34\,
	sumout => \Div1|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X80_Y30_N51
\Div1|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_8~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[132]~175_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[132]~165_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~165_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[132]~175_combout\,
	cin => \Div1|auto_generated|divider|divider|op_9~38\,
	cout => \Div1|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X80_Y30_N54
\Div1|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X81_Y30_N51
\Div1|auto_generated|divider|divider|StageOut[141]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[141]~154_combout\ = ( \Div1|auto_generated|divider|divider|op_8~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[141]~154_combout\);

-- Location: LABCELL_X81_Y32_N54
\Div1|auto_generated|divider|divider|StageOut[141]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[141]~164_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[131]~163_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[131]~163_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[141]~164_combout\);

-- Location: LABCELL_X81_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[140]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[140]~152_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[130]~151_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[130]~144_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_8~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~144_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[130]~151_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[140]~152_combout\);

-- Location: LABCELL_X81_Y30_N45
\Div1|auto_generated|divider|divider|StageOut[139]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[139]~133_combout\ = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_8~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[139]~133_combout\);

-- Location: LABCELL_X81_Y32_N45
\Div1|auto_generated|divider|divider|StageOut[139]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[139]~140_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[129]~139_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[129]~139_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[139]~140_combout\);

-- Location: LABCELL_X81_Y32_N3
\Div1|auto_generated|divider|divider|StageOut[138]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[138]~128_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[128]~127_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[128]~123_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_8~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~123_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[128]~127_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[138]~128_combout\);

-- Location: LABCELL_X81_Y30_N48
\Div1|auto_generated|divider|divider|StageOut[137]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[137]~112_combout\ = ( \Div1|auto_generated|divider|divider|op_8~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[137]~112_combout\);

-- Location: LABCELL_X79_Y30_N57
\Div1|auto_generated|divider|divider|StageOut[137]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[137]~116_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[127]~115_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[127]~115_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[137]~116_combout\);

-- Location: LABCELL_X79_Y30_N30
\Div1|auto_generated|divider|divider|StageOut[136]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[136]~104_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[126]~103_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[126]~102_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_8~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~102_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[126]~103_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[136]~104_combout\);

-- Location: LABCELL_X81_Y30_N36
\Div1|auto_generated|divider|divider|StageOut[135]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[135]~91_combout\ = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_8~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[135]~91_combout\);

-- Location: LABCELL_X81_Y30_N57
\Div1|auto_generated|divider|divider|StageOut[135]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[135]~92_combout\ = ( \Div1|auto_generated|divider|divider|op_8~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[135]~92_combout\);

-- Location: LABCELL_X81_Y32_N6
\Div1|auto_generated|divider|divider|op_10~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_10~42_cout\);

-- Location: LABCELL_X81_Y32_N9
\Div1|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_10~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X81_Y32_N12
\Div1|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))
-- \Div1|auto_generated|divider|divider|op_10~14\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~10\,
	sumout => \Div1|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X81_Y32_N15
\Div1|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[135]~92_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[135]~91_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))
-- \Div1|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[135]~92_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[135]~91_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~14\,
	sumout => \Div1|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X81_Y32_N18
\Div1|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[136]~104_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18\ ))
-- \Div1|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[136]~104_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~18\,
	sumout => \Div1|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X81_Y32_N21
\Div1|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[137]~116_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[137]~112_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~22\ ))
-- \Div1|auto_generated|divider|divider|op_10~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[137]~116_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[137]~112_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~22\,
	sumout => \Div1|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X81_Y32_N24
\Div1|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[138]~128_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~26\ ))
-- \Div1|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[138]~128_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~26\,
	sumout => \Div1|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X81_Y32_N27
\Div1|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[139]~140_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[139]~133_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~30\ ))
-- \Div1|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[139]~140_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[139]~133_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~30\,
	sumout => \Div1|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X81_Y32_N30
\Div1|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[140]~152_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34\ ))
-- \Div1|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_9~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[140]~152_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_10~34\,
	sumout => \Div1|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X81_Y32_N33
\Div1|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_9~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[141]~164_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[141]~154_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~154_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[141]~164_combout\,
	cin => \Div1|auto_generated|divider|divider|op_10~38\,
	cout => \Div1|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X81_Y32_N36
\Div1|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X81_Y31_N54
\Div1|auto_generated|divider|divider|StageOut[159]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[159]~132_combout\ = ( \Div1|auto_generated|divider|divider|op_10~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[159]~132_combout\);

-- Location: LABCELL_X80_Y30_N12
\Div1|auto_generated|divider|divider|StageOut[150]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[150]~143_combout\ = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_9~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[150]~143_combout\);

-- Location: LABCELL_X80_Y32_N48
\Div1|auto_generated|divider|divider|StageOut[150]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[150]~153_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[140]~152_combout\ & ( \Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[140]~152_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[150]~153_combout\);

-- Location: LABCELL_X80_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[149]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[149]~141_combout\ = ( \Div1|auto_generated|divider|divider|op_9~29_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[139]~133_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[139]~140_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[139]~133_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[139]~140_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~140_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[139]~133_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[149]~141_combout\);

-- Location: LABCELL_X80_Y30_N3
\Div1|auto_generated|divider|divider|StageOut[148]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[148]~122_combout\ = ( \Div1|auto_generated|divider|divider|op_9~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[148]~122_combout\);

-- Location: LABCELL_X80_Y32_N45
\Div1|auto_generated|divider|divider|StageOut[148]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[148]~129_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[138]~128_combout\ & ( \Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[138]~128_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[148]~129_combout\);

-- Location: LABCELL_X80_Y30_N21
\Div1|auto_generated|divider|divider|StageOut[147]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[147]~117_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[137]~116_combout\ & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout\) # (\Div1|auto_generated|divider|divider|op_9~21_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[137]~116_combout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\ & (\Div1|auto_generated|divider|divider|op_9~21_sumout\)) # (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[137]~112_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~112_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[137]~116_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[147]~117_combout\);

-- Location: LABCELL_X80_Y30_N6
\Div1|auto_generated|divider|divider|StageOut[146]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[146]~101_combout\ = ( \Div1|auto_generated|divider|divider|op_9~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[146]~101_combout\);

-- Location: LABCELL_X80_Y32_N54
\Div1|auto_generated|divider|divider|StageOut[146]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[146]~105_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[136]~104_combout\ & ( \Div1|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[136]~104_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[146]~105_combout\);

-- Location: LABCELL_X80_Y30_N15
\Div1|auto_generated|divider|divider|StageOut[145]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[145]~93_combout\ = ( \Div1|auto_generated|divider|divider|op_9~13_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[135]~92_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[135]~91_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_9~13_sumout\ & ( (\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[135]~92_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[135]~91_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~91_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[135]~92_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[145]~93_combout\);

-- Location: LABCELL_X79_Y30_N27
\Div1|auto_generated|divider|divider|StageOut[144]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[144]~80_combout\ = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[144]~80_combout\);

-- Location: LABCELL_X79_Y30_N12
\Div1|auto_generated|divider|divider|StageOut[144]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[144]~81_combout\ = ( \Div1|auto_generated|divider|divider|op_9~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[144]~81_combout\);

-- Location: LABCELL_X80_Y32_N0
\Div1|auto_generated|divider|divider|op_11~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_11~42_cout\);

-- Location: LABCELL_X80_Y32_N3
\Div1|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_11~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X80_Y32_N6
\Div1|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))
-- \Div1|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~10\,
	sumout => \Div1|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X80_Y32_N9
\Div1|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[144]~80_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))
-- \Div1|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[144]~81_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[144]~80_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~14\,
	sumout => \Div1|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X80_Y32_N12
\Div1|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[145]~93_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~18\ ))
-- \Div1|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[145]~93_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~18\,
	sumout => \Div1|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X80_Y32_N15
\Div1|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[146]~105_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[146]~101_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22\ ))
-- \Div1|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[146]~105_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[146]~101_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~22\,
	sumout => \Div1|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X80_Y32_N18
\Div1|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[147]~117_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~26\ ))
-- \Div1|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[147]~117_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~26\,
	sumout => \Div1|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X80_Y32_N21
\Div1|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[148]~129_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[148]~122_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~30\ ))
-- \Div1|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_10~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[148]~129_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[148]~122_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~30\,
	sumout => \Div1|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X80_Y32_N24
\Div1|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[149]~141_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34\ ))
-- \Div1|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_10~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[149]~141_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_11~34\,
	sumout => \Div1|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X80_Y32_N27
\Div1|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\ & (\Div1|auto_generated|divider|divider|op_10~37_sumout\)) # (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[150]~153_combout\) # (\Div1|auto_generated|divider|divider|StageOut[150]~143_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~143_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[150]~153_combout\,
	cin => \Div1|auto_generated|divider|divider|op_11~38\,
	cout => \Div1|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X80_Y32_N30
\Div1|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X81_Y31_N45
\Div1|auto_generated|divider|divider|StageOut[159]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[159]~142_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[149]~141_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[149]~141_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[159]~142_combout\);

-- Location: LABCELL_X80_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[158]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[158]~130_combout\ = ( \Div1|auto_generated|divider|divider|op_10~29_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[148]~129_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[148]~122_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[148]~129_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[148]~122_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~122_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[148]~129_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[158]~130_combout\);

-- Location: LABCELL_X81_Y32_N42
\Div1|auto_generated|divider|divider|StageOut[157]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[157]~111_combout\ = ( \Div1|auto_generated|divider|divider|op_10~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[157]~111_combout\);

-- Location: LABCELL_X79_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[157]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[157]~118_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[147]~117_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[147]~117_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[157]~118_combout\);

-- Location: LABCELL_X81_Y31_N51
\Div1|auto_generated|divider|divider|StageOut[156]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[156]~106_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[146]~101_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[146]~105_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_10~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~105_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[146]~101_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[156]~106_combout\);

-- Location: LABCELL_X81_Y32_N48
\Div1|auto_generated|divider|divider|StageOut[155]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[155]~90_combout\ = ( \Div1|auto_generated|divider|divider|op_10~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[155]~90_combout\);

-- Location: LABCELL_X81_Y31_N36
\Div1|auto_generated|divider|divider|StageOut[155]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[155]~94_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[145]~93_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[145]~93_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[155]~94_combout\);

-- Location: LABCELL_X79_Y30_N24
\Div1|auto_generated|divider|divider|StageOut[154]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[154]~82_combout\ = ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[144]~80_combout\) # (\Div1|auto_generated|divider|divider|StageOut[144]~81_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_10~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_10~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~81_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[144]~80_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[154]~82_combout\);

-- Location: LABCELL_X81_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[153]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[153]~69_combout\ = (\Div1|auto_generated|divider|divider|op_10~9_sumout\ & !\Div1|auto_generated|divider|divider|op_10~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[153]~69_combout\);

-- Location: LABCELL_X81_Y32_N0
\Div1|auto_generated|divider|divider|StageOut[153]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[153]~70_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( \Div1|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[153]~70_combout\);

-- Location: LABCELL_X81_Y31_N0
\Div1|auto_generated|divider|divider|op_12~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_12~42_cout\);

-- Location: LABCELL_X81_Y31_N3
\Div1|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_12~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X81_Y31_N6
\Div1|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10\ ))
-- \Div1|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~10\,
	sumout => \Div1|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X81_Y31_N9
\Div1|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[153]~70_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[153]~69_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~14\ ))
-- \Div1|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[153]~70_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[153]~69_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~14\,
	sumout => \Div1|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X81_Y31_N12
\Div1|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[154]~82_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))
-- \Div1|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[154]~82_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~18\,
	sumout => \Div1|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X81_Y31_N15
\Div1|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[155]~94_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[155]~90_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~22\ ))
-- \Div1|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[155]~94_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[155]~90_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~22\,
	sumout => \Div1|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X81_Y31_N18
\Div1|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[156]~106_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26\ ))
-- \Div1|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[156]~106_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~26\,
	sumout => \Div1|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X81_Y31_N21
\Div1|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[157]~118_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[157]~111_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~30\ ))
-- \Div1|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[157]~118_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[157]~111_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~30\,
	sumout => \Div1|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X81_Y31_N24
\Div1|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[158]~130_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~34\ ))
-- \Div1|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_11~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[158]~130_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_12~34\,
	sumout => \Div1|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X81_Y31_N27
\Div1|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_11~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[159]~142_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[159]~132_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~132_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[159]~142_combout\,
	cin => \Div1|auto_generated|divider|divider|op_12~38\,
	cout => \Div1|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X81_Y31_N30
\Div1|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X80_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[168]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[168]~121_combout\ = ( \Div1|auto_generated|divider|divider|op_11~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[168]~121_combout\);

-- Location: LABCELL_X80_Y31_N21
\Div1|auto_generated|divider|divider|StageOut[168]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[168]~131_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[158]~130_combout\ & ( \Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[158]~130_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[168]~131_combout\);

-- Location: LABCELL_X79_Y31_N15
\Div1|auto_generated|divider|divider|StageOut[167]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[167]~119_combout\ = ( \Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[157]~111_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[157]~118_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_11~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~118_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[157]~111_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[167]~119_combout\);

-- Location: LABCELL_X80_Y32_N36
\Div1|auto_generated|divider|divider|StageOut[166]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[166]~100_combout\ = ( \Div1|auto_generated|divider|divider|op_11~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[166]~100_combout\);

-- Location: LABCELL_X81_Y31_N57
\Div1|auto_generated|divider|divider|StageOut[166]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[166]~107_combout\ = ( \Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[156]~106_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[156]~106_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[166]~107_combout\);

-- Location: LABCELL_X80_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[165]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[165]~95_combout\ = ( \Div1|auto_generated|divider|divider|op_11~21_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[155]~90_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[155]~94_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~21_sumout\ & ( (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[155]~90_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[155]~94_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~94_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[155]~90_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[165]~95_combout\);

-- Location: LABCELL_X80_Y32_N42
\Div1|auto_generated|divider|divider|StageOut[164]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[164]~79_combout\ = ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[164]~79_combout\);

-- Location: LABCELL_X79_Y30_N51
\Div1|auto_generated|divider|divider|StageOut[164]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[164]~83_combout\ = ( \Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[154]~82_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[154]~82_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[164]~83_combout\);

-- Location: LABCELL_X80_Y31_N9
\Div1|auto_generated|divider|divider|StageOut[163]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[163]~71_combout\ = ( \Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[153]~69_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[153]~70_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_11~13_sumout\ & ( (\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[153]~69_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[153]~70_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~70_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[153]~69_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[163]~71_combout\);

-- Location: LABCELL_X80_Y32_N39
\Div1|auto_generated|divider|divider|StageOut[162]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[162]~58_combout\ = ( !\Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_11~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[162]~58_combout\);

-- Location: LABCELL_X80_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[162]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[162]~59_combout\ = ( \Div1|auto_generated|divider|divider|op_11~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[162]~59_combout\);

-- Location: LABCELL_X80_Y31_N24
\Div1|auto_generated|divider|divider|op_14~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_14~42_cout\);

-- Location: LABCELL_X80_Y31_N27
\Div1|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_14~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X80_Y31_N30
\Div1|auto_generated|divider|divider|op_14~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~10\ ))
-- \Div1|auto_generated|divider|divider|op_14~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~10\,
	sumout => \Div1|auto_generated|divider|divider|op_14~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~14\);

-- Location: LABCELL_X80_Y31_N33
\Div1|auto_generated|divider|divider|op_14~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[162]~59_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[162]~58_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14\ ))
-- \Div1|auto_generated|divider|divider|op_14~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[162]~59_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[162]~58_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~14\,
	sumout => \Div1|auto_generated|divider|divider|op_14~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~18\);

-- Location: LABCELL_X80_Y31_N36
\Div1|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[163]~71_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~18\ ))
-- \Div1|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[163]~71_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~18\,
	sumout => \Div1|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X80_Y31_N39
\Div1|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[164]~83_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[164]~79_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~22\ ))
-- \Div1|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[164]~83_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[164]~79_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~22\,
	sumout => \Div1|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X80_Y31_N42
\Div1|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[165]~95_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~26\ ))
-- \Div1|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[165]~95_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~26\,
	sumout => \Div1|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X80_Y31_N45
\Div1|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[166]~107_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[166]~100_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~30\ ))
-- \Div1|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[166]~107_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[166]~100_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~30\,
	sumout => \Div1|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X80_Y31_N48
\Div1|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[167]~119_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~34\ ))
-- \Div1|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_12~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[167]~119_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_14~34\,
	sumout => \Div1|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X80_Y31_N51
\Div1|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_12~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[168]~131_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[168]~121_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[168]~131_combout\,
	cin => \Div1|auto_generated|divider|divider|op_14~38\,
	cout => \Div1|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X80_Y31_N54
\Div1|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X77_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[186]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[186]~99_combout\ = ( \Div1|auto_generated|divider|divider|op_14~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[186]~99_combout\);

-- Location: LABCELL_X79_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[177]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[177]~110_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[177]~110_combout\);

-- Location: LABCELL_X79_Y31_N21
\Div1|auto_generated|divider|divider|StageOut[177]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[177]~120_combout\ = ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[167]~119_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[167]~119_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[177]~120_combout\);

-- Location: LABCELL_X81_Y31_N39
\Div1|auto_generated|divider|divider|StageOut[176]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[176]~108_combout\ = ( \Div1|auto_generated|divider|divider|op_12~29_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[166]~107_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[166]~100_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_12~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[166]~107_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[166]~100_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~100_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[166]~107_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[176]~108_combout\);

-- Location: LABCELL_X81_Y31_N48
\Div1|auto_generated|divider|divider|StageOut[175]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[175]~89_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[175]~89_combout\);

-- Location: LABCELL_X80_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[175]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[175]~96_combout\ = ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[165]~95_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[165]~95_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[175]~96_combout\);

-- Location: LABCELL_X79_Y31_N12
\Div1|auto_generated|divider|divider|StageOut[174]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[174]~84_combout\ = ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[164]~83_combout\) # (\Div1|auto_generated|divider|divider|StageOut[164]~79_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~79_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[164]~83_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[174]~84_combout\);

-- Location: LABCELL_X81_Y31_N42
\Div1|auto_generated|divider|divider|StageOut[173]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[173]~68_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[173]~68_combout\);

-- Location: LABCELL_X75_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[173]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[173]~72_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[163]~71_combout\ & ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[163]~71_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[173]~72_combout\);

-- Location: LABCELL_X79_Y30_N15
\Div1|auto_generated|divider|divider|StageOut[172]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[172]~60_combout\ = ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[162]~58_combout\) # (\Div1|auto_generated|divider|divider|StageOut[162]~59_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~59_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[162]~58_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[172]~60_combout\);

-- Location: LABCELL_X79_Y30_N42
\Div1|auto_generated|divider|divider|StageOut[171]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[171]~47_combout\ = ( !\Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_12~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[171]~47_combout\);

-- Location: LABCELL_X79_Y30_N9
\Div1|auto_generated|divider|divider|StageOut[171]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[171]~48_combout\ = ( \Div1|auto_generated|divider|divider|op_12~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[171]~48_combout\);

-- Location: LABCELL_X79_Y31_N24
\Div1|auto_generated|divider|divider|op_15~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_15~42_cout\);

-- Location: LABCELL_X79_Y31_N27
\Div1|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_15~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X79_Y31_N30
\Div1|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_15~10\ ))
-- \Div1|auto_generated|divider|divider|op_15~14\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~10\,
	sumout => \Div1|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X79_Y31_N33
\Div1|auto_generated|divider|divider|op_15~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|op_14~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[171]~48_combout\) # (\Div1|auto_generated|divider|divider|StageOut[171]~47_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~14\ ))
-- \Div1|auto_generated|divider|divider|op_15~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (\Div1|auto_generated|divider|divider|op_14~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[171]~48_combout\) # (\Div1|auto_generated|divider|divider|StageOut[171]~47_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~14\,
	sumout => \Div1|auto_generated|divider|divider|op_15~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~18\);

-- Location: LABCELL_X79_Y31_N36
\Div1|auto_generated|divider|divider|op_15~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[172]~60_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18\ ))
-- \Div1|auto_generated|divider|divider|op_15~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[172]~60_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~18\,
	sumout => \Div1|auto_generated|divider|divider|op_15~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~22\);

-- Location: LABCELL_X79_Y31_N39
\Div1|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[173]~72_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[173]~68_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~22\ ))
-- \Div1|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[173]~72_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[173]~68_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~22\,
	sumout => \Div1|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X79_Y31_N42
\Div1|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[174]~84_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~26\ ))
-- \Div1|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[174]~84_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~26\,
	sumout => \Div1|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X79_Y31_N45
\Div1|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[175]~96_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[175]~89_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~30\ ))
-- \Div1|auto_generated|divider|divider|op_15~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[175]~96_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[175]~89_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~30\,
	sumout => \Div1|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X79_Y31_N48
\Div1|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[176]~108_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~34\ ))
-- \Div1|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_14~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[176]~108_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_15~34\,
	sumout => \Div1|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X79_Y31_N51
\Div1|auto_generated|divider|divider|op_15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_14~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[177]~120_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[177]~110_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~110_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[177]~120_combout\,
	cin => \Div1|auto_generated|divider|divider|op_15~38\,
	cout => \Div1|auto_generated|divider|divider|op_15~6_cout\);

-- Location: LABCELL_X79_Y31_N54
\Div1|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_15~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_15~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X77_Y31_N54
\Div1|auto_generated|divider|divider|StageOut[186]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[186]~109_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[176]~108_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[176]~108_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[186]~109_combout\);

-- Location: LABCELL_X77_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[185]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[185]~97_combout\ = ( \Div1|auto_generated|divider|divider|op_14~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[175]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[175]~89_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_14~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[175]~96_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[175]~89_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~89_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[175]~96_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[185]~97_combout\);

-- Location: LABCELL_X80_Y31_N18
\Div1|auto_generated|divider|divider|StageOut[184]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[184]~78_combout\ = ( \Div1|auto_generated|divider|divider|op_14~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[184]~78_combout\);

-- Location: MLABCELL_X78_Y31_N51
\Div1|auto_generated|divider|divider|StageOut[184]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[184]~85_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[174]~84_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[174]~84_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[184]~85_combout\);

-- Location: LABCELL_X77_Y31_N48
\Div1|auto_generated|divider|divider|StageOut[183]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[183]~73_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[173]~68_combout\) # (\Div1|auto_generated|divider|divider|StageOut[173]~72_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_14~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~72_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[173]~68_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[183]~73_combout\);

-- Location: LABCELL_X80_Y31_N15
\Div1|auto_generated|divider|divider|StageOut[182]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[182]~57_combout\ = ( \Div1|auto_generated|divider|divider|op_14~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[182]~57_combout\);

-- Location: LABCELL_X79_Y30_N54
\Div1|auto_generated|divider|divider|StageOut[182]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[182]~61_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[172]~60_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[172]~60_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[182]~61_combout\);

-- Location: LABCELL_X79_Y30_N18
\Div1|auto_generated|divider|divider|StageOut[181]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[181]~49_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[171]~48_combout\) # (\Div1|auto_generated|divider|divider|StageOut[171]~47_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_14~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~47_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[171]~48_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[181]~49_combout\);

-- Location: MLABCELL_X78_Y33_N21
\Div1|auto_generated|divider|divider|StageOut[180]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[180]~36_combout\ = ( \Div1|auto_generated|divider|divider|op_14~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[180]~36_combout\);

-- Location: MLABCELL_X78_Y33_N36
\Div1|auto_generated|divider|divider|StageOut[180]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[180]~37_combout\ = ( \Div1|auto_generated|divider|divider|op_14~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[180]~37_combout\);

-- Location: LABCELL_X77_Y31_N6
\Div1|auto_generated|divider|divider|op_16~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_16~42_cout\);

-- Location: LABCELL_X77_Y31_N9
\Div1|auto_generated|divider|divider|op_16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_16~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_16~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~10\);

-- Location: LABCELL_X77_Y31_N12
\Div1|auto_generated|divider|divider|op_16~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10\ ))
-- \Div1|auto_generated|divider|divider|op_16~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~10\,
	sumout => \Div1|auto_generated|divider|divider|op_16~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~14\);

-- Location: LABCELL_X77_Y31_N15
\Div1|auto_generated|divider|divider|op_16~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|op_15~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[180]~37_combout\) # (\Div1|auto_generated|divider|divider|StageOut[180]~36_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~14\ ))
-- \Div1|auto_generated|divider|divider|op_16~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (\Div1|auto_generated|divider|divider|op_15~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[180]~37_combout\) # (\Div1|auto_generated|divider|divider|StageOut[180]~36_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~14\,
	sumout => \Div1|auto_generated|divider|divider|op_16~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~18\);

-- Location: LABCELL_X77_Y31_N18
\Div1|auto_generated|divider|divider|op_16~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[181]~49_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~18\ ))
-- \Div1|auto_generated|divider|divider|op_16~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[181]~49_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~18\,
	sumout => \Div1|auto_generated|divider|divider|op_16~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~22\);

-- Location: LABCELL_X77_Y31_N21
\Div1|auto_generated|divider|divider|op_16~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[182]~61_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[182]~57_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22\ ))
-- \Div1|auto_generated|divider|divider|op_16~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[182]~61_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[182]~57_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~22\,
	sumout => \Div1|auto_generated|divider|divider|op_16~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~26\);

-- Location: LABCELL_X77_Y31_N24
\Div1|auto_generated|divider|divider|op_16~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[183]~73_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~26\ ))
-- \Div1|auto_generated|divider|divider|op_16~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[183]~73_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~26\,
	sumout => \Div1|auto_generated|divider|divider|op_16~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~30\);

-- Location: LABCELL_X77_Y31_N27
\Div1|auto_generated|divider|divider|op_16~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[184]~85_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[184]~78_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~30\ ))
-- \Div1|auto_generated|divider|divider|op_16~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[184]~85_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[184]~78_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~30\,
	sumout => \Div1|auto_generated|divider|divider|op_16~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~34\);

-- Location: LABCELL_X77_Y31_N30
\Div1|auto_generated|divider|divider|op_16~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[185]~97_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~34\ ))
-- \Div1|auto_generated|divider|divider|op_16~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[185]~97_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_16~34\,
	sumout => \Div1|auto_generated|divider|divider|op_16~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_16~38\);

-- Location: LABCELL_X77_Y31_N33
\Div1|auto_generated|divider|divider|op_16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_15~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[186]~109_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[186]~99_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_16~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[186]~109_combout\,
	cin => \Div1|auto_generated|divider|divider|op_16~38\,
	cout => \Div1|auto_generated|divider|divider|op_16~6_cout\);

-- Location: LABCELL_X77_Y31_N36
\Div1|auto_generated|divider|divider|op_16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_16~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_16~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_16~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_16~1_sumout\);

-- Location: LABCELL_X79_Y31_N9
\Div1|auto_generated|divider|divider|StageOut[195]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[195]~88_combout\ = ( \Div1|auto_generated|divider|divider|op_15~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[195]~88_combout\);

-- Location: MLABCELL_X78_Y31_N54
\Div1|auto_generated|divider|divider|StageOut[195]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[195]~98_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[185]~97_combout\ & ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[185]~97_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[195]~98_combout\);

-- Location: MLABCELL_X78_Y31_N9
\Div1|auto_generated|divider|divider|StageOut[194]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[194]~86_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[184]~78_combout\ & ( (\Div1|auto_generated|divider|divider|op_15~1_sumout\) # (\Div1|auto_generated|divider|divider|op_15~29_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[184]~78_combout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_15~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[184]~85_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~85_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[184]~78_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[194]~86_combout\);

-- Location: MLABCELL_X78_Y31_N57
\Div1|auto_generated|divider|divider|StageOut[193]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[193]~67_combout\ = ( \Div1|auto_generated|divider|divider|op_15~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[193]~67_combout\);

-- Location: LABCELL_X77_Y31_N57
\Div1|auto_generated|divider|divider|StageOut[193]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[193]~74_combout\ = ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[183]~73_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[183]~73_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[193]~74_combout\);

-- Location: LABCELL_X79_Y30_N45
\Div1|auto_generated|divider|divider|StageOut[192]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[192]~62_combout\ = ( \Div1|auto_generated|divider|divider|op_15~21_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[182]~61_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[182]~57_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~21_sumout\ & ( (\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[182]~61_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[182]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~57_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[182]~61_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[192]~62_combout\);

-- Location: LABCELL_X79_Y31_N18
\Div1|auto_generated|divider|divider|StageOut[191]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[191]~46_combout\ = ( \Div1|auto_generated|divider|divider|op_15~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[191]~46_combout\);

-- Location: LABCELL_X79_Y30_N3
\Div1|auto_generated|divider|divider|StageOut[191]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[191]~50_combout\ = ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[181]~49_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[181]~49_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[191]~50_combout\);

-- Location: MLABCELL_X78_Y33_N42
\Div1|auto_generated|divider|divider|StageOut[190]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[190]~38_combout\ = ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[180]~36_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[180]~37_combout\) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_15~13_sumout\ ) ) # ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_15~13_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[180]~36_combout\) # (\Div1|auto_generated|divider|divider|StageOut[180]~37_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~37_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[180]~36_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[190]~38_combout\);

-- Location: LABCELL_X79_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[189]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[189]~25_combout\ = ( \Div1|auto_generated|divider|divider|op_15~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[189]~25_combout\);

-- Location: LABCELL_X77_Y32_N30
\Div1|auto_generated|divider|divider|StageOut[189]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[189]~26_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~9_sumout\ & ( \Div1|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[189]~26_combout\);

-- Location: MLABCELL_X78_Y31_N12
\Div1|auto_generated|divider|divider|op_17~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_17~42_cout\);

-- Location: MLABCELL_X78_Y31_N15
\Div1|auto_generated|divider|divider|op_17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~9_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_17~10\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_17~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~10\);

-- Location: MLABCELL_X78_Y31_N18
\Div1|auto_generated|divider|divider|op_17~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~10\ ))
-- \Div1|auto_generated|divider|divider|op_17~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~10\,
	sumout => \Div1|auto_generated|divider|divider|op_17~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~14\);

-- Location: MLABCELL_X78_Y31_N21
\Div1|auto_generated|divider|divider|op_17~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~14\ ))
-- \Div1|auto_generated|divider|divider|op_17~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[189]~26_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[189]~25_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~14\,
	sumout => \Div1|auto_generated|divider|divider|op_17~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~18\);

-- Location: MLABCELL_X78_Y31_N24
\Div1|auto_generated|divider|divider|op_17~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[190]~38_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~18\ ))
-- \Div1|auto_generated|divider|divider|op_17~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[190]~38_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~18\,
	sumout => \Div1|auto_generated|divider|divider|op_17~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~22\);

-- Location: MLABCELL_X78_Y31_N27
\Div1|auto_generated|divider|divider|op_17~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[191]~50_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[191]~46_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~22\ ))
-- \Div1|auto_generated|divider|divider|op_17~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[191]~50_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[191]~46_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~22\,
	sumout => \Div1|auto_generated|divider|divider|op_17~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~26\);

-- Location: MLABCELL_X78_Y31_N30
\Div1|auto_generated|divider|divider|op_17~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[192]~62_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26\ ))
-- \Div1|auto_generated|divider|divider|op_17~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[192]~62_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~26\,
	sumout => \Div1|auto_generated|divider|divider|op_17~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~30\);

-- Location: MLABCELL_X78_Y31_N33
\Div1|auto_generated|divider|divider|op_17~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[193]~74_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[193]~67_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~30\ ))
-- \Div1|auto_generated|divider|divider|op_17~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[193]~74_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[193]~67_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~30\,
	sumout => \Div1|auto_generated|divider|divider|op_17~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~34\);

-- Location: MLABCELL_X78_Y31_N36
\Div1|auto_generated|divider|divider|op_17~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~37_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[194]~86_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~34\ ))
-- \Div1|auto_generated|divider|divider|op_17~38\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_16~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[194]~86_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_17~34\,
	sumout => \Div1|auto_generated|divider|divider|op_17~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_17~38\);

-- Location: MLABCELL_X78_Y31_N39
\Div1|auto_generated|divider|divider|op_17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_16~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[195]~98_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[195]~88_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_17~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~88_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_16~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[195]~98_combout\,
	cin => \Div1|auto_generated|divider|divider|op_17~38\,
	cout => \Div1|auto_generated|divider|divider|op_17~6_cout\);

-- Location: MLABCELL_X78_Y31_N42
\Div1|auto_generated|divider|divider|op_17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_17~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_17~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_17~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_17~1_sumout\);

-- Location: LABCELL_X77_Y31_N45
\Div1|auto_generated|divider|divider|StageOut[202]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[202]~56_combout\ = ( \Div1|auto_generated|divider|divider|op_16~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[202]~56_combout\);

-- Location: LABCELL_X79_Y30_N6
\Div1|auto_generated|divider|divider|StageOut[202]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[202]~63_combout\ = ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[192]~62_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[192]~62_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[202]~63_combout\);

-- Location: MLABCELL_X78_Y32_N54
\Div1|auto_generated|divider|divider|StageOut[201]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[201]~51_combout\ = ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[191]~50_combout\) # (\Div1|auto_generated|divider|divider|StageOut[191]~46_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_16~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~46_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[191]~50_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[201]~51_combout\);

-- Location: LABCELL_X77_Y32_N15
\Div1|auto_generated|divider|divider|StageOut[200]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[200]~35_combout\ = ( \Div1|auto_generated|divider|divider|op_16~17_sumout\ & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[200]~35_combout\);

-- Location: MLABCELL_X78_Y33_N3
\Div1|auto_generated|divider|divider|StageOut[200]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[200]~39_combout\ = ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[190]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[190]~38_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[200]~39_combout\);

-- Location: LABCELL_X77_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[199]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ = ( \Div1|auto_generated|divider|divider|op_16~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[189]~25_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[189]~26_combout\) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~13_sumout\ & ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[189]~25_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[189]~26_combout\) ) ) ) # ( \Div1|auto_generated|divider|divider|op_16~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~26_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[199]~27_combout\);

-- Location: LABCELL_X77_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[198]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[198]~14_combout\ = ( \Div1|auto_generated|divider|divider|op_16~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_16~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[198]~14_combout\);

-- Location: LABCELL_X77_Y32_N27
\Div1|auto_generated|divider|divider|StageOut[198]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[198]~15_combout\ = ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[198]~15_combout\);

-- Location: MLABCELL_X78_Y32_N12
\Div1|auto_generated|divider|divider|op_18~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_18~42_cout\);

-- Location: MLABCELL_X78_Y32_N15
\Div1|auto_generated|divider|divider|op_18~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_18~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_18~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~38\);

-- Location: MLABCELL_X78_Y32_N18
\Div1|auto_generated|divider|divider|op_18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~38\ ))
-- \Div1|auto_generated|divider|divider|op_18~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~38\,
	sumout => \Div1|auto_generated|divider|divider|op_18~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~10\);

-- Location: MLABCELL_X78_Y32_N21
\Div1|auto_generated|divider|divider|op_18~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10\ ))
-- \Div1|auto_generated|divider|divider|op_18~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[198]~15_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[198]~14_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~10\,
	sumout => \Div1|auto_generated|divider|divider|op_18~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~14\);

-- Location: MLABCELL_X78_Y32_N24
\Div1|auto_generated|divider|divider|op_18~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14\ ))
-- \Div1|auto_generated|divider|divider|op_18~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[199]~27_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~14\,
	sumout => \Div1|auto_generated|divider|divider|op_18~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~18\);

-- Location: MLABCELL_X78_Y32_N27
\Div1|auto_generated|divider|divider|op_18~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[200]~39_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[200]~35_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18\ ))
-- \Div1|auto_generated|divider|divider|op_18~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[200]~39_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[200]~35_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~18\,
	sumout => \Div1|auto_generated|divider|divider|op_18~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~22\);

-- Location: MLABCELL_X78_Y32_N30
\Div1|auto_generated|divider|divider|op_18~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[201]~51_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~22\ ))
-- \Div1|auto_generated|divider|divider|op_18~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[201]~51_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~22\,
	sumout => \Div1|auto_generated|divider|divider|op_18~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~26\);

-- Location: MLABCELL_X78_Y32_N33
\Div1|auto_generated|divider|divider|op_18~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[202]~63_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~26\ ))
-- \Div1|auto_generated|divider|divider|op_18~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[202]~63_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~26\,
	sumout => \Div1|auto_generated|divider|divider|op_18~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~30\);

-- Location: LABCELL_X77_Y31_N42
\Div1|auto_generated|divider|divider|StageOut[204]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[204]~77_combout\ = ( \Div1|auto_generated|divider|divider|op_16~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_16~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[204]~77_combout\);

-- Location: MLABCELL_X78_Y31_N6
\Div1|auto_generated|divider|divider|StageOut[204]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[204]~87_combout\ = ( \Div1|auto_generated|divider|divider|op_16~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[194]~86_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[194]~86_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[204]~87_combout\);

-- Location: LABCELL_X77_Y31_N51
\Div1|auto_generated|divider|divider|StageOut[203]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[203]~75_combout\ = ( \Div1|auto_generated|divider|divider|op_16~29_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[193]~74_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[193]~67_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_16~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_16~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[193]~74_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[193]~67_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~67_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[193]~74_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_16~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[203]~75_combout\);

-- Location: MLABCELL_X78_Y32_N36
\Div1|auto_generated|divider|divider|op_18~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[203]~75_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~30\ ))
-- \Div1|auto_generated|divider|divider|op_18~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_17~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[203]~75_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_18~30\,
	sumout => \Div1|auto_generated|divider|divider|op_18~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_18~34\);

-- Location: MLABCELL_X78_Y32_N39
\Div1|auto_generated|divider|divider|op_18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_17~37_sumout\)))) # (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[204]~87_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[204]~77_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~77_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[204]~87_combout\,
	cin => \Div1|auto_generated|divider|divider|op_18~34\,
	cout => \Div1|auto_generated|divider|divider|op_18~6_cout\);

-- Location: MLABCELL_X78_Y32_N42
\Div1|auto_generated|divider|divider|op_18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_18~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_18~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_18~1_sumout\);

-- Location: MLABCELL_X78_Y32_N0
\Div1|auto_generated|divider|divider|StageOut[222]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[222]~55_combout\ = ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_18~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[222]~55_combout\);

-- Location: MLABCELL_X78_Y31_N48
\Div1|auto_generated|divider|divider|StageOut[213]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[213]~66_combout\ = ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_17~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[213]~66_combout\);

-- Location: LABCELL_X79_Y32_N42
\Div1|auto_generated|divider|divider|StageOut[213]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[213]~76_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[203]~75_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[203]~75_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[213]~76_combout\);

-- Location: MLABCELL_X78_Y31_N0
\Div1|auto_generated|divider|divider|StageOut[212]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[212]~64_combout\ = ( \Div1|auto_generated|divider|divider|op_17~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[202]~63_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[202]~56_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_17~29_sumout\ & ( (\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[202]~63_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[202]~56_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~56_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[202]~63_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[212]~64_combout\);

-- Location: MLABCELL_X78_Y31_N3
\Div1|auto_generated|divider|divider|StageOut[211]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[211]~45_combout\ = ( \Div1|auto_generated|divider|divider|op_17~25_sumout\ & ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[211]~45_combout\);

-- Location: MLABCELL_X78_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[211]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[211]~52_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[201]~51_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[201]~51_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[211]~52_combout\);

-- Location: LABCELL_X79_Y32_N48
\Div1|auto_generated|divider|divider|StageOut[210]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[210]~40_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[200]~35_combout\) # (\Div1|auto_generated|divider|divider|StageOut[200]~39_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_17~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~39_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_17~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[200]~35_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[210]~40_combout\);

-- Location: LABCELL_X79_Y32_N39
\Div1|auto_generated|divider|divider|StageOut[209]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[209]~24_combout\ = ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_17~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[209]~24_combout\);

-- Location: LABCELL_X77_Y32_N18
\Div1|auto_generated|divider|divider|StageOut[209]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[209]~28_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[199]~27_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[199]~27_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[209]~28_combout\);

-- Location: LABCELL_X79_Y32_N54
\Div1|auto_generated|divider|divider|StageOut[208]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[198]~14_combout\) # (\Div1|auto_generated|divider|divider|StageOut[198]~15_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_17~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~15_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[198]~14_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[208]~16_combout\);

-- Location: MLABCELL_X78_Y34_N39
\Div1|auto_generated|divider|divider|StageOut[207]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ = ( !\Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_17~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_17~9_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\);

-- Location: MLABCELL_X78_Y34_N15
\Div1|auto_generated|divider|divider|StageOut[207]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[207]~4_combout\ = ( \Div1|auto_generated|divider|divider|op_17~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[207]~4_combout\);

-- Location: LABCELL_X79_Y32_N0
\Div1|auto_generated|divider|divider|op_19~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_19~42_cout\);

-- Location: LABCELL_X79_Y32_N3
\Div1|auto_generated|divider|divider|op_19~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_19~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_19~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~38\);

-- Location: LABCELL_X79_Y32_N6
\Div1|auto_generated|divider|divider|op_19~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~38\ ))
-- \Div1|auto_generated|divider|divider|op_19~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~38\,
	sumout => \Div1|auto_generated|divider|divider|op_19~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~34\);

-- Location: LABCELL_X79_Y32_N9
\Div1|auto_generated|divider|divider|op_19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~34\ ))
-- \Div1|auto_generated|divider|divider|op_19~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[207]~4_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[207]~3_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~34\,
	sumout => \Div1|auto_generated|divider|divider|op_19~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~10\);

-- Location: LABCELL_X79_Y32_N12
\Div1|auto_generated|divider|divider|op_19~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10\ ))
-- \Div1|auto_generated|divider|divider|op_19~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[208]~16_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~10\,
	sumout => \Div1|auto_generated|divider|divider|op_19~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~14\);

-- Location: LABCELL_X79_Y32_N15
\Div1|auto_generated|divider|divider|op_19~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[209]~28_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[209]~24_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~14\ ))
-- \Div1|auto_generated|divider|divider|op_19~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[209]~28_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[209]~24_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~14\,
	sumout => \Div1|auto_generated|divider|divider|op_19~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~18\);

-- Location: LABCELL_X79_Y32_N18
\Div1|auto_generated|divider|divider|op_19~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[210]~40_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18\ ))
-- \Div1|auto_generated|divider|divider|op_19~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[210]~40_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~18\,
	sumout => \Div1|auto_generated|divider|divider|op_19~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~22\);

-- Location: LABCELL_X79_Y32_N21
\Div1|auto_generated|divider|divider|op_19~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[211]~52_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[211]~45_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22\ ))
-- \Div1|auto_generated|divider|divider|op_19~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[211]~52_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[211]~45_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~22\,
	sumout => \Div1|auto_generated|divider|divider|op_19~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~26\);

-- Location: LABCELL_X79_Y32_N24
\Div1|auto_generated|divider|divider|op_19~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[212]~64_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~26\ ))
-- \Div1|auto_generated|divider|divider|op_19~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_18~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[212]~64_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_19~26\,
	sumout => \Div1|auto_generated|divider|divider|op_19~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_19~30\);

-- Location: LABCELL_X79_Y32_N27
\Div1|auto_generated|divider|divider|op_19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_18~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[213]~76_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[213]~66_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~66_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_18~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[213]~76_combout\,
	cin => \Div1|auto_generated|divider|divider|op_19~30\,
	cout => \Div1|auto_generated|divider|divider|op_19~6_cout\);

-- Location: LABCELL_X79_Y32_N30
\Div1|auto_generated|divider|divider|op_19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_19~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_19~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_19~1_sumout\);

-- Location: LABCELL_X79_Y34_N48
\Div1|auto_generated|divider|divider|StageOut[222]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[222]~65_combout\ = ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[212]~64_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[212]~64_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[222]~65_combout\);

-- Location: MLABCELL_X78_Y32_N9
\Div1|auto_generated|divider|divider|StageOut[221]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[221]~53_combout\ = ( \Div1|auto_generated|divider|divider|op_18~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[211]~45_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[211]~52_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[211]~45_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[211]~52_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~52_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[211]~45_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[221]~53_combout\);

-- Location: MLABCELL_X78_Y32_N48
\Div1|auto_generated|divider|divider|StageOut[220]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[220]~34_combout\ = ( \Div1|auto_generated|divider|divider|op_18~21_sumout\ & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[220]~34_combout\);

-- Location: LABCELL_X79_Y32_N36
\Div1|auto_generated|divider|divider|StageOut[220]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[220]~41_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[210]~40_combout\ & ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[210]~40_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[220]~41_combout\);

-- Location: MLABCELL_X78_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[219]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ = ( \Div1|auto_generated|divider|divider|op_18~17_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[209]~28_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[209]~24_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_18~17_sumout\ & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[209]~28_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[209]~24_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001111011111110111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~24_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[209]~28_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~17_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[219]~29_combout\);

-- Location: MLABCELL_X78_Y32_N6
\Div1|auto_generated|divider|divider|StageOut[218]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[218]~13_combout\ = ( \Div1|auto_generated|divider|divider|op_18~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[218]~13_combout\);

-- Location: LABCELL_X79_Y34_N3
\Div1|auto_generated|divider|divider|StageOut[218]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[218]~17_combout\ = ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[208]~16_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[208]~16_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[218]~17_combout\);

-- Location: MLABCELL_X78_Y34_N54
\Div1|auto_generated|divider|divider|StageOut[217]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ & ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ 
-- & ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[207]~4_combout\ ) ) ) # ( \Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ & 
-- ( \Div1|auto_generated|divider|divider|op_18~9_sumout\ ) ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[207]~3_combout\ & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_18~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~9_sumout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[207]~3_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[217]~5_combout\);

-- Location: MLABCELL_X78_Y34_N9
\Div1|auto_generated|divider|divider|StageOut[216]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[216]~221_combout\ = ( \Div1|auto_generated|divider|divider|op_18~37_sumout\ & ( !\Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_18~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[216]~221_combout\);

-- Location: MLABCELL_X78_Y34_N33
\Div1|auto_generated|divider|divider|StageOut[216]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[216]~222_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~81_sumout\ & ( \Div1|auto_generated|divider|divider|op_18~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~81_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[216]~222_combout\);

-- Location: LABCELL_X79_Y34_N12
\Div1|auto_generated|divider|divider|op_20~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_20~42_cout\);

-- Location: LABCELL_X79_Y34_N15
\Div1|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_20~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~38\);

-- Location: LABCELL_X79_Y34_N18
\Div1|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_20~38\ ))
-- \Div1|auto_generated|divider|divider|op_20~34\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~38\,
	sumout => \Div1|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~34\);

-- Location: LABCELL_X79_Y34_N21
\Div1|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|op_19~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[216]~222_combout\) # (\Div1|auto_generated|divider|divider|StageOut[216]~221_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~34\ ))
-- \Div1|auto_generated|divider|divider|op_20~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (\Div1|auto_generated|divider|divider|op_19~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[216]~222_combout\) # (\Div1|auto_generated|divider|divider|StageOut[216]~221_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~34\,
	sumout => \Div1|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~30\);

-- Location: LABCELL_X79_Y34_N24
\Div1|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~30\ ))
-- \Div1|auto_generated|divider|divider|op_20~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[217]~5_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~30\,
	sumout => \Div1|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~10\);

-- Location: LABCELL_X79_Y34_N27
\Div1|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10\ ))
-- \Div1|auto_generated|divider|divider|op_20~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~13_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[218]~17_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[218]~13_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~10\,
	sumout => \Div1|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~14\);

-- Location: LABCELL_X79_Y34_N30
\Div1|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~14\ ))
-- \Div1|auto_generated|divider|divider|op_20~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[219]~29_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~14\,
	sumout => \Div1|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~18\);

-- Location: LABCELL_X79_Y34_N33
\Div1|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[220]~41_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[220]~34_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~18\ ))
-- \Div1|auto_generated|divider|divider|op_20~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[220]~41_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[220]~34_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~18\,
	sumout => \Div1|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~22\);

-- Location: LABCELL_X79_Y34_N36
\Div1|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[221]~53_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22\ ))
-- \Div1|auto_generated|divider|divider|op_20~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_19~25_sumout\))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[221]~53_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_20~22\,
	sumout => \Div1|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_20~26\);

-- Location: LABCELL_X79_Y34_N39
\Div1|auto_generated|divider|divider|op_20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_19~29_sumout\)))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[222]~65_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[222]~55_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~55_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~29_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[222]~65_combout\,
	cin => \Div1|auto_generated|divider|divider|op_20~26\,
	cout => \Div1|auto_generated|divider|divider|op_20~6_cout\);

-- Location: LABCELL_X79_Y34_N42
\Div1|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_20~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: LABCELL_X80_Y34_N54
\Div1|auto_generated|divider|divider|StageOut[240]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[240]~33_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[240]~33_combout\);

-- Location: LABCELL_X80_Y34_N6
\Div1|auto_generated|divider|divider|StageOut[231]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[231]~44_combout\ = ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~25_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[231]~44_combout\);

-- Location: LABCELL_X79_Y34_N57
\Div1|auto_generated|divider|divider|StageOut[231]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[231]~54_combout\ = (\Div1|auto_generated|divider|divider|op_19~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[221]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[221]~53_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[231]~54_combout\);

-- Location: LABCELL_X80_Y34_N15
\Div1|auto_generated|divider|divider|StageOut[230]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[230]~42_combout\ = ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[220]~34_combout\) # (\Div1|auto_generated|divider|divider|StageOut[220]~41_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~41_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[220]~34_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[230]~42_combout\);

-- Location: LABCELL_X79_Y32_N57
\Div1|auto_generated|divider|divider|StageOut[229]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[229]~23_combout\ = ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~17_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[229]~23_combout\);

-- Location: MLABCELL_X78_Y32_N3
\Div1|auto_generated|divider|divider|StageOut[229]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[229]~30_combout\ = ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[219]~29_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[219]~29_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[229]~30_combout\);

-- Location: LABCELL_X79_Y34_N0
\Div1|auto_generated|divider|divider|StageOut[228]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[228]~18_combout\ = ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[218]~17_combout\) # (\Div1|auto_generated|divider|divider|StageOut[218]~13_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_19~13_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~13_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[218]~17_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[228]~18_combout\);

-- Location: LABCELL_X79_Y32_N51
\Div1|auto_generated|divider|divider|StageOut[227]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[227]~2_combout\ = ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[227]~2_combout\);

-- Location: MLABCELL_X78_Y34_N51
\Div1|auto_generated|divider|divider|StageOut[227]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[227]~6_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[217]~5_combout\ & ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[217]~5_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[227]~6_combout\);

-- Location: MLABCELL_X78_Y34_N18
\Div1|auto_generated|divider|divider|StageOut[226]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[226]~223_combout\ = ( \Div1|auto_generated|divider|divider|op_19~33_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[216]~221_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[216]~222_combout\) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_19~33_sumout\ & ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( 
-- (\Div1|auto_generated|divider|divider|StageOut[216]~221_combout\) # (\Div1|auto_generated|divider|divider|StageOut[216]~222_combout\) ) ) ) # ( \Div1|auto_generated|divider|divider|op_19~33_sumout\ & ( !\Div1|auto_generated|divider|divider|op_19~1_sumout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~222_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[216]~221_combout\,
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_19~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[226]~223_combout\);

-- Location: LABCELL_X79_Y34_N51
\Div1|auto_generated|divider|divider|StageOut[225]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[225]~230_combout\ = (\Div1|auto_generated|divider|divider|op_19~37_sumout\ & !\Div1|auto_generated|divider|divider|op_19~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_19~37_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[225]~230_combout\);

-- Location: LABCELL_X79_Y32_N45
\Div1|auto_generated|divider|divider|StageOut[225]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[225]~231_combout\ = ( \Div1|auto_generated|divider|divider|op_19~1_sumout\ & ( \Div1|auto_generated|divider|my_abs_num|op_1~85_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~85_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[225]~231_combout\);

-- Location: LABCELL_X80_Y34_N18
\Div1|auto_generated|divider|divider|op_21~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_21~42_cout\);

-- Location: LABCELL_X80_Y34_N21
\Div1|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_21~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~38\);

-- Location: LABCELL_X80_Y34_N24
\Div1|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~38\ ))
-- \Div1|auto_generated|divider|divider|op_21~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~38\,
	sumout => \Div1|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~34\);

-- Location: LABCELL_X80_Y34_N27
\Div1|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[225]~231_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[225]~230_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~34\ ))
-- \Div1|auto_generated|divider|divider|op_21~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[225]~231_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[225]~230_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~34\,
	sumout => \Div1|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~30\);

-- Location: LABCELL_X80_Y34_N30
\Div1|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[226]~223_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30\ ))
-- \Div1|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[226]~223_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~30\,
	sumout => \Div1|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~26\);

-- Location: LABCELL_X80_Y34_N33
\Div1|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26\ ))
-- \Div1|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_20~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[227]~6_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[227]~2_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~26\,
	sumout => \Div1|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~10\);

-- Location: LABCELL_X80_Y34_N36
\Div1|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~10\ ))
-- \Div1|auto_generated|divider|divider|op_21~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[228]~18_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~10\,
	sumout => \Div1|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~14\);

-- Location: LABCELL_X80_Y34_N39
\Div1|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|op_20~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[229]~30_combout\) # (\Div1|auto_generated|divider|divider|StageOut[229]~23_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14\ ))
-- \Div1|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|op_20~17_sumout\)) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[229]~30_combout\) # (\Div1|auto_generated|divider|divider|StageOut[229]~23_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~14\,
	sumout => \Div1|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~18\);

-- Location: LABCELL_X80_Y34_N42
\Div1|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[230]~42_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~18\ ))
-- \Div1|auto_generated|divider|divider|op_21~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_20~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[230]~42_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_21~18\,
	sumout => \Div1|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_21~22\);

-- Location: LABCELL_X80_Y34_N45
\Div1|auto_generated|divider|divider|op_21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & (\Div1|auto_generated|divider|divider|op_20~25_sumout\)) # (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[231]~54_combout\) # (\Div1|auto_generated|divider|divider|StageOut[231]~44_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~44_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[231]~54_combout\,
	cin => \Div1|auto_generated|divider|divider|op_21~22\,
	cout => \Div1|auto_generated|divider|divider|op_21~6_cout\);

-- Location: LABCELL_X80_Y34_N48
\Div1|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_21~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: LABCELL_X80_Y34_N12
\Div1|auto_generated|divider|divider|StageOut[240]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[240]~43_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[230]~42_combout\ & ( \Div1|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[230]~42_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[240]~43_combout\);

-- Location: LABCELL_X81_Y34_N0
\Div1|auto_generated|divider|divider|StageOut[239]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ = ( \Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[229]~30_combout\) # (\Div1|auto_generated|divider|divider|StageOut[229]~23_combout\) 
-- ) ) # ( !\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_20~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~23_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[229]~30_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[239]~31_combout\);

-- Location: LABCELL_X80_Y34_N9
\Div1|auto_generated|divider|divider|StageOut[238]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ = (!\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|op_20~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[238]~12_combout\);

-- Location: LABCELL_X79_Y34_N6
\Div1|auto_generated|divider|divider|StageOut[238]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[238]~19_combout\ = (\Div1|auto_generated|divider|divider|op_20~1_sumout\ & \Div1|auto_generated|divider|divider|StageOut[228]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[228]~18_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[238]~19_combout\);

-- Location: LABCELL_X81_Y34_N6
\Div1|auto_generated|divider|divider|StageOut[237]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ = ( \Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[227]~6_combout\) # (\Div1|auto_generated|divider|divider|StageOut[227]~2_combout\) ) 
-- ) # ( !\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_20~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[227]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[237]~7_combout\);

-- Location: LABCELL_X79_Y34_N9
\Div1|auto_generated|divider|divider|StageOut[236]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[236]~220_combout\ = ( !\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_20~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[236]~220_combout\);

-- Location: MLABCELL_X78_Y34_N24
\Div1|auto_generated|divider|divider|StageOut[236]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[236]~224_combout\ = ( \Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[226]~223_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[226]~223_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[236]~224_combout\);

-- Location: MLABCELL_X82_Y35_N18
\Div1|auto_generated|divider|divider|StageOut[235]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[235]~232_combout\ = ( \Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[225]~230_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[225]~231_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_20~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~231_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[225]~230_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[235]~232_combout\);

-- Location: LABCELL_X79_Y34_N54
\Div1|auto_generated|divider|divider|StageOut[234]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[234]~276_combout\ = ( !\Div1|auto_generated|divider|divider|op_20~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_20~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[234]~276_combout\);

-- Location: LABCELL_X80_Y34_N57
\Div1|auto_generated|divider|divider|StageOut[234]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[234]~277_combout\ = (\Div1|auto_generated|divider|my_abs_num|op_1~105_sumout\ & \Div1|auto_generated|divider|divider|op_20~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~105_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[234]~277_combout\);

-- Location: LABCELL_X81_Y34_N24
\Div1|auto_generated|divider|divider|op_22~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_22~42_cout\);

-- Location: LABCELL_X81_Y34_N27
\Div1|auto_generated|divider|divider|op_22~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_22~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_22~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~38\);

-- Location: LABCELL_X81_Y34_N30
\Div1|auto_generated|divider|divider|op_22~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~33_sumout\ = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_22~38\ ))
-- \Div1|auto_generated|divider|divider|op_22~34\ = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\)) ) + ( \Div1|auto_generated|divider|divider|op_22~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~38\,
	sumout => \Div1|auto_generated|divider|divider|op_22~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~34\);

-- Location: LABCELL_X81_Y34_N33
\Div1|auto_generated|divider|divider|op_22~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[234]~277_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[234]~276_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~34\ ))
-- \Div1|auto_generated|divider|divider|op_22~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[234]~277_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[234]~276_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~34\,
	sumout => \Div1|auto_generated|divider|divider|op_22~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~30\);

-- Location: LABCELL_X81_Y34_N36
\Div1|auto_generated|divider|divider|op_22~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[235]~232_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30\ ))
-- \Div1|auto_generated|divider|divider|op_22~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[235]~232_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~30\,
	sumout => \Div1|auto_generated|divider|divider|op_22~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~26\);

-- Location: LABCELL_X81_Y34_N39
\Div1|auto_generated|divider|divider|op_22~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|op_21~25_sumout\)) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[236]~224_combout\) # (\Div1|auto_generated|divider|divider|StageOut[236]~220_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26\ ))
-- \Div1|auto_generated|divider|divider|op_22~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|op_21~25_sumout\)) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[236]~224_combout\) # (\Div1|auto_generated|divider|divider|StageOut[236]~220_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~26\,
	sumout => \Div1|auto_generated|divider|divider|op_22~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~22\);

-- Location: LABCELL_X81_Y34_N42
\Div1|auto_generated|divider|divider|op_22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22\ ))
-- \Div1|auto_generated|divider|divider|op_22~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[237]~7_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~22\,
	sumout => \Div1|auto_generated|divider|divider|op_22~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~10\);

-- Location: LABCELL_X81_Y34_N45
\Div1|auto_generated|divider|divider|op_22~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|op_21~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[238]~19_combout\) # (\Div1|auto_generated|divider|divider|StageOut[238]~12_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~10\ ))
-- \Div1|auto_generated|divider|divider|op_22~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (\Div1|auto_generated|divider|divider|op_21~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[238]~19_combout\) # (\Div1|auto_generated|divider|divider|StageOut[238]~12_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~10\,
	sumout => \Div1|auto_generated|divider|divider|op_22~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~14\);

-- Location: LABCELL_X81_Y34_N48
\Div1|auto_generated|divider|divider|op_22~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~14\ ))
-- \Div1|auto_generated|divider|divider|op_22~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~17_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[239]~31_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_22~14\,
	sumout => \Div1|auto_generated|divider|divider|op_22~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_22~18\);

-- Location: LABCELL_X81_Y34_N51
\Div1|auto_generated|divider|divider|op_22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_21~21_sumout\)))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[240]~43_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[240]~33_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~33_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[240]~43_combout\,
	cin => \Div1|auto_generated|divider|divider|op_22~18\,
	cout => \Div1|auto_generated|divider|divider|op_22~6_cout\);

-- Location: LABCELL_X81_Y34_N54
\Div1|auto_generated|divider|divider|op_22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_22~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_22~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_22~1_sumout\);

-- Location: LABCELL_X81_Y34_N18
\Div1|auto_generated|divider|divider|StageOut[249]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[249]~22_combout\ = (\Div1|auto_generated|divider|divider|op_21~17_sumout\ & !\Div1|auto_generated|divider|divider|op_21~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[249]~22_combout\);

-- Location: MLABCELL_X82_Y34_N45
\Div1|auto_generated|divider|divider|StageOut[249]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[249]~32_combout\ = ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[239]~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[239]~31_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[249]~32_combout\);

-- Location: LABCELL_X80_Y34_N0
\Div1|auto_generated|divider|divider|StageOut[248]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ & ( (\Div1|auto_generated|divider|divider|op_21~13_sumout\) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\) ) ) # ( 
-- !\Div1|auto_generated|divider|divider|StageOut[238]~12_combout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_21~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[238]~19_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~19_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[238]~12_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[248]~20_combout\);

-- Location: LABCELL_X80_Y34_N3
\Div1|auto_generated|divider|divider|StageOut[247]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[247]~1_combout\ = ( \Div1|auto_generated|divider|divider|op_21~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[247]~1_combout\);

-- Location: LABCELL_X81_Y34_N3
\Div1|auto_generated|divider|divider|StageOut[247]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[247]~8_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[237]~7_combout\ & ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[237]~7_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[247]~8_combout\);

-- Location: MLABCELL_X82_Y34_N39
\Div1|auto_generated|divider|divider|StageOut[246]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[246]~225_combout\ = ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[236]~220_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[236]~224_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_21~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~224_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[236]~220_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[246]~225_combout\);

-- Location: LABCELL_X81_Y34_N9
\Div1|auto_generated|divider|divider|StageOut[245]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[245]~229_combout\ = (!\Div1|auto_generated|divider|divider|op_21~1_sumout\ & \Div1|auto_generated|divider|divider|op_21~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[245]~229_combout\);

-- Location: MLABCELL_X82_Y35_N3
\Div1|auto_generated|divider|divider|StageOut[245]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[245]~233_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[235]~232_combout\ & ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[235]~232_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[245]~233_combout\);

-- Location: MLABCELL_X82_Y34_N51
\Div1|auto_generated|divider|divider|StageOut[244]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[244]~278_combout\ = ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[234]~277_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[234]~276_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_21~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_21~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~276_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[234]~277_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[244]~278_combout\);

-- Location: LABCELL_X83_Y35_N30
\Div1|auto_generated|divider|divider|StageOut[243]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[243]~282_combout\ = ( \Div1|auto_generated|divider|divider|op_21~37_sumout\ & ( !\Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[243]~282_combout\);

-- Location: LABCELL_X83_Y35_N39
\Div1|auto_generated|divider|divider|StageOut[243]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[243]~283_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~109_sumout\ & ( \Div1|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~109_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[243]~283_combout\);

-- Location: MLABCELL_X82_Y34_N0
\Div1|auto_generated|divider|divider|op_23~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_23~42_cout\);

-- Location: MLABCELL_X82_Y34_N3
\Div1|auto_generated|divider|divider|op_23~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_23~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_23~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~38\);

-- Location: MLABCELL_X82_Y34_N6
\Div1|auto_generated|divider|divider|op_23~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~38\ ))
-- \Div1|auto_generated|divider|divider|op_23~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~38\,
	sumout => \Div1|auto_generated|divider|divider|op_23~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~34\);

-- Location: MLABCELL_X82_Y34_N9
\Div1|auto_generated|divider|divider|op_23~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|op_22~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[243]~283_combout\) # (\Div1|auto_generated|divider|divider|StageOut[243]~282_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~34\ ))
-- \Div1|auto_generated|divider|divider|op_23~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (\Div1|auto_generated|divider|divider|op_22~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[243]~283_combout\) # (\Div1|auto_generated|divider|divider|StageOut[243]~282_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~34\,
	sumout => \Div1|auto_generated|divider|divider|op_23~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~30\);

-- Location: MLABCELL_X82_Y34_N12
\Div1|auto_generated|divider|divider|op_23~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[244]~278_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30\ ))
-- \Div1|auto_generated|divider|divider|op_23~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[244]~278_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~30\,
	sumout => \Div1|auto_generated|divider|divider|op_23~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~26\);

-- Location: MLABCELL_X82_Y34_N15
\Div1|auto_generated|divider|divider|op_23~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[245]~233_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[245]~229_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26\ ))
-- \Div1|auto_generated|divider|divider|op_23~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[245]~233_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[245]~229_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~26\,
	sumout => \Div1|auto_generated|divider|divider|op_23~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~22\);

-- Location: MLABCELL_X82_Y34_N18
\Div1|auto_generated|divider|divider|op_23~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[246]~225_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22\ ))
-- \Div1|auto_generated|divider|divider|op_23~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[246]~225_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~22\,
	sumout => \Div1|auto_generated|divider|divider|op_23~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~18\);

-- Location: MLABCELL_X82_Y34_N21
\Div1|auto_generated|divider|divider|op_23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~18\ ))
-- \Div1|auto_generated|divider|divider|op_23~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[247]~8_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~18\,
	sumout => \Div1|auto_generated|divider|divider|op_23~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~10\);

-- Location: MLABCELL_X82_Y34_N24
\Div1|auto_generated|divider|divider|op_23~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~10\ ))
-- \Div1|auto_generated|divider|divider|op_23~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_22~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[248]~20_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_23~10\,
	sumout => \Div1|auto_generated|divider|divider|op_23~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_23~14\);

-- Location: MLABCELL_X82_Y34_N27
\Div1|auto_generated|divider|divider|op_23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_22~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[249]~32_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[249]~22_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~22_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[249]~32_combout\,
	cin => \Div1|auto_generated|divider|divider|op_23~14\,
	cout => \Div1|auto_generated|divider|divider|op_23~6_cout\);

-- Location: MLABCELL_X82_Y34_N30
\Div1|auto_generated|divider|divider|op_23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_23~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_23~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_23~1_sumout\);

-- Location: MLABCELL_X82_Y34_N54
\Div1|auto_generated|divider|divider|StageOut[267]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[267]~0_combout\ = ( \Div1|auto_generated|divider|divider|op_23~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[267]~0_combout\);

-- Location: MLABCELL_X82_Y35_N15
\Div1|auto_generated|divider|divider|StageOut[258]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[258]~11_combout\ = ( \Div1|auto_generated|divider|divider|op_22~13_sumout\ & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~13_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[258]~11_combout\);

-- Location: MLABCELL_X82_Y35_N0
\Div1|auto_generated|divider|divider|StageOut[258]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[258]~21_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[248]~20_combout\ & ( \Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[248]~20_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[258]~21_combout\);

-- Location: LABCELL_X81_Y34_N15
\Div1|auto_generated|divider|divider|StageOut[257]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ = ( \Div1|auto_generated|divider|divider|op_22~9_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[247]~8_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[247]~1_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~9_sumout\ & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[247]~8_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[247]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~1_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[247]~8_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~9_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[257]~9_combout\);

-- Location: LABCELL_X81_Y34_N12
\Div1|auto_generated|divider|divider|StageOut[256]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[256]~219_combout\ = ( \Div1|auto_generated|divider|divider|op_22~21_sumout\ & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~21_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[256]~219_combout\);

-- Location: MLABCELL_X82_Y34_N36
\Div1|auto_generated|divider|divider|StageOut[256]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[256]~226_combout\ = ( \Div1|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[246]~225_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[246]~225_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[256]~226_combout\);

-- Location: MLABCELL_X82_Y35_N9
\Div1|auto_generated|divider|divider|StageOut[255]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[255]~234_combout\ = ( \Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[245]~233_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[245]~229_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[245]~233_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[245]~229_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~229_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[245]~233_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[255]~234_combout\);

-- Location: LABCELL_X81_Y34_N21
\Div1|auto_generated|divider|divider|StageOut[254]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[254]~275_combout\ = ( \Div1|auto_generated|divider|divider|op_22~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[254]~275_combout\);

-- Location: MLABCELL_X82_Y35_N6
\Div1|auto_generated|divider|divider|StageOut[254]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[254]~279_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[244]~278_combout\ & ( \Div1|auto_generated|divider|divider|op_22~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[244]~278_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[254]~279_combout\);

-- Location: MLABCELL_X82_Y35_N21
\Div1|auto_generated|divider|divider|StageOut[253]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[253]~284_combout\ = ( \Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( ((!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # (\Div1|auto_generated|divider|divider|StageOut[243]~283_combout\)) # 
-- (\Div1|auto_generated|divider|divider|StageOut[243]~282_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_22~33_sumout\ & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ((\Div1|auto_generated|divider|divider|StageOut[243]~283_combout\) 
-- # (\Div1|auto_generated|divider|divider|StageOut[243]~282_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~282_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[243]~283_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~33_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[253]~284_combout\);

-- Location: MLABCELL_X82_Y34_N42
\Div1|auto_generated|divider|divider|StageOut[252]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[252]~286_combout\ = ( !\Div1|auto_generated|divider|divider|op_22~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_22~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_22~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[252]~286_combout\);

-- Location: MLABCELL_X82_Y35_N12
\Div1|auto_generated|divider|divider|StageOut[252]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[252]~287_combout\ = (\Div1|auto_generated|divider|my_abs_num|op_1~113_sumout\ & \Div1|auto_generated|divider|divider|op_22~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~113_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[252]~287_combout\);

-- Location: MLABCELL_X82_Y35_N24
\Div1|auto_generated|divider|divider|op_25~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_25~42_cout\);

-- Location: MLABCELL_X82_Y35_N27
\Div1|auto_generated|divider|divider|op_25~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~37_sumout\ = SUM(( \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~42_cout\ ))
-- \Div1|auto_generated|divider|divider|op_25~38\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~42_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_25~37_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~38\);

-- Location: MLABCELL_X82_Y35_N30
\Div1|auto_generated|divider|divider|op_25~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~33_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~38\ ))
-- \Div1|auto_generated|divider|divider|op_25~34\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~38\,
	sumout => \Div1|auto_generated|divider|divider|op_25~33_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~34\);

-- Location: MLABCELL_X82_Y35_N33
\Div1|auto_generated|divider|divider|op_25~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~29_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[252]~287_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[252]~286_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~34\ ))
-- \Div1|auto_generated|divider|divider|op_25~30\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~33_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[252]~287_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[252]~286_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~34\,
	sumout => \Div1|auto_generated|divider|divider|op_25~29_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~30\);

-- Location: MLABCELL_X82_Y35_N36
\Div1|auto_generated|divider|divider|op_25~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~25_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[253]~284_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30\ ))
-- \Div1|auto_generated|divider|divider|op_25~26\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[253]~284_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~30\,
	sumout => \Div1|auto_generated|divider|divider|op_25~25_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~26\);

-- Location: MLABCELL_X82_Y35_N39
\Div1|auto_generated|divider|divider|op_25~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~21_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[254]~279_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[254]~275_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26\ ))
-- \Div1|auto_generated|divider|divider|op_25~22\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[254]~279_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[254]~275_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~26\,
	sumout => \Div1|auto_generated|divider|divider|op_25~21_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~22\);

-- Location: MLABCELL_X82_Y35_N42
\Div1|auto_generated|divider|divider|op_25~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~17_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[255]~234_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22\ ))
-- \Div1|auto_generated|divider|divider|op_25~18\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[255]~234_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~22\,
	sumout => \Div1|auto_generated|divider|divider|op_25~17_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~18\);

-- Location: MLABCELL_X82_Y35_N45
\Div1|auto_generated|divider|divider|op_25~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~13_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[256]~226_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[256]~219_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~18\ ))
-- \Div1|auto_generated|divider|divider|op_25~14\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_23~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[256]~226_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[256]~219_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~18\,
	sumout => \Div1|auto_generated|divider|divider|op_25~13_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~14\);

-- Location: MLABCELL_X82_Y35_N48
\Div1|auto_generated|divider|divider|op_25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~9_sumout\ = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~14\ ))
-- \Div1|auto_generated|divider|divider|op_25~10\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~9_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[257]~9_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~9_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_25~14\,
	sumout => \Div1|auto_generated|divider|divider|op_25~9_sumout\,
	cout => \Div1|auto_generated|divider|divider|op_25~10\);

-- Location: MLABCELL_X82_Y35_N51
\Div1|auto_generated|divider|divider|op_25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & (\Div1|auto_generated|divider|divider|op_23~13_sumout\)) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[258]~21_combout\) # (\Div1|auto_generated|divider|divider|StageOut[258]~11_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~13_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~11_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[258]~21_combout\,
	cin => \Div1|auto_generated|divider|divider|op_25~10\,
	cout => \Div1|auto_generated|divider|divider|op_25~6_cout\);

-- Location: MLABCELL_X82_Y35_N54
\Div1|auto_generated|divider|divider|op_25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_25~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_25~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_25~1_sumout\);

-- Location: LABCELL_X81_Y35_N9
\Div1|auto_generated|divider|divider|StageOut[267]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[267]~10_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[257]~9_combout\ & ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[257]~9_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[267]~10_combout\);

-- Location: LABCELL_X81_Y35_N15
\Div1|auto_generated|divider|divider|StageOut[266]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[266]~227_combout\ = ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( (\Div1|auto_generated|divider|divider|StageOut[256]~226_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[256]~219_combout\) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_23~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~219_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[256]~226_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[266]~227_combout\);

-- Location: MLABCELL_X82_Y34_N48
\Div1|auto_generated|divider|divider|StageOut[265]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[265]~228_combout\ = ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_23~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_23~21_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[265]~228_combout\);

-- Location: LABCELL_X81_Y35_N3
\Div1|auto_generated|divider|divider|StageOut[265]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[265]~235_combout\ = ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[255]~234_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[255]~234_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[265]~235_combout\);

-- Location: LABCELL_X81_Y35_N18
\Div1|auto_generated|divider|divider|StageOut[264]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[264]~280_combout\ = ( \Div1|auto_generated|divider|divider|op_23~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\) # ((\Div1|auto_generated|divider|divider|StageOut[254]~279_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[254]~275_combout\)) ) ) # ( !\Div1|auto_generated|divider|divider|op_23~25_sumout\ & ( (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[254]~279_combout\) # (\Div1|auto_generated|divider|divider|StageOut[254]~275_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010110101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~275_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[254]~279_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~25_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[264]~280_combout\);

-- Location: LABCELL_X81_Y35_N21
\Div1|auto_generated|divider|divider|StageOut[263]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[263]~281_combout\ = ( \Div1|auto_generated|divider|divider|op_23~29_sumout\ & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~29_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[263]~281_combout\);

-- Location: LABCELL_X81_Y35_N6
\Div1|auto_generated|divider|divider|StageOut[263]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[263]~285_combout\ = ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div1|auto_generated|divider|divider|StageOut[253]~284_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[253]~284_combout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[263]~285_combout\);

-- Location: LABCELL_X81_Y35_N0
\Div1|auto_generated|divider|divider|StageOut[262]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[262]~288_combout\ = ( \Div1|auto_generated|divider|divider|StageOut[252]~286_combout\ & ( (\Div1|auto_generated|divider|divider|op_23~33_sumout\) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\) ) ) # 
-- ( !\Div1|auto_generated|divider|divider|StageOut[252]~286_combout\ & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_23~33_sumout\))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[252]~287_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~287_combout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~33_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[252]~286_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[262]~288_combout\);

-- Location: MLABCELL_X82_Y34_N57
\Div1|auto_generated|divider|divider|StageOut[261]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[261]~289_combout\ = ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Div1|auto_generated|divider|divider|op_23~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_23~37_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[261]~289_combout\);

-- Location: LABCELL_X83_Y35_N45
\Div1|auto_generated|divider|divider|StageOut[261]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[261]~290_combout\ = ( \Div1|auto_generated|divider|my_abs_num|op_1~117_sumout\ & ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~117_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[261]~290_combout\);

-- Location: LABCELL_X81_Y35_N24
\Div1|auto_generated|divider|divider|op_26~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \Div1|auto_generated|divider|divider|op_26~42_cout\);

-- Location: LABCELL_X81_Y35_N27
\Div1|auto_generated|divider|divider|op_26~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~38_cout\ = CARRY(( \Div1|auto_generated|divider|my_abs_num|op_1~125_sumout\ ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~125_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~42_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~38_cout\);

-- Location: LABCELL_X81_Y35_N30
\Div1|auto_generated|divider|divider|op_26~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~34_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_25~37_sumout\))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div1|auto_generated|divider|my_abs_num|op_1~121_sumout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|my_abs_num|ALT_INV_op_1~121_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~37_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~38_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~34_cout\);

-- Location: LABCELL_X81_Y35_N33
\Div1|auto_generated|divider|divider|op_26~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~30_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (\Div1|auto_generated|divider|divider|op_25~33_sumout\)) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[261]~290_combout\) # (\Div1|auto_generated|divider|divider|StageOut[261]~289_combout\)))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_op_25~33_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~289_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[261]~290_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~34_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~30_cout\);

-- Location: LABCELL_X81_Y35_N36
\Div1|auto_generated|divider|divider|op_26~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~26_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_25~29_sumout\))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[262]~288_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[262]~288_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~29_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~30_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~26_cout\);

-- Location: LABCELL_X81_Y35_N39
\Div1|auto_generated|divider|divider|op_26~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~22_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~25_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[263]~285_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[263]~281_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~281_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~25_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[263]~285_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~26_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~22_cout\);

-- Location: LABCELL_X81_Y35_N42
\Div1|auto_generated|divider|divider|op_26~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~18_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_25~21_sumout\))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[264]~280_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[264]~280_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~21_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~22_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~18_cout\);

-- Location: LABCELL_X81_Y35_N45
\Div1|auto_generated|divider|divider|op_26~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~14_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~17_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[265]~235_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[265]~228_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~228_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~17_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[265]~235_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~18_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~14_cout\);

-- Location: LABCELL_X81_Y35_N48
\Div1|auto_generated|divider|divider|op_26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~10_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ((\Div1|auto_generated|divider|divider|op_25~13_sumout\))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (\Div1|auto_generated|divider|divider|StageOut[266]~227_combout\)) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[266]~227_combout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_25~13_sumout\,
	cin => \Div1|auto_generated|divider|divider|op_26~14_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~10_cout\);

-- Location: LABCELL_X81_Y35_N51
\Div1|auto_generated|divider|divider|op_26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~6_cout\ = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout\ & (((\Div1|auto_generated|divider|divider|op_25~9_sumout\)))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout\ & 
-- (((\Div1|auto_generated|divider|divider|StageOut[267]~10_combout\)) # (\Div1|auto_generated|divider|divider|StageOut[267]~0_combout\))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~9_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_StageOut[267]~10_combout\,
	cin => \Div1|auto_generated|divider|divider|op_26~10_cout\,
	cout => \Div1|auto_generated|divider|divider|op_26~6_cout\);

-- Location: LABCELL_X81_Y35_N54
\Div1|auto_generated|divider|divider|op_26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_26~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_26~6_cout\,
	sumout => \Div1|auto_generated|divider|divider|op_26~1_sumout\);

-- Location: LABCELL_X80_Y35_N0
\Div1|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~1_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \Div1|auto_generated|divider|op_1~2\ = CARRY(( \Div1|auto_generated|divider|divider|op_26~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	cin => GND,
	sumout => \Div1|auto_generated|divider|op_1~1_sumout\,
	cout => \Div1|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X81_Y35_N12
\Mux429~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux429~1_combout\ = ( \Div1|auto_generated|divider|op_1~1_sumout\ & ( (!\MODE[0]~input_o\) # ((!\Add3~1_sumout\ & \Div1|auto_generated|divider|divider|op_26~1_sumout\)) ) ) # ( !\Div1|auto_generated|divider|op_1~1_sumout\ & ( ((!\MODE[0]~input_o\) # 
-- (\Div1|auto_generated|divider|divider|op_26~1_sumout\)) # (\Add3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111111111111101011111111111110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \ALT_INV_MODE[0]~input_o\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_26~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \Mux429~1_combout\);

-- Location: FF_X81_Y35_N13
\Pecahan_koma[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Mux429~1_combout\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(0));

-- Location: LABCELL_X74_Y31_N0
\Pecahan_koma[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \Pecahan_koma[0]~_wirecell_combout\ = !Pecahan_koma(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_Pecahan_koma(0),
	combout => \Pecahan_koma[0]~_wirecell_combout\);

-- Location: LABCELL_X71_Y32_N45
\SUM2[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[3]~0_combout\ = ( \MODE[0]~input_o\ & ( !\MODE[3]~input_o\ & ( (\MODE[2]~input_o\ & ((!TEMPROOT(31)) # (!\MODE[1]~input_o\))) ) ) ) # ( !\MODE[0]~input_o\ & ( !\MODE[3]~input_o\ & ( (!\MODE[2]~input_o\ & !\MODE[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000001100110010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT(31),
	datab => \ALT_INV_MODE[2]~input_o\,
	datad => \ALT_INV_MODE[1]~input_o\,
	datae => \ALT_INV_MODE[0]~input_o\,
	dataf => \ALT_INV_MODE[3]~input_o\,
	combout => \SUM2[3]~0_combout\);

-- Location: FF_X74_Y31_N4
\SUM2[0]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[0]~_wirecell_combout\,
	asdata => \Pecahan_koma[0]~_wirecell_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[0]~reg0_q\);

-- Location: LABCELL_X74_Y31_N57
\TEMPROOT2[1]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[1]~_wirecell_combout\ = ( !TEMPROOT2(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(1),
	combout => \TEMPROOT2[1]~_wirecell_combout\);

-- Location: LABCELL_X80_Y35_N3
\Div1|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~5_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~2\ ))
-- \Div1|auto_generated|divider|op_1~6\ = CARRY(( \Div1|auto_generated|divider|divider|op_25~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~2\,
	sumout => \Div1|auto_generated|divider|op_1~5_sumout\,
	cout => \Div1|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X79_Y35_N3
\Div1|auto_generated|divider|quotient[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[1]~0_combout\ = ( \Div1|auto_generated|divider|op_1~5_sumout\ & ( \Div1|auto_generated|divider|divider|op_25~1_sumout\ & ( \Add3~1_sumout\ ) ) ) # ( \Div1|auto_generated|divider|op_1~5_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_25~1_sumout\ ) ) # ( !\Div1|auto_generated|divider|op_1~5_sumout\ & ( !\Div1|auto_generated|divider|divider|op_25~1_sumout\ & ( !\Add3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datae => \Div1|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_25~1_sumout\,
	combout => \Div1|auto_generated|divider|quotient[1]~0_combout\);

-- Location: FF_X79_Y35_N4
\Pecahan_koma[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[1]~0_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(1));

-- Location: FF_X74_Y31_N59
\SUM2[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[1]~_wirecell_combout\,
	asdata => Pecahan_koma(1),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[1]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N3
\SUM2[2]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[2]~reg0feeder_combout\ = TEMPROOT2(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(2),
	combout => \SUM2[2]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N6
\Div1|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~9_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~6\ ))
-- \Div1|auto_generated|divider|op_1~10\ = CARRY(( \Div1|auto_generated|divider|divider|op_23~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~6\,
	sumout => \Div1|auto_generated|divider|op_1~9_sumout\,
	cout => \Div1|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X79_Y35_N9
\Div1|auto_generated|divider|quotient[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[2]~1_combout\ = ( \Div1|auto_generated|divider|op_1~9_sumout\ & ( \Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( \Add3~1_sumout\ ) ) ) # ( \Div1|auto_generated|divider|op_1~9_sumout\ & ( 
-- !\Div1|auto_generated|divider|divider|op_23~1_sumout\ ) ) # ( !\Div1|auto_generated|divider|op_1~9_sumout\ & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout\ & ( !\Add3~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datae => \Div1|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \Div1|auto_generated|divider|divider|ALT_INV_op_23~1_sumout\,
	combout => \Div1|auto_generated|divider|quotient[2]~1_combout\);

-- Location: FF_X79_Y35_N10
\Pecahan_koma[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[2]~1_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(2));

-- Location: FF_X78_Y35_N4
\SUM2[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[2]~reg0feeder_combout\,
	asdata => Pecahan_koma(2),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[2]~reg0_q\);

-- Location: LABCELL_X74_Y31_N48
\TEMPROOT2[3]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \TEMPROOT2[3]~_wirecell_combout\ = ( !TEMPROOT2(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(3),
	combout => \TEMPROOT2[3]~_wirecell_combout\);

-- Location: LABCELL_X80_Y35_N9
\Div1|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~13_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~10\ ))
-- \Div1|auto_generated|divider|op_1~14\ = CARRY(( \Div1|auto_generated|divider|divider|op_22~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~10\,
	sumout => \Div1|auto_generated|divider|op_1~13_sumout\,
	cout => \Div1|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X79_Y35_N51
\Div1|auto_generated|divider|quotient[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[3]~2_combout\ = ( \Div1|auto_generated|divider|op_1~13_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_22~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~13_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_22~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_22~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \Div1|auto_generated|divider|quotient[3]~2_combout\);

-- Location: FF_X79_Y35_N52
\Pecahan_koma[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[3]~2_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(3));

-- Location: FF_X74_Y31_N49
\SUM2[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \TEMPROOT2[3]~_wirecell_combout\,
	asdata => Pecahan_koma(3),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[3]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N30
\SUM2[4]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[4]~reg0feeder_combout\ = ( TEMPROOT2(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(4),
	combout => \SUM2[4]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N12
\Div1|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~17_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~14\ ))
-- \Div1|auto_generated|divider|op_1~18\ = CARRY(( \Div1|auto_generated|divider|divider|op_21~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~14\,
	sumout => \Div1|auto_generated|divider|op_1~17_sumout\,
	cout => \Div1|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X79_Y35_N42
\Div1|auto_generated|divider|quotient[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[4]~3_combout\ = ( \Div1|auto_generated|divider|op_1~17_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~17_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_21~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \Div1|auto_generated|divider|quotient[4]~3_combout\);

-- Location: FF_X79_Y35_N43
\Pecahan_koma[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[4]~3_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(4));

-- Location: FF_X78_Y35_N31
\SUM2[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[4]~reg0feeder_combout\,
	asdata => Pecahan_koma(4),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[4]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N33
\SUM2[5]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[5]~reg0feeder_combout\ = TEMPROOT2(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(5),
	combout => \SUM2[5]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N15
\Div1|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~21_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~18\ ))
-- \Div1|auto_generated|divider|op_1~22\ = CARRY(( \Div1|auto_generated|divider|divider|op_20~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~18\,
	sumout => \Div1|auto_generated|divider|op_1~21_sumout\,
	cout => \Div1|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X79_Y35_N15
\Div1|auto_generated|divider|quotient[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[5]~4_combout\ = ( \Div1|auto_generated|divider|op_1~21_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_20~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~21_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_20~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \Div1|auto_generated|divider|quotient[5]~4_combout\);

-- Location: FF_X79_Y35_N17
\Pecahan_koma[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[5]~4_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(5));

-- Location: FF_X78_Y35_N34
\SUM2[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[5]~reg0feeder_combout\,
	asdata => Pecahan_koma(5),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[5]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N15
\SUM2[6]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[6]~reg0feeder_combout\ = ( TEMPROOT2(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(6),
	combout => \SUM2[6]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N18
\Div1|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~25_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~22\ ))
-- \Div1|auto_generated|divider|op_1~26\ = CARRY(( \Div1|auto_generated|divider|divider|op_19~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~22\,
	sumout => \Div1|auto_generated|divider|op_1~25_sumout\,
	cout => \Div1|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X79_Y35_N30
\Div1|auto_generated|divider|quotient[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[6]~5_combout\ = ( \Div1|auto_generated|divider|op_1~25_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~25_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_19~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_19~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \Div1|auto_generated|divider|quotient[6]~5_combout\);

-- Location: FF_X79_Y35_N31
\Pecahan_koma[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[6]~5_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(6));

-- Location: FF_X78_Y35_N17
\SUM2[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[6]~reg0feeder_combout\,
	asdata => Pecahan_koma(6),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[6]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N21
\SUM2[7]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[7]~reg0feeder_combout\ = TEMPROOT2(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(7),
	combout => \SUM2[7]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N21
\Div1|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~29_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~26\ ))
-- \Div1|auto_generated|divider|op_1~30\ = CARRY(( \Div1|auto_generated|divider|divider|op_18~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~26\,
	sumout => \Div1|auto_generated|divider|op_1~29_sumout\,
	cout => \Div1|auto_generated|divider|op_1~30\);

-- Location: LABCELL_X79_Y35_N24
\Div1|auto_generated|divider|quotient[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[7]~6_combout\ = ( \Div1|auto_generated|divider|op_1~29_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~29_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_18~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_18~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \Div1|auto_generated|divider|quotient[7]~6_combout\);

-- Location: FF_X79_Y35_N26
\Pecahan_koma[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[7]~6_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(7));

-- Location: FF_X78_Y35_N23
\SUM2[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[7]~reg0feeder_combout\,
	asdata => Pecahan_koma(7),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[7]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N27
\SUM2[8]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[8]~reg0feeder_combout\ = ( TEMPROOT2(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(8),
	combout => \SUM2[8]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N24
\Div1|auto_generated|divider|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~33_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~30\ ))
-- \Div1|auto_generated|divider|op_1~34\ = CARRY(( \Div1|auto_generated|divider|divider|op_17~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~30\,
	sumout => \Div1|auto_generated|divider|op_1~33_sumout\,
	cout => \Div1|auto_generated|divider|op_1~34\);

-- Location: LABCELL_X79_Y35_N18
\Div1|auto_generated|divider|quotient[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[8]~7_combout\ = ( \Div1|auto_generated|divider|op_1~33_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_17~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~33_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_17~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_17~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~33_sumout\,
	combout => \Div1|auto_generated|divider|quotient[8]~7_combout\);

-- Location: FF_X79_Y35_N20
\Pecahan_koma[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[8]~7_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(8));

-- Location: FF_X78_Y35_N28
\SUM2[8]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[8]~reg0feeder_combout\,
	asdata => Pecahan_koma(8),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[8]~reg0_q\);

-- Location: LABCELL_X74_Y31_N21
\SUM2[9]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[9]~reg0feeder_combout\ = ( TEMPROOT2(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(9),
	combout => \SUM2[9]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N27
\Div1|auto_generated|divider|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~37_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~34\ ))
-- \Div1|auto_generated|divider|op_1~38\ = CARRY(( \Div1|auto_generated|divider|divider|op_16~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~34\,
	sumout => \Div1|auto_generated|divider|op_1~37_sumout\,
	cout => \Div1|auto_generated|divider|op_1~38\);

-- Location: LABCELL_X79_Y35_N12
\Div1|auto_generated|divider|quotient[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[9]~8_combout\ = ( \Div1|auto_generated|divider|op_1~37_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_16~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~37_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_16~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_16~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~37_sumout\,
	combout => \Div1|auto_generated|divider|quotient[9]~8_combout\);

-- Location: FF_X79_Y35_N13
\Pecahan_koma[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[9]~8_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(9));

-- Location: FF_X74_Y31_N22
\SUM2[9]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[9]~reg0feeder_combout\,
	asdata => Pecahan_koma(9),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[9]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N42
\SUM2[10]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[10]~reg0feeder_combout\ = ( TEMPROOT2(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(10),
	combout => \SUM2[10]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N30
\Div1|auto_generated|divider|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~41_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~38\ ))
-- \Div1|auto_generated|divider|op_1~42\ = CARRY(( \Div1|auto_generated|divider|divider|op_15~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~38\,
	sumout => \Div1|auto_generated|divider|op_1~41_sumout\,
	cout => \Div1|auto_generated|divider|op_1~42\);

-- Location: LABCELL_X79_Y35_N39
\Div1|auto_generated|divider|quotient[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[10]~9_combout\ = ( \Div1|auto_generated|divider|op_1~41_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_15~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~41_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~41_sumout\,
	combout => \Div1|auto_generated|divider|quotient[10]~9_combout\);

-- Location: FF_X79_Y35_N40
\Pecahan_koma[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[10]~9_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(10));

-- Location: FF_X78_Y35_N43
\SUM2[10]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[10]~reg0feeder_combout\,
	asdata => Pecahan_koma(10),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[10]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N45
\SUM2[11]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[11]~reg0feeder_combout\ = TEMPROOT2(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(11),
	combout => \SUM2[11]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N33
\Div1|auto_generated|divider|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~45_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~42\ ))
-- \Div1|auto_generated|divider|op_1~46\ = CARRY(( \Div1|auto_generated|divider|divider|op_14~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~42\,
	sumout => \Div1|auto_generated|divider|op_1~45_sumout\,
	cout => \Div1|auto_generated|divider|op_1~46\);

-- Location: LABCELL_X79_Y35_N45
\Div1|auto_generated|divider|quotient[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[11]~10_combout\ = ( \Div1|auto_generated|divider|op_1~45_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~45_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~45_sumout\,
	combout => \Div1|auto_generated|divider|quotient[11]~10_combout\);

-- Location: FF_X79_Y35_N46
\Pecahan_koma[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[11]~10_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(11));

-- Location: FF_X78_Y35_N46
\SUM2[11]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[11]~reg0feeder_combout\,
	asdata => Pecahan_koma(11),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[11]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N18
\SUM2[12]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[12]~reg0feeder_combout\ = TEMPROOT2(12)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(12),
	combout => \SUM2[12]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N36
\Div1|auto_generated|divider|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~49_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~46\ ))
-- \Div1|auto_generated|divider|op_1~50\ = CARRY(( \Div1|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~46\,
	sumout => \Div1|auto_generated|divider|op_1~49_sumout\,
	cout => \Div1|auto_generated|divider|op_1~50\);

-- Location: LABCELL_X79_Y35_N54
\Div1|auto_generated|divider|quotient[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[12]~11_combout\ = ( \Div1|auto_generated|divider|op_1~49_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_12~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~49_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~49_sumout\,
	combout => \Div1|auto_generated|divider|quotient[12]~11_combout\);

-- Location: FF_X79_Y35_N56
\Pecahan_koma[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[12]~11_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(12));

-- Location: FF_X78_Y35_N19
\SUM2[12]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[12]~reg0feeder_combout\,
	asdata => Pecahan_koma(12),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[12]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N12
\SUM2[13]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[13]~reg0feeder_combout\ = TEMPROOT2(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(13),
	combout => \SUM2[13]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N39
\Div1|auto_generated|divider|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~53_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~50\ ))
-- \Div1|auto_generated|divider|op_1~54\ = CARRY(( \Div1|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~50\,
	sumout => \Div1|auto_generated|divider|op_1~53_sumout\,
	cout => \Div1|auto_generated|divider|op_1~54\);

-- Location: LABCELL_X79_Y35_N57
\Div1|auto_generated|divider|quotient[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[13]~12_combout\ = ( \Div1|auto_generated|divider|op_1~53_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_11~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~53_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~53_sumout\,
	combout => \Div1|auto_generated|divider|quotient[13]~12_combout\);

-- Location: FF_X79_Y35_N58
\Pecahan_koma[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[13]~12_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(13));

-- Location: FF_X78_Y35_N13
\SUM2[13]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[13]~reg0feeder_combout\,
	asdata => Pecahan_koma(13),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[13]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N48
\SUM2[14]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[14]~reg0feeder_combout\ = ( TEMPROOT2(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(14),
	combout => \SUM2[14]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N42
\Div1|auto_generated|divider|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~57_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~54\ ))
-- \Div1|auto_generated|divider|op_1~58\ = CARRY(( \Div1|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~54\,
	sumout => \Div1|auto_generated|divider|op_1~57_sumout\,
	cout => \Div1|auto_generated|divider|op_1~58\);

-- Location: LABCELL_X79_Y35_N36
\Div1|auto_generated|divider|quotient[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[14]~13_combout\ = ( \Div1|auto_generated|divider|op_1~57_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_10~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~57_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~57_sumout\,
	combout => \Div1|auto_generated|divider|quotient[14]~13_combout\);

-- Location: FF_X79_Y35_N37
\Pecahan_koma[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[14]~13_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(14));

-- Location: FF_X78_Y35_N49
\SUM2[14]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[14]~reg0feeder_combout\,
	asdata => Pecahan_koma(14),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[14]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N51
\SUM2[15]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[15]~reg0feeder_combout\ = TEMPROOT2(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TEMPROOT2(15),
	combout => \SUM2[15]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N45
\Div1|auto_generated|divider|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~61_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~58\ ))
-- \Div1|auto_generated|divider|op_1~62\ = CARRY(( \Div1|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~58\,
	sumout => \Div1|auto_generated|divider|op_1~61_sumout\,
	cout => \Div1|auto_generated|divider|op_1~62\);

-- Location: LABCELL_X79_Y35_N33
\Div1|auto_generated|divider|quotient[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[15]~14_combout\ = ( \Div1|auto_generated|divider|op_1~61_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_9~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~61_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~61_sumout\,
	combout => \Div1|auto_generated|divider|quotient[15]~14_combout\);

-- Location: FF_X79_Y35_N34
\Pecahan_koma[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[15]~14_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(15));

-- Location: FF_X78_Y35_N52
\SUM2[15]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[15]~reg0feeder_combout\,
	asdata => Pecahan_koma(15),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[15]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N6
\SUM2[16]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[16]~reg0feeder_combout\ = ( TEMPROOT2(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(16),
	combout => \SUM2[16]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N48
\Div1|auto_generated|divider|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~65_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~62\ ))
-- \Div1|auto_generated|divider|op_1~66\ = CARRY(( \Div1|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~62\,
	sumout => \Div1|auto_generated|divider|op_1~65_sumout\,
	cout => \Div1|auto_generated|divider|op_1~66\);

-- Location: LABCELL_X79_Y35_N21
\Div1|auto_generated|divider|quotient[16]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[16]~15_combout\ = ( \Div1|auto_generated|divider|op_1~65_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~65_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~65_sumout\,
	combout => \Div1|auto_generated|divider|quotient[16]~15_combout\);

-- Location: FF_X79_Y35_N22
\Pecahan_koma[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[16]~15_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(16));

-- Location: FF_X78_Y35_N7
\SUM2[16]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[16]~reg0feeder_combout\,
	asdata => Pecahan_koma(16),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[16]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N36
\SUM2[17]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[17]~reg0feeder_combout\ = ( TEMPROOT2(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TEMPROOT2(17),
	combout => \SUM2[17]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N51
\Div1|auto_generated|divider|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~69_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~66\ ))
-- \Div1|auto_generated|divider|op_1~70\ = CARRY(( \Div1|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~66\,
	sumout => \Div1|auto_generated|divider|op_1~69_sumout\,
	cout => \Div1|auto_generated|divider|op_1~70\);

-- Location: LABCELL_X79_Y35_N27
\Div1|auto_generated|divider|quotient[17]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[17]~16_combout\ = ( \Div1|auto_generated|divider|op_1~69_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_7~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~69_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~69_sumout\,
	combout => \Div1|auto_generated|divider|quotient[17]~16_combout\);

-- Location: FF_X79_Y35_N28
\Pecahan_koma[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[17]~16_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(17));

-- Location: FF_X78_Y35_N37
\SUM2[17]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[17]~reg0feeder_combout\,
	asdata => Pecahan_koma(17),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[17]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N39
\SUM2[18]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[18]~reg0feeder_combout\ = TEMPROOT2(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TEMPROOT2(18),
	combout => \SUM2[18]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N54
\Div1|auto_generated|divider|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~73_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~70\ ))
-- \Div1|auto_generated|divider|op_1~74\ = CARRY(( \Div1|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~70\,
	sumout => \Div1|auto_generated|divider|op_1~73_sumout\,
	cout => \Div1|auto_generated|divider|op_1~74\);

-- Location: LABCELL_X79_Y35_N48
\Div1|auto_generated|divider|quotient[18]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[18]~17_combout\ = ( \Div1|auto_generated|divider|op_1~73_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~73_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~73_sumout\,
	combout => \Div1|auto_generated|divider|quotient[18]~17_combout\);

-- Location: FF_X79_Y35_N50
\Pecahan_koma[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[18]~17_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(18));

-- Location: FF_X78_Y35_N41
\SUM2[18]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[18]~reg0feeder_combout\,
	asdata => Pecahan_koma(18),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[18]~reg0_q\);

-- Location: MLABCELL_X78_Y35_N54
\SUM2[19]~reg0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SUM2[19]~reg0feeder_combout\ = TEMPROOT2(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TEMPROOT2(19),
	combout => \SUM2[19]~reg0feeder_combout\);

-- Location: LABCELL_X80_Y35_N57
\Div1|auto_generated|divider|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~77_sumout\ = SUM(( \Div1|auto_generated|divider|divider|op_5~1_sumout\ ) + ( GND ) + ( \Div1|auto_generated|divider|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	cin => \Div1|auto_generated|divider|op_1~74\,
	sumout => \Div1|auto_generated|divider|op_1~77_sumout\);

-- Location: MLABCELL_X82_Y32_N36
\Div1|auto_generated|divider|quotient[19]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[19]~18_combout\ = ( \Div1|auto_generated|divider|op_1~77_sumout\ & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout\) # (\Add3~1_sumout\) ) ) # ( !\Div1|auto_generated|divider|op_1~77_sumout\ & ( 
-- (!\Add3~1_sumout\ & !\Div1|auto_generated|divider|divider|op_5~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~1_sumout\,
	datad => \Div1|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \Div1|auto_generated|divider|ALT_INV_op_1~77_sumout\,
	combout => \Div1|auto_generated|divider|quotient[19]~18_combout\);

-- Location: FF_X82_Y32_N37
\Pecahan_koma[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \Div1|auto_generated|divider|quotient[19]~18_combout\,
	sclr => \ALT_INV_MODE[2]~input_o\,
	ena => \Mux429~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Pecahan_koma(19));

-- Location: FF_X78_Y35_N55
\SUM2[19]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputCLKENA0_outclk\,
	d => \SUM2[19]~reg0feeder_combout\,
	asdata => Pecahan_koma(19),
	sclr => \ALT_INV_MODE[2]~input_o\,
	sload => \ALT_INV_MODE[1]~input_o\,
	ena => \SUM2[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SUM2[19]~reg0_q\);

-- Location: IOIBUF_X32_Y0_N18
\A[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(0),
	o => \A[0]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\A[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(1),
	o => \A[1]~input_o\);

-- Location: IOIBUF_X54_Y81_N35
\A[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(2),
	o => \A[2]~input_o\);

-- Location: IOIBUF_X52_Y0_N18
\A[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(3),
	o => \A[3]~input_o\);

-- Location: IOIBUF_X68_Y81_N1
\A[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(4),
	o => \A[4]~input_o\);

-- Location: IOIBUF_X38_Y0_N18
\A[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(5),
	o => \A[5]~input_o\);

-- Location: IOIBUF_X62_Y0_N1
\A[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => A(6),
	o => \A[6]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\B[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(0),
	o => \B[0]~input_o\);

-- Location: IOIBUF_X89_Y8_N38
\B[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(1),
	o => \B[1]~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\B[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(2),
	o => \B[2]~input_o\);

-- Location: IOIBUF_X64_Y81_N52
\B[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(3),
	o => \B[3]~input_o\);

-- Location: IOIBUF_X68_Y81_N52
\B[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(4),
	o => \B[4]~input_o\);

-- Location: IOIBUF_X40_Y0_N35
\B[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(5),
	o => \B[5]~input_o\);

-- Location: IOIBUF_X32_Y81_N1
\B[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => B(6),
	o => \B[6]~input_o\);
END structure;


