<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1400' type='bool llvm::MachineInstr::mayAlias(AliasAnalysis * AA, const llvm::MachineInstr &amp; Other, bool UseTBAA) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1390'>/// Returns true if this instruction&apos;s memory access aliases the memory
  /// access of Other.
  //
  /// Assumes any physical registers used to compute addresses
  /// have the same value for both instructions.  Returns false if neither
  /// instruction writes to memory.
  ///
  /// @param AA Optional alias analysis, used to compare memory operands.
  /// @param Other MachineInstr to check aliasing against.
  /// @param UseTBAA Whether to pass TBAA information to alias analysis.</doc>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1197' ll='1287' type='bool llvm::MachineInstr::mayAlias(AliasAnalysis * AA, const llvm::MachineInstr &amp; Other, bool UseTBAA) const'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='524' u='c' c='_ZN4llvm17ScheduleDAGInstrs18addChainDependencyEPNS_5SUnitES2_j'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp' l='1026' u='c' c='_ZL8mayAliasRN4llvm12MachineInstrES1_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp' l='265' u='c' c='_ZL25memAccessesCanBeReorderedN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_PNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2118' u='c' c='_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984'/>
