// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#include "fpga_top_preloadPixelsAndPrecalcCIoffse.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg0_fsm_0 = "1";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg1_fsm_1 = "10";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg2_fsm_2 = "100";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg3_fsm_3 = "1000";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg4_fsm_4 = "10000";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg5_fsm_5 = "100000";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg6_fsm_6 = "1000000";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg7_fsm_7 = "10000000";
const sc_lv<9> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_ST_pp0_stg8_fsm_8 = "100000000";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv1_1 = "1";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_8 = "1000";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_1 = "1";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_2 = "10";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_3 = "11";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_4 = "100";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_5 = "101";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_6 = "110";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_7 = "111";
const sc_lv<10> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv10_3FF = "1111111111";
const sc_lv<32> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv32_9 = "1001";
const sc_lv<10> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv10_1 = "1";
const sc_lv<10> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv10_0 = "0000000000";
const sc_lv<11> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv11_0 = "00000000000";
const sc_lv<19> fpga_top_preloadPixelsAndPrecalcCIoffse::ap_const_lv19_0 = "0000000000000000000";

fpga_top_preloadPixelsAndPrecalcCIoffse::fpga_top_preloadPixelsAndPrecalcCIoffse(sc_module_name name) : sc_module(name), mVcdFile(0) {
    grp_fpga_top_reg_float_s_fu_212 = new fpga_top_reg_float_s("grp_fpga_top_reg_float_s_fu_212");
    grp_fpga_top_reg_float_s_fu_212->ap_clk(ap_clk);
    grp_fpga_top_reg_float_s_fu_212->ap_rst(ap_rst);
    grp_fpga_top_reg_float_s_fu_212->in_r(grp_fpga_top_reg_float_s_fu_212_in_r);
    grp_fpga_top_reg_float_s_fu_212->ap_return(grp_fpga_top_reg_float_s_fu_212_ap_return);
    grp_fpga_top_reg_float_s_fu_212->ap_ce(grp_fpga_top_reg_float_s_fu_212_ap_ce);
    fpga_top_mul_16s_2ns_16_3_U2 = new fpga_top_mul_16s_2ns_16_3<1,3,16,2,16>("fpga_top_mul_16s_2ns_16_3_U2");
    fpga_top_mul_16s_2ns_16_3_U2->clk(ap_clk);
    fpga_top_mul_16s_2ns_16_3_U2->reset(ap_rst);
    fpga_top_mul_16s_2ns_16_3_U2->din0(line_width);
    fpga_top_mul_16s_2ns_16_3_U2->din1(grp_fu_239_p1);
    fpga_top_mul_16s_2ns_16_3_U2->ce(grp_fu_239_ce);
    fpga_top_mul_16s_2ns_16_3_U2->dout(grp_fu_239_p2);
    fpga_top_mul_16s_2ns_16_3_U3 = new fpga_top_mul_16s_2ns_16_3<1,3,16,2,16>("fpga_top_mul_16s_2ns_16_3_U3");
    fpga_top_mul_16s_2ns_16_3_U3->clk(ap_clk);
    fpga_top_mul_16s_2ns_16_3_U3->reset(ap_rst);
    fpga_top_mul_16s_2ns_16_3_U3->din0(line_width_load_reg_881);
    fpga_top_mul_16s_2ns_16_3_U3->din1(grp_fu_386_p1);
    fpga_top_mul_16s_2ns_16_3_U3->ce(grp_fu_386_ce);
    fpga_top_mul_16s_2ns_16_3_U3->dout(grp_fu_386_p2);
    fpga_top_mul_16s_2ns_16_3_U4 = new fpga_top_mul_16s_2ns_16_3<1,3,16,2,16>("fpga_top_mul_16s_2ns_16_3_U4");
    fpga_top_mul_16s_2ns_16_3_U4->clk(ap_clk);
    fpga_top_mul_16s_2ns_16_3_U4->reset(ap_rst);
    fpga_top_mul_16s_2ns_16_3_U4->din0(line_width_load_reg_881);
    fpga_top_mul_16s_2ns_16_3_U4->din1(grp_fu_402_p1);
    fpga_top_mul_16s_2ns_16_3_U4->ce(grp_fu_402_ce);
    fpga_top_mul_16s_2ns_16_3_U4->dout(grp_fu_402_p2);
    fpga_top_mul_10ns_10ns_19_3_U5 = new fpga_top_mul_10ns_10ns_19_3<1,3,10,10,19>("fpga_top_mul_10ns_10ns_19_3_U5");
    fpga_top_mul_10ns_10ns_19_3_U5->clk(ap_clk);
    fpga_top_mul_10ns_10ns_19_3_U5->reset(ap_rst);
    fpga_top_mul_10ns_10ns_19_3_U5->din0(grp_fu_438_p0);
    fpga_top_mul_10ns_10ns_19_3_U5->din1(grp_fu_438_p1);
    fpga_top_mul_10ns_10ns_19_3_U5->ce(grp_fu_438_ce);
    fpga_top_mul_10ns_10ns_19_3_U5->dout(grp_fu_438_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ImageCache_IBRAM_address0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg8_fsm_8 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg6_fsm_6 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg7_fsm_7 );
    sensitive << ( tmp_198_0_i_i_fu_421_p1 );
    sensitive << ( tmp_198_0_1_i_i_fu_492_p1 );
    sensitive << ( tmp_198_0_2_i_i_fu_563_p1 );
    sensitive << ( tmp_198_1_i_i_fu_594_p1 );
    sensitive << ( tmp_198_1_1_i_i_fu_641_p1 );
    sensitive << ( tmp_198_1_2_i_i_fu_708_p1 );
    sensitive << ( tmp_198_2_i_i_fu_742_p1 );
    sensitive << ( tmp_198_2_1_i_i_fu_768_p1 );
    sensitive << ( tmp_198_2_2_i_i_fu_794_p1 );

    SC_METHOD(thread_ImageCache_IBRAM_ce0);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg8_fsm_8 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg6_fsm_6 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg7_fsm_7 );

    SC_METHOD(thread_addr_V_0_1_i_i_fu_488_p2);
    sensitive << ( addr_pixel_offset_V_0_1_i_i_reg_963 );
    sensitive << ( tmp_184_0_i_i_reg_998 );

    SC_METHOD(thread_addr_V_0_2_i_i_fu_544_p2);
    sensitive << ( addr_pixel_offset_V_0_2_i_i_reg_980 );
    sensitive << ( tmp_184_0_i_i_reg_998 );

    SC_METHOD(thread_addr_V_0_i_i_fu_416_p2);
    sensitive << ( addr_pixel_offset_V_0_i_i_reg_894 );
    sensitive << ( tmp_184_0_i_i_fu_411_p2 );

    SC_METHOD(thread_addr_V_1_1_i_i_fu_637_p2);
    sensitive << ( addr_pixel_offset_V_0_1_i_i_reg_963 );
    sensitive << ( tmp_184_1_i_i_reg_1041 );

    SC_METHOD(thread_addr_V_1_2_i_i_fu_646_p2);
    sensitive << ( addr_pixel_offset_V_0_2_i_i_reg_980 );
    sensitive << ( tmp_184_1_i_i_reg_1041 );

    SC_METHOD(thread_addr_V_1_i_i_fu_590_p2);
    sensitive << ( addr_pixel_offset_V_0_i_i_reg_894 );
    sensitive << ( tmp_184_1_i_i_reg_1041 );

    SC_METHOD(thread_addr_V_2_1_i_i_fu_669_p2);
    sensitive << ( addr_pixel_offset_V_0_1_i_i_reg_963 );
    sensitive << ( tmp_184_2_i_i_reg_1048 );

    SC_METHOD(thread_addr_V_2_2_i_i_fu_673_p2);
    sensitive << ( addr_pixel_offset_V_0_2_i_i_reg_980 );
    sensitive << ( tmp_184_2_i_i_reg_1048 );

    SC_METHOD(thread_addr_V_2_i_i_fu_650_p2);
    sensitive << ( addr_pixel_offset_V_0_i_i_reg_894 );
    sensitive << ( tmp_184_2_i_i_reg_1048 );

    SC_METHOD(thread_addr_pixel_offset_V_0_1_i_i_fu_378_p0);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( addr_pixel_offset_V_0_1_i_i_fu_378_p00 );

    SC_METHOD(thread_addr_pixel_offset_V_0_1_i_i_fu_378_p00);
    sensitive << ( x_V_3_read_reg_871 );

    SC_METHOD(thread_addr_pixel_offset_V_0_1_i_i_fu_378_p1);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( tmp_182_0_i_i_reg_888 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );

    SC_METHOD(thread_addr_pixel_offset_V_0_1_i_i_fu_378_p2);
    sensitive << ( addr_pixel_offset_V_0_1_i_i_fu_378_p0 );
    sensitive << ( addr_pixel_offset_V_0_1_i_i_fu_378_p1 );

    SC_METHOD(thread_addr_pixel_offset_V_0_2_i_i_fu_394_p0);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( addr_pixel_offset_V_0_2_i_i_fu_394_p00 );

    SC_METHOD(thread_addr_pixel_offset_V_0_2_i_i_fu_394_p00);
    sensitive << ( x_V_0_2_i_i_reg_927 );

    SC_METHOD(thread_addr_pixel_offset_V_0_2_i_i_fu_394_p1);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( tmp_182_0_i_i_reg_888 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );

    SC_METHOD(thread_addr_pixel_offset_V_0_2_i_i_fu_394_p2);
    sensitive << ( addr_pixel_offset_V_0_2_i_i_fu_394_p0 );
    sensitive << ( addr_pixel_offset_V_0_2_i_i_fu_394_p1 );

    SC_METHOD(thread_addr_pixel_offset_V_0_i_i_fu_267_p0);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( x_V_0_i_i_fu_249_p2 );

    SC_METHOD(thread_addr_pixel_offset_V_0_i_i_fu_267_p1);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( addr_pixel_offset_V_0_i_i_fu_267_p10 );

    SC_METHOD(thread_addr_pixel_offset_V_0_i_i_fu_267_p10);
    sensitive << ( ImageCache_ch_in_V );

    SC_METHOD(thread_addr_pixel_offset_V_0_i_i_fu_267_p2);
    sensitive << ( addr_pixel_offset_V_0_i_i_fu_267_p0 );
    sensitive << ( addr_pixel_offset_V_0_i_i_fu_267_p1 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg8_fsm_8 );

    SC_METHOD(thread_ap_reg_ppiten_pp0_it0);
    sensitive << ( ap_start );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0_preg );

    SC_METHOD(thread_ap_return_0);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( ci_times_ch_out_V_reg_1082 );
    sensitive << ( ap_return_0_preg );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_0_write_assign_reg_1055 );
    sensitive << ( ap_return_1_preg );

    SC_METHOD(thread_ap_return_2);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_1_write_assign_reg_1087 );
    sensitive << ( ap_return_2_preg );

    SC_METHOD(thread_ap_return_3);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_2_write_assign_reg_1097 );
    sensitive << ( ap_return_3_preg );

    SC_METHOD(thread_ap_return_4);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_3_write_assign_reg_1144 );
    sensitive << ( ap_return_4_preg );

    SC_METHOD(thread_ap_return_5);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_4_write_assign_reg_1169 );
    sensitive << ( ap_return_5_preg );

    SC_METHOD(thread_ap_return_6);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_5_write_assign_reg_1179 );
    sensitive << ( ap_return_6_preg );

    SC_METHOD(thread_ap_return_7);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_6_write_assign_reg_1189 );
    sensitive << ( ap_return_7_preg );

    SC_METHOD(thread_ap_return_8);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( buffer_7_write_assign_reg_1199 );
    sensitive << ( ap_return_8_preg );

    SC_METHOD(thread_ap_return_9);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( grp_fpga_top_reg_float_s_fu_212_ap_return );
    sensitive << ( ap_return_9_preg );

    SC_METHOD(thread_ap_sig_bdd_133);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_144);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_157);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_162);
    sensitive << ( ci_V_out_full_n );
    sensitive << ( ch_out_V_out_full_n );

    SC_METHOD(thread_ap_sig_bdd_183);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_200);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_222);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_233);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_28);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_46);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_sig_bdd_89);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg0_fsm_0);
    sensitive << ( ap_sig_bdd_28 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg1_fsm_1);
    sensitive << ( ap_sig_bdd_133 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg2_fsm_2);
    sensitive << ( ap_sig_bdd_144 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg3_fsm_3);
    sensitive << ( ap_sig_bdd_157 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg4_fsm_4);
    sensitive << ( ap_sig_bdd_183 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg5_fsm_5);
    sensitive << ( ap_sig_bdd_200 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg6_fsm_6);
    sensitive << ( ap_sig_bdd_222 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg7_fsm_7);
    sensitive << ( ap_sig_bdd_233 );

    SC_METHOD(thread_ap_sig_cseq_ST_pp0_stg8_fsm_8);
    sensitive << ( ap_sig_bdd_46 );

    SC_METHOD(thread_ap_sig_pprstidle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_reg_ppiten_pp0_it0 );

    SC_METHOD(thread_ch_out_V_out_din);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ch_out_V );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );

    SC_METHOD(thread_ch_out_V_out_write);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );

    SC_METHOD(thread_ci_V_out_din);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ci_V );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );

    SC_METHOD(thread_ci_V_out_write);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );

    SC_METHOD(thread_grp_fpga_top_reg_float_s_fu_212_ap_ce);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );

    SC_METHOD(thread_grp_fpga_top_reg_float_s_fu_212_in_r);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg8_fsm_8 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg6_fsm_6 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg7_fsm_7 );
    sensitive << ( px_0_i_i_fu_479_p3 );
    sensitive << ( px_0_1_i_i_fu_535_p3 );
    sensitive << ( px_0_2_i_i_fu_581_p3 );
    sensitive << ( px_1_i_i_fu_628_p3 );
    sensitive << ( px_1_1_i_i_fu_695_p3 );
    sensitive << ( px_1_2_i_i_fu_733_p3 );
    sensitive << ( px_2_i_i_fu_759_p3 );
    sensitive << ( px_2_1_i_i_fu_785_p3 );
    sensitive << ( px_2_2_i_i_fu_811_p3 );

    SC_METHOD(thread_grp_fu_239_ce);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );

    SC_METHOD(thread_grp_fu_239_p1);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( grp_fu_239_p10 );

    SC_METHOD(thread_grp_fu_239_p10);
    sensitive << ( tmp_1_fu_227_p1 );

    SC_METHOD(thread_grp_fu_386_ce);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );

    SC_METHOD(thread_grp_fu_386_p1);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( grp_fu_386_p10 );

    SC_METHOD(thread_grp_fu_386_p10);
    sensitive << ( tmp_6_reg_937 );

    SC_METHOD(thread_grp_fu_402_ce);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );

    SC_METHOD(thread_grp_fu_402_p1);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( grp_fu_402_p10 );

    SC_METHOD(thread_grp_fu_402_p10);
    sensitive << ( tmp_9_reg_953 );

    SC_METHOD(thread_grp_fu_438_ce);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );

    SC_METHOD(thread_grp_fu_438_p0);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( grp_fu_438_p00 );

    SC_METHOD(thread_grp_fu_438_p00);
    sensitive << ( WeightsCache_ch_out_V );

    SC_METHOD(thread_grp_fu_438_p1);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( grp_fu_438_p10 );

    SC_METHOD(thread_grp_fu_438_p10);
    sensitive << ( ci_V );

    SC_METHOD(thread_is_padding_pixel_0_1_i_i_fu_529_p2);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg5_fsm_5 );
    sensitive << ( tmp_754_i_i_fu_521_p3 );

    SC_METHOD(thread_is_padding_pixel_0_2_i_i_fu_575_p2);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg6_fsm_6 );
    sensitive << ( tmp_759_i_i_fu_568_p3 );

    SC_METHOD(thread_is_padding_pixel_0_i_i_fu_473_p2);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg4_fsm_4 );
    sensitive << ( tmp_749_i_i_fu_465_p3 );

    SC_METHOD(thread_is_padding_pixel_1_1_i_i_fu_689_p2);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg8_fsm_8 );
    sensitive << ( tmp_770_i_i_fu_681_p3 );

    SC_METHOD(thread_is_padding_pixel_1_2_i_i_fu_727_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( tmp_775_i_i_fu_720_p3 );

    SC_METHOD(thread_is_padding_pixel_1_i_i_fu_622_p2);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg7_fsm_7 );
    sensitive << ( tmp_765_i_i_fu_614_p3 );

    SC_METHOD(thread_is_padding_pixel_2_1_i_i_fu_779_p2);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg2_fsm_2 );
    sensitive << ( tmp_786_i_i_fu_772_p3 );

    SC_METHOD(thread_is_padding_pixel_2_2_i_i_fu_805_p2);
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg3_fsm_3 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( tmp_791_i_i_fu_798_p3 );

    SC_METHOD(thread_is_padding_pixel_2_i_i_fu_753_p2);
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_cseq_ST_pp0_stg1_fsm_1 );
    sensitive << ( tmp_781_i_i_fu_746_p3 );

    SC_METHOD(thread_p_lobit_i_i2_0_i_i_fu_301_p2);
    sensitive << ( y_V_i_i_fu_221_p2 );
    sensitive << ( x_V_0_i_i_fu_249_p2 );

    SC_METHOD(thread_px_0_1_i_i_fu_535_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_0_1_i_i_fu_529_p2 );

    SC_METHOD(thread_px_0_2_i_i_fu_581_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_0_2_i_i_fu_575_p2 );

    SC_METHOD(thread_px_0_i_i_fu_479_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_0_i_i_fu_473_p2 );

    SC_METHOD(thread_px_1_1_i_i_fu_695_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_1_1_i_i_fu_689_p2 );

    SC_METHOD(thread_px_1_2_i_i_fu_733_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_1_2_i_i_fu_727_p2 );

    SC_METHOD(thread_px_1_i_i_fu_628_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_1_i_i_fu_622_p2 );

    SC_METHOD(thread_px_2_1_i_i_fu_785_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_2_1_i_i_fu_779_p2 );

    SC_METHOD(thread_px_2_2_i_i_fu_811_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_2_2_i_i_fu_805_p2 );

    SC_METHOD(thread_px_2_i_i_fu_759_p3);
    sensitive << ( ImageCache_IBRAM_q0 );
    sensitive << ( is_padding_pixel_2_i_i_fu_753_p2 );

    SC_METHOD(thread_rev1_fu_449_p2);
    sensitive << ( slt1_reg_906 );

    SC_METHOD(thread_rev2_fu_506_p2);
    sensitive << ( ult_reg_916 );

    SC_METHOD(thread_rev3_fu_548_p2);
    sensitive << ( ult1_reg_932 );

    SC_METHOD(thread_rev4_fu_599_p2);
    sensitive << ( ult2_reg_942 );

    SC_METHOD(thread_rev5_fu_654_p2);
    sensitive << ( ult3_reg_958 );

    SC_METHOD(thread_rev_fu_444_p2);
    sensitive << ( slt_reg_901 );

    SC_METHOD(thread_slt1_fu_295_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( y_V_i_i_fu_221_p2 );
    sensitive << ( tmp_192_0_cast_i_i_cast_fu_291_p1 );

    SC_METHOD(thread_slt_fu_281_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( x_V_0_i_i_fu_249_p2 );
    sensitive << ( tmp_187_0_cast_i_i_cast_fu_277_p1 );

    SC_METHOD(thread_tmp10_fu_659_p2);
    sensitive << ( rev_reg_1024 );
    sensitive << ( rev5_fu_654_p2 );

    SC_METHOD(thread_tmp4_fu_511_p2);
    sensitive << ( rev1_reg_1030 );
    sensitive << ( rev2_fu_506_p2 );

    SC_METHOD(thread_tmp5_fu_553_p2);
    sensitive << ( rev1_reg_1030 );
    sensitive << ( rev3_fu_548_p2 );

    SC_METHOD(thread_tmp8_fu_604_p2);
    sensitive << ( rev_reg_1024 );
    sensitive << ( rev4_fu_599_p2 );

    SC_METHOD(thread_tmp_182_0_i_i_fu_263_p1);
    sensitive << ( ImageCache_ch_in_V );

    SC_METHOD(thread_tmp_183_0_i_i_fu_407_p1);
    sensitive << ( ci_V );

    SC_METHOD(thread_tmp_184_0_i_i_fu_411_p2);
    sensitive << ( addr_line_offset_V_0_i_i_reg_975 );
    sensitive << ( tmp_183_0_i_i_fu_407_p1 );

    SC_METHOD(thread_tmp_184_1_i_i_fu_497_p2);
    sensitive << ( tmp_183_0_i_i_reg_992 );
    sensitive << ( addr_line_offset_V_0_1_i_i_reg_1009 );

    SC_METHOD(thread_tmp_184_2_i_i_fu_501_p2);
    sensitive << ( tmp_183_0_i_i_reg_992 );
    sensitive << ( grp_fu_402_p2 );

    SC_METHOD(thread_tmp_187_0_cast_i_i_cast_fu_277_p1);
    sensitive << ( ImageCache_width_in_V );

    SC_METHOD(thread_tmp_192_0_cast_i_i_cast_fu_291_p1);
    sensitive << ( ImageCache_height_in_V );

    SC_METHOD(thread_tmp_198_0_1_i_i_fu_492_p1);
    sensitive << ( addr_V_0_1_i_i_fu_488_p2 );

    SC_METHOD(thread_tmp_198_0_2_i_i_fu_563_p1);
    sensitive << ( addr_V_0_2_i_i_fu_544_p2 );

    SC_METHOD(thread_tmp_198_0_i_i_fu_421_p1);
    sensitive << ( addr_V_0_i_i_fu_416_p2 );

    SC_METHOD(thread_tmp_198_1_1_i_i_fu_641_p1);
    sensitive << ( addr_V_1_1_i_i_fu_637_p2 );

    SC_METHOD(thread_tmp_198_1_2_i_i_fu_708_p1);
    sensitive << ( addr_V_1_2_i_i_reg_1113 );

    SC_METHOD(thread_tmp_198_1_i_i_fu_594_p1);
    sensitive << ( addr_V_1_i_i_fu_590_p2 );

    SC_METHOD(thread_tmp_198_2_1_i_i_fu_768_p1);
    sensitive << ( addr_V_2_1_i_i_reg_1134 );

    SC_METHOD(thread_tmp_198_2_2_i_i_fu_794_p1);
    sensitive << ( addr_V_2_2_i_i_reg_1139 );

    SC_METHOD(thread_tmp_198_2_i_i_fu_742_p1);
    sensitive << ( addr_V_2_i_i_reg_1118 );

    SC_METHOD(thread_tmp_1_fu_227_p1);
    sensitive << ( y_V_i_i_fu_221_p2 );

    SC_METHOD(thread_tmp_6_fu_341_p1);
    sensitive << ( y_V_2 );

    SC_METHOD(thread_tmp_748_i_i_fu_460_p2);
    sensitive << ( tmp_2_reg_911 );
    sensitive << ( tmp_fu_454_p2 );

    SC_METHOD(thread_tmp_749_i_i_fu_465_p3);
    sensitive << ( tmp_748_i_i_fu_460_p2 );

    SC_METHOD(thread_tmp_753_i_i_fu_516_p2);
    sensitive << ( tmp_3_reg_921 );
    sensitive << ( tmp4_fu_511_p2 );

    SC_METHOD(thread_tmp_754_i_i_fu_521_p3);
    sensitive << ( tmp_753_i_i_fu_516_p2 );

    SC_METHOD(thread_tmp_758_i_i_fu_558_p2);
    sensitive << ( tmp_3_reg_921 );
    sensitive << ( tmp5_fu_553_p2 );

    SC_METHOD(thread_tmp_759_i_i_fu_568_p3);
    sensitive << ( tmp_758_i_i_reg_1072 );

    SC_METHOD(thread_tmp_764_i_i_fu_609_p2);
    sensitive << ( tmp_7_reg_947 );
    sensitive << ( tmp8_fu_604_p2 );

    SC_METHOD(thread_tmp_765_i_i_fu_614_p3);
    sensitive << ( tmp_764_i_i_fu_609_p2 );

    SC_METHOD(thread_tmp_769_i_i_fu_677_p2);
    sensitive << ( rev2_reg_1060 );
    sensitive << ( rev4_reg_1102 );

    SC_METHOD(thread_tmp_770_i_i_fu_681_p3);
    sensitive << ( tmp_769_i_i_fu_677_p2 );

    SC_METHOD(thread_tmp_774_i_i_fu_704_p2);
    sensitive << ( rev3_reg_1066 );
    sensitive << ( rev4_reg_1102 );

    SC_METHOD(thread_tmp_775_i_i_fu_720_p3);
    sensitive << ( tmp_774_i_i_reg_1149 );

    SC_METHOD(thread_tmp_780_i_i_fu_664_p2);
    sensitive << ( tmp_7_reg_947 );
    sensitive << ( tmp10_fu_659_p2 );

    SC_METHOD(thread_tmp_781_i_i_fu_746_p3);
    sensitive << ( tmp_780_i_i_reg_1129 );

    SC_METHOD(thread_tmp_785_i_i_fu_712_p2);
    sensitive << ( rev2_reg_1060 );
    sensitive << ( rev5_reg_1123 );

    SC_METHOD(thread_tmp_786_i_i_fu_772_p3);
    sensitive << ( tmp_785_i_i_reg_1159 );

    SC_METHOD(thread_tmp_790_i_i_fu_716_p2);
    sensitive << ( rev3_reg_1066 );
    sensitive << ( rev5_reg_1123 );

    SC_METHOD(thread_tmp_791_i_i_fu_798_p3);
    sensitive << ( tmp_790_i_i_reg_1164 );

    SC_METHOD(thread_tmp_9_fu_365_p1);
    sensitive << ( y_V_i_i_43_fu_359_p2 );

    SC_METHOD(thread_tmp_fu_454_p2);
    sensitive << ( rev_fu_444_p2 );
    sensitive << ( rev1_fu_449_p2 );

    SC_METHOD(thread_ult1_fu_335_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( x_V_0_2_i_i_fu_329_p2 );
    sensitive << ( tmp_187_0_cast_i_i_cast_fu_277_p1 );

    SC_METHOD(thread_ult2_fu_345_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( y_V_2 );
    sensitive << ( ImageCache_height_in_V );
    sensitive << ( ap_sig_bdd_89 );

    SC_METHOD(thread_ult3_fu_369_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( tmp_192_0_cast_i_i_cast_fu_291_p1 );
    sensitive << ( y_V_i_i_43_fu_359_p2 );

    SC_METHOD(thread_ult_fu_315_p2);
    sensitive << ( ap_sig_cseq_ST_pp0_stg0_fsm_0 );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( x_V_3 );
    sensitive << ( ImageCache_width_in_V );
    sensitive << ( ap_sig_bdd_89 );

    SC_METHOD(thread_x_V_0_2_i_i_fu_329_p2);
    sensitive << ( x_V_3_cast_fu_245_p1 );

    SC_METHOD(thread_x_V_0_i_i_fu_249_p2);
    sensitive << ( x_V_3_cast_fu_245_p1 );

    SC_METHOD(thread_x_V_3_cast_fu_245_p1);
    sensitive << ( x_V_3 );

    SC_METHOD(thread_y_V_2_cast1_fu_217_p1);
    sensitive << ( y_V_2 );

    SC_METHOD(thread_y_V_i_i_43_fu_359_p2);
    sensitive << ( y_V_2_cast1_fu_217_p1 );

    SC_METHOD(thread_y_V_i_i_fu_221_p2);
    sensitive << ( y_V_2_cast1_fu_217_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_reg_ppiten_pp0_it0 );
    sensitive << ( ap_reg_ppiten_pp0_it1 );
    sensitive << ( ap_sig_bdd_89 );
    sensitive << ( ap_sig_bdd_162 );
    sensitive << ( ap_sig_pprstidle_pp0 );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "000000001";
    ap_reg_ppiten_pp0_it1 = SC_LOGIC_0;
    ap_reg_ppiten_pp0_it0_preg = SC_LOGIC_0;
    ap_return_0_preg = "0000000000000000000";
    ap_return_1_preg = "00000000000000000000000000000000";
    ap_return_2_preg = "00000000000000000000000000000000";
    ap_return_3_preg = "00000000000000000000000000000000";
    ap_return_4_preg = "00000000000000000000000000000000";
    ap_return_5_preg = "00000000000000000000000000000000";
    ap_return_6_preg = "00000000000000000000000000000000";
    ap_return_7_preg = "00000000000000000000000000000000";
    ap_return_8_preg = "00000000000000000000000000000000";
    ap_return_9_preg = "00000000000000000000000000000000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "fpga_top_preloadPixelsAndPrecalcCIoffse_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, y_V_2, "(port)y_V_2");
    sc_trace(mVcdFile, x_V_3, "(port)x_V_3");
    sc_trace(mVcdFile, ci_V, "(port)ci_V");
    sc_trace(mVcdFile, ch_out_V, "(port)ch_out_V");
    sc_trace(mVcdFile, ci_V_out_din, "(port)ci_V_out_din");
    sc_trace(mVcdFile, ci_V_out_full_n, "(port)ci_V_out_full_n");
    sc_trace(mVcdFile, ci_V_out_write, "(port)ci_V_out_write");
    sc_trace(mVcdFile, ch_out_V_out_din, "(port)ch_out_V_out_din");
    sc_trace(mVcdFile, ch_out_V_out_full_n, "(port)ch_out_V_out_full_n");
    sc_trace(mVcdFile, ch_out_V_out_write, "(port)ch_out_V_out_write");
    sc_trace(mVcdFile, line_width, "(port)line_width");
    sc_trace(mVcdFile, ImageCache_ch_in_V, "(port)ImageCache_ch_in_V");
    sc_trace(mVcdFile, ImageCache_width_in_V, "(port)ImageCache_width_in_V");
    sc_trace(mVcdFile, ImageCache_height_in_V, "(port)ImageCache_height_in_V");
    sc_trace(mVcdFile, ImageCache_IBRAM_address0, "(port)ImageCache_IBRAM_address0");
    sc_trace(mVcdFile, ImageCache_IBRAM_ce0, "(port)ImageCache_IBRAM_ce0");
    sc_trace(mVcdFile, ImageCache_IBRAM_q0, "(port)ImageCache_IBRAM_q0");
    sc_trace(mVcdFile, WeightsCache_ch_out_V, "(port)WeightsCache_ch_out_V");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
    sc_trace(mVcdFile, ap_return_2, "(port)ap_return_2");
    sc_trace(mVcdFile, ap_return_3, "(port)ap_return_3");
    sc_trace(mVcdFile, ap_return_4, "(port)ap_return_4");
    sc_trace(mVcdFile, ap_return_5, "(port)ap_return_5");
    sc_trace(mVcdFile, ap_return_6, "(port)ap_return_6");
    sc_trace(mVcdFile, ap_return_7, "(port)ap_return_7");
    sc_trace(mVcdFile, ap_return_8, "(port)ap_return_8");
    sc_trace(mVcdFile, ap_return_9, "(port)ap_return_9");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg0_fsm_0, "ap_sig_cseq_ST_pp0_stg0_fsm_0");
    sc_trace(mVcdFile, ap_sig_bdd_28, "ap_sig_bdd_28");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it0, "ap_reg_ppiten_pp0_it0");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it1, "ap_reg_ppiten_pp0_it1");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg8_fsm_8, "ap_sig_cseq_ST_pp0_stg8_fsm_8");
    sc_trace(mVcdFile, ap_sig_bdd_46, "ap_sig_bdd_46");
    sc_trace(mVcdFile, x_V_3_read_reg_871, "x_V_3_read_reg_871");
    sc_trace(mVcdFile, ap_sig_bdd_89, "ap_sig_bdd_89");
    sc_trace(mVcdFile, line_width_load_reg_881, "line_width_load_reg_881");
    sc_trace(mVcdFile, tmp_182_0_i_i_fu_263_p1, "tmp_182_0_i_i_fu_263_p1");
    sc_trace(mVcdFile, tmp_182_0_i_i_reg_888, "tmp_182_0_i_i_reg_888");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_i_i_fu_267_p2, "addr_pixel_offset_V_0_i_i_fu_267_p2");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_i_i_reg_894, "addr_pixel_offset_V_0_i_i_reg_894");
    sc_trace(mVcdFile, slt_fu_281_p2, "slt_fu_281_p2");
    sc_trace(mVcdFile, slt_reg_901, "slt_reg_901");
    sc_trace(mVcdFile, slt1_fu_295_p2, "slt1_fu_295_p2");
    sc_trace(mVcdFile, slt1_reg_906, "slt1_reg_906");
    sc_trace(mVcdFile, tmp_2_reg_911, "tmp_2_reg_911");
    sc_trace(mVcdFile, ult_fu_315_p2, "ult_fu_315_p2");
    sc_trace(mVcdFile, ult_reg_916, "ult_reg_916");
    sc_trace(mVcdFile, tmp_3_reg_921, "tmp_3_reg_921");
    sc_trace(mVcdFile, x_V_0_2_i_i_fu_329_p2, "x_V_0_2_i_i_fu_329_p2");
    sc_trace(mVcdFile, x_V_0_2_i_i_reg_927, "x_V_0_2_i_i_reg_927");
    sc_trace(mVcdFile, ult1_fu_335_p2, "ult1_fu_335_p2");
    sc_trace(mVcdFile, ult1_reg_932, "ult1_reg_932");
    sc_trace(mVcdFile, tmp_6_fu_341_p1, "tmp_6_fu_341_p1");
    sc_trace(mVcdFile, tmp_6_reg_937, "tmp_6_reg_937");
    sc_trace(mVcdFile, ult2_fu_345_p2, "ult2_fu_345_p2");
    sc_trace(mVcdFile, ult2_reg_942, "ult2_reg_942");
    sc_trace(mVcdFile, tmp_7_reg_947, "tmp_7_reg_947");
    sc_trace(mVcdFile, tmp_9_fu_365_p1, "tmp_9_fu_365_p1");
    sc_trace(mVcdFile, tmp_9_reg_953, "tmp_9_reg_953");
    sc_trace(mVcdFile, ult3_fu_369_p2, "ult3_fu_369_p2");
    sc_trace(mVcdFile, ult3_reg_958, "ult3_reg_958");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_1_i_i_fu_378_p2, "addr_pixel_offset_V_0_1_i_i_fu_378_p2");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_1_i_i_reg_963, "addr_pixel_offset_V_0_1_i_i_reg_963");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg1_fsm_1, "ap_sig_cseq_ST_pp0_stg1_fsm_1");
    sc_trace(mVcdFile, ap_sig_bdd_133, "ap_sig_bdd_133");
    sc_trace(mVcdFile, grp_fu_239_p2, "grp_fu_239_p2");
    sc_trace(mVcdFile, addr_line_offset_V_0_i_i_reg_975, "addr_line_offset_V_0_i_i_reg_975");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg2_fsm_2, "ap_sig_cseq_ST_pp0_stg2_fsm_2");
    sc_trace(mVcdFile, ap_sig_bdd_144, "ap_sig_bdd_144");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_2_i_i_fu_394_p2, "addr_pixel_offset_V_0_2_i_i_fu_394_p2");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_2_i_i_reg_980, "addr_pixel_offset_V_0_2_i_i_reg_980");
    sc_trace(mVcdFile, tmp_183_0_i_i_fu_407_p1, "tmp_183_0_i_i_fu_407_p1");
    sc_trace(mVcdFile, tmp_183_0_i_i_reg_992, "tmp_183_0_i_i_reg_992");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg3_fsm_3, "ap_sig_cseq_ST_pp0_stg3_fsm_3");
    sc_trace(mVcdFile, ap_sig_bdd_157, "ap_sig_bdd_157");
    sc_trace(mVcdFile, ap_sig_bdd_162, "ap_sig_bdd_162");
    sc_trace(mVcdFile, tmp_184_0_i_i_fu_411_p2, "tmp_184_0_i_i_fu_411_p2");
    sc_trace(mVcdFile, tmp_184_0_i_i_reg_998, "tmp_184_0_i_i_reg_998");
    sc_trace(mVcdFile, grp_fu_386_p2, "grp_fu_386_p2");
    sc_trace(mVcdFile, addr_line_offset_V_0_1_i_i_reg_1009, "addr_line_offset_V_0_1_i_i_reg_1009");
    sc_trace(mVcdFile, rev_fu_444_p2, "rev_fu_444_p2");
    sc_trace(mVcdFile, rev_reg_1024, "rev_reg_1024");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg4_fsm_4, "ap_sig_cseq_ST_pp0_stg4_fsm_4");
    sc_trace(mVcdFile, ap_sig_bdd_183, "ap_sig_bdd_183");
    sc_trace(mVcdFile, rev1_fu_449_p2, "rev1_fu_449_p2");
    sc_trace(mVcdFile, rev1_reg_1030, "rev1_reg_1030");
    sc_trace(mVcdFile, tmp_184_1_i_i_fu_497_p2, "tmp_184_1_i_i_fu_497_p2");
    sc_trace(mVcdFile, tmp_184_1_i_i_reg_1041, "tmp_184_1_i_i_reg_1041");
    sc_trace(mVcdFile, tmp_184_2_i_i_fu_501_p2, "tmp_184_2_i_i_fu_501_p2");
    sc_trace(mVcdFile, tmp_184_2_i_i_reg_1048, "tmp_184_2_i_i_reg_1048");
    sc_trace(mVcdFile, grp_fpga_top_reg_float_s_fu_212_ap_return, "grp_fpga_top_reg_float_s_fu_212_ap_return");
    sc_trace(mVcdFile, buffer_0_write_assign_reg_1055, "buffer_0_write_assign_reg_1055");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg5_fsm_5, "ap_sig_cseq_ST_pp0_stg5_fsm_5");
    sc_trace(mVcdFile, ap_sig_bdd_200, "ap_sig_bdd_200");
    sc_trace(mVcdFile, rev2_fu_506_p2, "rev2_fu_506_p2");
    sc_trace(mVcdFile, rev2_reg_1060, "rev2_reg_1060");
    sc_trace(mVcdFile, rev3_fu_548_p2, "rev3_fu_548_p2");
    sc_trace(mVcdFile, rev3_reg_1066, "rev3_reg_1066");
    sc_trace(mVcdFile, tmp_758_i_i_fu_558_p2, "tmp_758_i_i_fu_558_p2");
    sc_trace(mVcdFile, tmp_758_i_i_reg_1072, "tmp_758_i_i_reg_1072");
    sc_trace(mVcdFile, grp_fu_438_p2, "grp_fu_438_p2");
    sc_trace(mVcdFile, ci_times_ch_out_V_reg_1082, "ci_times_ch_out_V_reg_1082");
    sc_trace(mVcdFile, buffer_1_write_assign_reg_1087, "buffer_1_write_assign_reg_1087");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg6_fsm_6, "ap_sig_cseq_ST_pp0_stg6_fsm_6");
    sc_trace(mVcdFile, ap_sig_bdd_222, "ap_sig_bdd_222");
    sc_trace(mVcdFile, buffer_2_write_assign_reg_1097, "buffer_2_write_assign_reg_1097");
    sc_trace(mVcdFile, ap_sig_cseq_ST_pp0_stg7_fsm_7, "ap_sig_cseq_ST_pp0_stg7_fsm_7");
    sc_trace(mVcdFile, ap_sig_bdd_233, "ap_sig_bdd_233");
    sc_trace(mVcdFile, rev4_fu_599_p2, "rev4_fu_599_p2");
    sc_trace(mVcdFile, rev4_reg_1102, "rev4_reg_1102");
    sc_trace(mVcdFile, addr_V_1_2_i_i_fu_646_p2, "addr_V_1_2_i_i_fu_646_p2");
    sc_trace(mVcdFile, addr_V_1_2_i_i_reg_1113, "addr_V_1_2_i_i_reg_1113");
    sc_trace(mVcdFile, addr_V_2_i_i_fu_650_p2, "addr_V_2_i_i_fu_650_p2");
    sc_trace(mVcdFile, addr_V_2_i_i_reg_1118, "addr_V_2_i_i_reg_1118");
    sc_trace(mVcdFile, rev5_fu_654_p2, "rev5_fu_654_p2");
    sc_trace(mVcdFile, rev5_reg_1123, "rev5_reg_1123");
    sc_trace(mVcdFile, tmp_780_i_i_fu_664_p2, "tmp_780_i_i_fu_664_p2");
    sc_trace(mVcdFile, tmp_780_i_i_reg_1129, "tmp_780_i_i_reg_1129");
    sc_trace(mVcdFile, addr_V_2_1_i_i_fu_669_p2, "addr_V_2_1_i_i_fu_669_p2");
    sc_trace(mVcdFile, addr_V_2_1_i_i_reg_1134, "addr_V_2_1_i_i_reg_1134");
    sc_trace(mVcdFile, addr_V_2_2_i_i_fu_673_p2, "addr_V_2_2_i_i_fu_673_p2");
    sc_trace(mVcdFile, addr_V_2_2_i_i_reg_1139, "addr_V_2_2_i_i_reg_1139");
    sc_trace(mVcdFile, buffer_3_write_assign_reg_1144, "buffer_3_write_assign_reg_1144");
    sc_trace(mVcdFile, tmp_774_i_i_fu_704_p2, "tmp_774_i_i_fu_704_p2");
    sc_trace(mVcdFile, tmp_774_i_i_reg_1149, "tmp_774_i_i_reg_1149");
    sc_trace(mVcdFile, tmp_785_i_i_fu_712_p2, "tmp_785_i_i_fu_712_p2");
    sc_trace(mVcdFile, tmp_785_i_i_reg_1159, "tmp_785_i_i_reg_1159");
    sc_trace(mVcdFile, tmp_790_i_i_fu_716_p2, "tmp_790_i_i_fu_716_p2");
    sc_trace(mVcdFile, tmp_790_i_i_reg_1164, "tmp_790_i_i_reg_1164");
    sc_trace(mVcdFile, buffer_4_write_assign_reg_1169, "buffer_4_write_assign_reg_1169");
    sc_trace(mVcdFile, buffer_5_write_assign_reg_1179, "buffer_5_write_assign_reg_1179");
    sc_trace(mVcdFile, buffer_6_write_assign_reg_1189, "buffer_6_write_assign_reg_1189");
    sc_trace(mVcdFile, buffer_7_write_assign_reg_1199, "buffer_7_write_assign_reg_1199");
    sc_trace(mVcdFile, ap_reg_ppiten_pp0_it0_preg, "ap_reg_ppiten_pp0_it0_preg");
    sc_trace(mVcdFile, grp_fpga_top_reg_float_s_fu_212_in_r, "grp_fpga_top_reg_float_s_fu_212_in_r");
    sc_trace(mVcdFile, grp_fpga_top_reg_float_s_fu_212_ap_ce, "grp_fpga_top_reg_float_s_fu_212_ap_ce");
    sc_trace(mVcdFile, px_0_i_i_fu_479_p3, "px_0_i_i_fu_479_p3");
    sc_trace(mVcdFile, px_0_1_i_i_fu_535_p3, "px_0_1_i_i_fu_535_p3");
    sc_trace(mVcdFile, px_0_2_i_i_fu_581_p3, "px_0_2_i_i_fu_581_p3");
    sc_trace(mVcdFile, px_1_i_i_fu_628_p3, "px_1_i_i_fu_628_p3");
    sc_trace(mVcdFile, px_1_1_i_i_fu_695_p3, "px_1_1_i_i_fu_695_p3");
    sc_trace(mVcdFile, px_1_2_i_i_fu_733_p3, "px_1_2_i_i_fu_733_p3");
    sc_trace(mVcdFile, px_2_i_i_fu_759_p3, "px_2_i_i_fu_759_p3");
    sc_trace(mVcdFile, px_2_1_i_i_fu_785_p3, "px_2_1_i_i_fu_785_p3");
    sc_trace(mVcdFile, px_2_2_i_i_fu_811_p3, "px_2_2_i_i_fu_811_p3");
    sc_trace(mVcdFile, tmp_198_0_i_i_fu_421_p1, "tmp_198_0_i_i_fu_421_p1");
    sc_trace(mVcdFile, tmp_198_0_1_i_i_fu_492_p1, "tmp_198_0_1_i_i_fu_492_p1");
    sc_trace(mVcdFile, tmp_198_0_2_i_i_fu_563_p1, "tmp_198_0_2_i_i_fu_563_p1");
    sc_trace(mVcdFile, tmp_198_1_i_i_fu_594_p1, "tmp_198_1_i_i_fu_594_p1");
    sc_trace(mVcdFile, tmp_198_1_1_i_i_fu_641_p1, "tmp_198_1_1_i_i_fu_641_p1");
    sc_trace(mVcdFile, tmp_198_1_2_i_i_fu_708_p1, "tmp_198_1_2_i_i_fu_708_p1");
    sc_trace(mVcdFile, tmp_198_2_i_i_fu_742_p1, "tmp_198_2_i_i_fu_742_p1");
    sc_trace(mVcdFile, tmp_198_2_1_i_i_fu_768_p1, "tmp_198_2_1_i_i_fu_768_p1");
    sc_trace(mVcdFile, tmp_198_2_2_i_i_fu_794_p1, "tmp_198_2_2_i_i_fu_794_p1");
    sc_trace(mVcdFile, y_V_2_cast1_fu_217_p1, "y_V_2_cast1_fu_217_p1");
    sc_trace(mVcdFile, y_V_i_i_fu_221_p2, "y_V_i_i_fu_221_p2");
    sc_trace(mVcdFile, tmp_1_fu_227_p1, "tmp_1_fu_227_p1");
    sc_trace(mVcdFile, grp_fu_239_p1, "grp_fu_239_p1");
    sc_trace(mVcdFile, x_V_3_cast_fu_245_p1, "x_V_3_cast_fu_245_p1");
    sc_trace(mVcdFile, x_V_0_i_i_fu_249_p2, "x_V_0_i_i_fu_249_p2");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_i_i_fu_267_p0, "addr_pixel_offset_V_0_i_i_fu_267_p0");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_i_i_fu_267_p1, "addr_pixel_offset_V_0_i_i_fu_267_p1");
    sc_trace(mVcdFile, tmp_187_0_cast_i_i_cast_fu_277_p1, "tmp_187_0_cast_i_i_cast_fu_277_p1");
    sc_trace(mVcdFile, tmp_192_0_cast_i_i_cast_fu_291_p1, "tmp_192_0_cast_i_i_cast_fu_291_p1");
    sc_trace(mVcdFile, p_lobit_i_i2_0_i_i_fu_301_p2, "p_lobit_i_i2_0_i_i_fu_301_p2");
    sc_trace(mVcdFile, y_V_i_i_43_fu_359_p2, "y_V_i_i_43_fu_359_p2");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_1_i_i_fu_378_p0, "addr_pixel_offset_V_0_1_i_i_fu_378_p0");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_1_i_i_fu_378_p1, "addr_pixel_offset_V_0_1_i_i_fu_378_p1");
    sc_trace(mVcdFile, grp_fu_386_p1, "grp_fu_386_p1");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_2_i_i_fu_394_p0, "addr_pixel_offset_V_0_2_i_i_fu_394_p0");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_2_i_i_fu_394_p1, "addr_pixel_offset_V_0_2_i_i_fu_394_p1");
    sc_trace(mVcdFile, grp_fu_402_p1, "grp_fu_402_p1");
    sc_trace(mVcdFile, addr_V_0_i_i_fu_416_p2, "addr_V_0_i_i_fu_416_p2");
    sc_trace(mVcdFile, grp_fu_438_p0, "grp_fu_438_p0");
    sc_trace(mVcdFile, grp_fu_438_p1, "grp_fu_438_p1");
    sc_trace(mVcdFile, tmp_fu_454_p2, "tmp_fu_454_p2");
    sc_trace(mVcdFile, tmp_748_i_i_fu_460_p2, "tmp_748_i_i_fu_460_p2");
    sc_trace(mVcdFile, tmp_749_i_i_fu_465_p3, "tmp_749_i_i_fu_465_p3");
    sc_trace(mVcdFile, is_padding_pixel_0_i_i_fu_473_p2, "is_padding_pixel_0_i_i_fu_473_p2");
    sc_trace(mVcdFile, addr_V_0_1_i_i_fu_488_p2, "addr_V_0_1_i_i_fu_488_p2");
    sc_trace(mVcdFile, grp_fu_402_p2, "grp_fu_402_p2");
    sc_trace(mVcdFile, tmp4_fu_511_p2, "tmp4_fu_511_p2");
    sc_trace(mVcdFile, tmp_753_i_i_fu_516_p2, "tmp_753_i_i_fu_516_p2");
    sc_trace(mVcdFile, tmp_754_i_i_fu_521_p3, "tmp_754_i_i_fu_521_p3");
    sc_trace(mVcdFile, is_padding_pixel_0_1_i_i_fu_529_p2, "is_padding_pixel_0_1_i_i_fu_529_p2");
    sc_trace(mVcdFile, tmp5_fu_553_p2, "tmp5_fu_553_p2");
    sc_trace(mVcdFile, addr_V_0_2_i_i_fu_544_p2, "addr_V_0_2_i_i_fu_544_p2");
    sc_trace(mVcdFile, tmp_759_i_i_fu_568_p3, "tmp_759_i_i_fu_568_p3");
    sc_trace(mVcdFile, is_padding_pixel_0_2_i_i_fu_575_p2, "is_padding_pixel_0_2_i_i_fu_575_p2");
    sc_trace(mVcdFile, addr_V_1_i_i_fu_590_p2, "addr_V_1_i_i_fu_590_p2");
    sc_trace(mVcdFile, tmp8_fu_604_p2, "tmp8_fu_604_p2");
    sc_trace(mVcdFile, tmp_764_i_i_fu_609_p2, "tmp_764_i_i_fu_609_p2");
    sc_trace(mVcdFile, tmp_765_i_i_fu_614_p3, "tmp_765_i_i_fu_614_p3");
    sc_trace(mVcdFile, is_padding_pixel_1_i_i_fu_622_p2, "is_padding_pixel_1_i_i_fu_622_p2");
    sc_trace(mVcdFile, addr_V_1_1_i_i_fu_637_p2, "addr_V_1_1_i_i_fu_637_p2");
    sc_trace(mVcdFile, tmp10_fu_659_p2, "tmp10_fu_659_p2");
    sc_trace(mVcdFile, tmp_769_i_i_fu_677_p2, "tmp_769_i_i_fu_677_p2");
    sc_trace(mVcdFile, tmp_770_i_i_fu_681_p3, "tmp_770_i_i_fu_681_p3");
    sc_trace(mVcdFile, is_padding_pixel_1_1_i_i_fu_689_p2, "is_padding_pixel_1_1_i_i_fu_689_p2");
    sc_trace(mVcdFile, tmp_775_i_i_fu_720_p3, "tmp_775_i_i_fu_720_p3");
    sc_trace(mVcdFile, is_padding_pixel_1_2_i_i_fu_727_p2, "is_padding_pixel_1_2_i_i_fu_727_p2");
    sc_trace(mVcdFile, tmp_781_i_i_fu_746_p3, "tmp_781_i_i_fu_746_p3");
    sc_trace(mVcdFile, is_padding_pixel_2_i_i_fu_753_p2, "is_padding_pixel_2_i_i_fu_753_p2");
    sc_trace(mVcdFile, tmp_786_i_i_fu_772_p3, "tmp_786_i_i_fu_772_p3");
    sc_trace(mVcdFile, is_padding_pixel_2_1_i_i_fu_779_p2, "is_padding_pixel_2_1_i_i_fu_779_p2");
    sc_trace(mVcdFile, tmp_791_i_i_fu_798_p3, "tmp_791_i_i_fu_798_p3");
    sc_trace(mVcdFile, is_padding_pixel_2_2_i_i_fu_805_p2, "is_padding_pixel_2_2_i_i_fu_805_p2");
    sc_trace(mVcdFile, grp_fu_239_ce, "grp_fu_239_ce");
    sc_trace(mVcdFile, grp_fu_386_ce, "grp_fu_386_ce");
    sc_trace(mVcdFile, grp_fu_402_ce, "grp_fu_402_ce");
    sc_trace(mVcdFile, grp_fu_438_ce, "grp_fu_438_ce");
    sc_trace(mVcdFile, ap_return_0_preg, "ap_return_0_preg");
    sc_trace(mVcdFile, ap_return_1_preg, "ap_return_1_preg");
    sc_trace(mVcdFile, ap_return_2_preg, "ap_return_2_preg");
    sc_trace(mVcdFile, ap_return_3_preg, "ap_return_3_preg");
    sc_trace(mVcdFile, ap_return_4_preg, "ap_return_4_preg");
    sc_trace(mVcdFile, ap_return_5_preg, "ap_return_5_preg");
    sc_trace(mVcdFile, ap_return_6_preg, "ap_return_6_preg");
    sc_trace(mVcdFile, ap_return_7_preg, "ap_return_7_preg");
    sc_trace(mVcdFile, ap_return_8_preg, "ap_return_8_preg");
    sc_trace(mVcdFile, ap_return_9_preg, "ap_return_9_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_sig_pprstidle_pp0, "ap_sig_pprstidle_pp0");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_1_i_i_fu_378_p00, "addr_pixel_offset_V_0_1_i_i_fu_378_p00");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_2_i_i_fu_394_p00, "addr_pixel_offset_V_0_2_i_i_fu_394_p00");
    sc_trace(mVcdFile, addr_pixel_offset_V_0_i_i_fu_267_p10, "addr_pixel_offset_V_0_i_i_fu_267_p10");
    sc_trace(mVcdFile, grp_fu_239_p10, "grp_fu_239_p10");
    sc_trace(mVcdFile, grp_fu_386_p10, "grp_fu_386_p10");
    sc_trace(mVcdFile, grp_fu_402_p10, "grp_fu_402_p10");
    sc_trace(mVcdFile, grp_fu_438_p00, "grp_fu_438_p00");
    sc_trace(mVcdFile, grp_fu_438_p10, "grp_fu_438_p10");
#endif

    }
}

fpga_top_preloadPixelsAndPrecalcCIoffse::~fpga_top_preloadPixelsAndPrecalcCIoffse() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete grp_fpga_top_reg_float_s_fu_212;
    delete fpga_top_mul_16s_2ns_16_3_U2;
    delete fpga_top_mul_16s_2ns_16_3_U3;
    delete fpga_top_mul_16s_2ns_16_3_U4;
    delete fpga_top_mul_10ns_10ns_19_3_U5;
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_pp0_stg0_fsm_0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it0_preg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read()))) {
            ap_reg_ppiten_pp0_it0_preg = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()) && 
             !esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
            ap_reg_ppiten_pp0_it1 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read())) {
            ap_reg_ppiten_pp0_it1 = ap_reg_ppiten_pp0_it0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_0_preg = ap_const_lv19_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_0_preg = ci_times_ch_out_V_reg_1082.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_1_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_1_preg = buffer_0_write_assign_reg_1055.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_2_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_2_preg = buffer_1_write_assign_reg_1087.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_3_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_3_preg = buffer_2_write_assign_reg_1097.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_4_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_4_preg = buffer_3_write_assign_reg_1144.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_5_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_5_preg = buffer_4_write_assign_reg_1169.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_6_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_6_preg = buffer_5_write_assign_reg_1179.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_7_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_7_preg = buffer_6_write_assign_reg_1189.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_8_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_8_preg = buffer_7_write_assign_reg_1199.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_9_preg = ap_const_lv32_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
            ap_return_9_preg = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg7_fsm_7.read())) {
        addr_V_1_2_i_i_reg_1113 = addr_V_1_2_i_i_fu_646_p2.read();
        addr_V_2_1_i_i_reg_1134 = addr_V_2_1_i_i_fu_669_p2.read();
        addr_V_2_2_i_i_reg_1139 = addr_V_2_2_i_i_fu_673_p2.read();
        addr_V_2_i_i_reg_1118 = addr_V_2_i_i_fu_650_p2.read();
        rev4_reg_1102 = rev4_fu_599_p2.read();
        rev5_reg_1123 = rev5_fu_654_p2.read();
        tmp_780_i_i_reg_1129 = tmp_780_i_i_fu_664_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read()))) {
        addr_line_offset_V_0_1_i_i_reg_1009 = grp_fu_386_p2.read();
        tmp_183_0_i_i_reg_992 = tmp_183_0_i_i_fu_407_p1.read();
        tmp_184_0_i_i_reg_998 = tmp_184_0_i_i_fu_411_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read())) {
        addr_line_offset_V_0_i_i_reg_975 = grp_fu_239_p2.read();
        addr_pixel_offset_V_0_2_i_i_reg_980 = addr_pixel_offset_V_0_2_i_i_fu_394_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read())) {
        addr_pixel_offset_V_0_1_i_i_reg_963 = addr_pixel_offset_V_0_1_i_i_fu_378_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read()))) {
        addr_pixel_offset_V_0_i_i_reg_894 = addr_pixel_offset_V_0_i_i_fu_267_p2.read();
        line_width_load_reg_881 = line_width.read();
        slt1_reg_906 = slt1_fu_295_p2.read();
        slt_reg_901 = slt_fu_281_p2.read();
        tmp_182_0_i_i_reg_888 = tmp_182_0_i_i_fu_263_p1.read();
        tmp_2_reg_911 = p_lobit_i_i2_0_i_i_fu_301_p2.read().range(9, 9);
        tmp_3_reg_921 = y_V_i_i_fu_221_p2.read().range(9, 9);
        tmp_6_reg_937 = tmp_6_fu_341_p1.read();
        tmp_7_reg_947 = x_V_0_i_i_fu_249_p2.read().range(9, 9);
        tmp_9_reg_953 = tmp_9_fu_365_p1.read();
        ult1_reg_932 = ult1_fu_335_p2.read();
        ult2_reg_942 = ult2_fu_345_p2.read();
        ult3_reg_958 = ult3_fu_369_p2.read();
        ult_reg_916 = ult_fu_315_p2.read();
        x_V_0_2_i_i_reg_927 = x_V_0_2_i_i_fu_329_p2.read();
        x_V_3_read_reg_871 = x_V_3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()) && !esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) {
        buffer_0_write_assign_reg_1055 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg6_fsm_6.read()))) {
        buffer_1_write_assign_reg_1087 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg7_fsm_7.read()))) {
        buffer_2_write_assign_reg_1097 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        buffer_3_write_assign_reg_1144 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read()))) {
        buffer_4_write_assign_reg_1169 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read()))) {
        buffer_5_write_assign_reg_1179 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()))) {
        buffer_6_write_assign_reg_1189 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read()))) {
        buffer_7_write_assign_reg_1199 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()) && !esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1))) {
        ci_times_ch_out_V_reg_1082 = grp_fu_438_p2.read();
        rev2_reg_1060 = rev2_fu_506_p2.read();
        rev3_reg_1066 = rev3_fu_548_p2.read();
        tmp_758_i_i_reg_1072 = tmp_758_i_i_fu_558_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read())) {
        rev1_reg_1030 = rev1_fu_449_p2.read();
        rev_reg_1024 = rev_fu_444_p2.read();
        tmp_184_1_i_i_reg_1041 = tmp_184_1_i_i_fu_497_p2.read();
        tmp_184_2_i_i_reg_1048 = tmp_184_2_i_i_fu_501_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read())) {
        tmp_774_i_i_reg_1149 = tmp_774_i_i_fu_704_p2.read();
        tmp_785_i_i_reg_1159 = tmp_785_i_i_fu_712_p2.read();
        tmp_790_i_i_reg_1164 = tmp_790_i_i_fu_716_p2.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ImageCache_IBRAM_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_2_2_i_i_fu_794_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_2_1_i_i_fu_768_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_2_i_i_fu_742_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_1_2_i_i_fu_708_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg7_fsm_7.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_1_1_i_i_fu_641_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg6_fsm_6.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_1_i_i_fu_594_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_0_2_i_i_fu_563_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_0_1_i_i_fu_492_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()))) {
        ImageCache_IBRAM_address0 =  (sc_lv<15>) (tmp_198_0_i_i_fu_421_p1.read());
    } else {
        ImageCache_IBRAM_address0 = "XXXXXXXXXXXXXXX";
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ImageCache_IBRAM_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()) && 
          !esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg6_fsm_6.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg7_fsm_7.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read())))) {
        ImageCache_IBRAM_ce0 = ap_const_logic_1;
    } else {
        ImageCache_IBRAM_ce0 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_0_1_i_i_fu_488_p2() {
    addr_V_0_1_i_i_fu_488_p2 = (!addr_pixel_offset_V_0_1_i_i_reg_963.read().is_01() || !tmp_184_0_i_i_reg_998.read().is_01())? sc_lv<16>(): (sc_biguint<16>(addr_pixel_offset_V_0_1_i_i_reg_963.read()) + sc_biguint<16>(tmp_184_0_i_i_reg_998.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_0_2_i_i_fu_544_p2() {
    addr_V_0_2_i_i_fu_544_p2 = (!addr_pixel_offset_V_0_2_i_i_reg_980.read().is_01() || !tmp_184_0_i_i_reg_998.read().is_01())? sc_lv<16>(): (sc_biguint<16>(addr_pixel_offset_V_0_2_i_i_reg_980.read()) + sc_biguint<16>(tmp_184_0_i_i_reg_998.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_0_i_i_fu_416_p2() {
    addr_V_0_i_i_fu_416_p2 = (!tmp_184_0_i_i_fu_411_p2.read().is_01() || !addr_pixel_offset_V_0_i_i_reg_894.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_0_i_i_fu_411_p2.read()) + sc_biguint<16>(addr_pixel_offset_V_0_i_i_reg_894.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_1_1_i_i_fu_637_p2() {
    addr_V_1_1_i_i_fu_637_p2 = (!tmp_184_1_i_i_reg_1041.read().is_01() || !addr_pixel_offset_V_0_1_i_i_reg_963.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_1_i_i_reg_1041.read()) + sc_biguint<16>(addr_pixel_offset_V_0_1_i_i_reg_963.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_1_2_i_i_fu_646_p2() {
    addr_V_1_2_i_i_fu_646_p2 = (!tmp_184_1_i_i_reg_1041.read().is_01() || !addr_pixel_offset_V_0_2_i_i_reg_980.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_1_i_i_reg_1041.read()) + sc_biguint<16>(addr_pixel_offset_V_0_2_i_i_reg_980.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_1_i_i_fu_590_p2() {
    addr_V_1_i_i_fu_590_p2 = (!tmp_184_1_i_i_reg_1041.read().is_01() || !addr_pixel_offset_V_0_i_i_reg_894.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_1_i_i_reg_1041.read()) + sc_biguint<16>(addr_pixel_offset_V_0_i_i_reg_894.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_2_1_i_i_fu_669_p2() {
    addr_V_2_1_i_i_fu_669_p2 = (!tmp_184_2_i_i_reg_1048.read().is_01() || !addr_pixel_offset_V_0_1_i_i_reg_963.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_2_i_i_reg_1048.read()) + sc_biguint<16>(addr_pixel_offset_V_0_1_i_i_reg_963.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_2_2_i_i_fu_673_p2() {
    addr_V_2_2_i_i_fu_673_p2 = (!tmp_184_2_i_i_reg_1048.read().is_01() || !addr_pixel_offset_V_0_2_i_i_reg_980.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_2_i_i_reg_1048.read()) + sc_biguint<16>(addr_pixel_offset_V_0_2_i_i_reg_980.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_V_2_i_i_fu_650_p2() {
    addr_V_2_i_i_fu_650_p2 = (!tmp_184_2_i_i_reg_1048.read().is_01() || !addr_pixel_offset_V_0_i_i_reg_894.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_184_2_i_i_reg_1048.read()) + sc_biguint<16>(addr_pixel_offset_V_0_i_i_reg_894.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_1_i_i_fu_378_p0() {
    addr_pixel_offset_V_0_1_i_i_fu_378_p0 =  (sc_lv<9>) (addr_pixel_offset_V_0_1_i_i_fu_378_p00.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_1_i_i_fu_378_p00() {
    addr_pixel_offset_V_0_1_i_i_fu_378_p00 = esl_zext<16,9>(x_V_3_read_reg_871.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_1_i_i_fu_378_p1() {
    addr_pixel_offset_V_0_1_i_i_fu_378_p1 =  (sc_lv<10>) (tmp_182_0_i_i_reg_888.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_1_i_i_fu_378_p2() {
    addr_pixel_offset_V_0_1_i_i_fu_378_p2 = (!addr_pixel_offset_V_0_1_i_i_fu_378_p0.read().is_01() || !addr_pixel_offset_V_0_1_i_i_fu_378_p1.read().is_01())? sc_lv<16>(): sc_biguint<9>(addr_pixel_offset_V_0_1_i_i_fu_378_p0.read()) * sc_biguint<10>(addr_pixel_offset_V_0_1_i_i_fu_378_p1.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_2_i_i_fu_394_p0() {
    addr_pixel_offset_V_0_2_i_i_fu_394_p0 =  (sc_lv<10>) (addr_pixel_offset_V_0_2_i_i_fu_394_p00.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_2_i_i_fu_394_p00() {
    addr_pixel_offset_V_0_2_i_i_fu_394_p00 = esl_zext<16,10>(x_V_0_2_i_i_reg_927.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_2_i_i_fu_394_p1() {
    addr_pixel_offset_V_0_2_i_i_fu_394_p1 =  (sc_lv<10>) (tmp_182_0_i_i_reg_888.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_2_i_i_fu_394_p2() {
    addr_pixel_offset_V_0_2_i_i_fu_394_p2 = (!addr_pixel_offset_V_0_2_i_i_fu_394_p0.read().is_01() || !addr_pixel_offset_V_0_2_i_i_fu_394_p1.read().is_01())? sc_lv<16>(): sc_biguint<10>(addr_pixel_offset_V_0_2_i_i_fu_394_p0.read()) * sc_biguint<10>(addr_pixel_offset_V_0_2_i_i_fu_394_p1.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_i_i_fu_267_p0() {
    addr_pixel_offset_V_0_i_i_fu_267_p0 = x_V_0_i_i_fu_249_p2.read();
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_i_i_fu_267_p1() {
    addr_pixel_offset_V_0_i_i_fu_267_p1 =  (sc_lv<10>) (addr_pixel_offset_V_0_i_i_fu_267_p10.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_i_i_fu_267_p10() {
    addr_pixel_offset_V_0_i_i_fu_267_p10 = esl_zext<16,10>(ImageCache_ch_in_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_addr_pixel_offset_V_0_i_i_fu_267_p2() {
    addr_pixel_offset_V_0_i_i_fu_267_p2 = (!addr_pixel_offset_V_0_i_i_fu_267_p0.read().is_01() || !addr_pixel_offset_V_0_i_i_fu_267_p1.read().is_01())? sc_lv<16>(): sc_bigint<10>(addr_pixel_offset_V_0_i_i_fu_267_p0.read()) * sc_biguint<10>(addr_pixel_offset_V_0_i_i_fu_267_p1.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_done_reg.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_idle() {
    if ((!esl_seteq<1,1,1>(ap_const_logic_1, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ppiten_pp0_it1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_reg_ppiten_pp0_it0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read())) {
        ap_reg_ppiten_pp0_it0 = ap_start.read();
    } else {
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_it0_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_0 = ci_times_ch_out_V_reg_1082.read();
    } else {
        ap_return_0 = ap_return_0_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_1 = buffer_0_write_assign_reg_1055.read();
    } else {
        ap_return_1 = ap_return_1_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_2 = buffer_1_write_assign_reg_1087.read();
    } else {
        ap_return_2 = ap_return_2_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_3 = buffer_2_write_assign_reg_1097.read();
    } else {
        ap_return_3 = ap_return_3_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_4 = buffer_3_write_assign_reg_1144.read();
    } else {
        ap_return_4 = ap_return_4_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_5() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_5 = buffer_4_write_assign_reg_1169.read();
    } else {
        ap_return_5 = ap_return_5_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_6() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_6 = buffer_5_write_assign_reg_1179.read();
    } else {
        ap_return_6 = ap_return_6_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_7() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_7 = buffer_6_write_assign_reg_1189.read();
    } else {
        ap_return_7 = ap_return_7_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_8() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_8 = buffer_7_write_assign_reg_1199.read();
    } else {
        ap_return_8 = ap_return_8_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_return_9() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        ap_return_9 = grp_fpga_top_reg_float_s_fu_212_ap_return.read();
    } else {
        ap_return_9 = ap_return_9_preg.read();
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_133() {
    ap_sig_bdd_133 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(1, 1));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_144() {
    ap_sig_bdd_144 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(2, 2));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_157() {
    ap_sig_bdd_157 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(3, 3));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_162() {
    ap_sig_bdd_162 = (esl_seteq<1,1,1>(ci_V_out_full_n.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ch_out_V_out_full_n.read(), ap_const_logic_0));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_183() {
    ap_sig_bdd_183 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(4, 4));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_200() {
    ap_sig_bdd_200 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(5, 5));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_222() {
    ap_sig_bdd_222 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(6, 6));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_233() {
    ap_sig_bdd_233 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(7, 7));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_28() {
    ap_sig_bdd_28 = esl_seteq<1,1,1>(ap_CS_fsm.read().range(0, 0), ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_46() {
    ap_sig_bdd_46 = esl_seteq<1,1,1>(ap_const_lv1_1, ap_CS_fsm.read().range(8, 8));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_bdd_89() {
    ap_sig_bdd_89 = (esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg0_fsm_0() {
    if (ap_sig_bdd_28.read()) {
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg1_fsm_1() {
    if (ap_sig_bdd_133.read()) {
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg2_fsm_2() {
    if (ap_sig_bdd_144.read()) {
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg3_fsm_3() {
    if (ap_sig_bdd_157.read()) {
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg4_fsm_4() {
    if (ap_sig_bdd_183.read()) {
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg5_fsm_5() {
    if (ap_sig_bdd_200.read()) {
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg6_fsm_6() {
    if (ap_sig_bdd_222.read()) {
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg7_fsm_7() {
    if (ap_sig_bdd_233.read()) {
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_cseq_ST_pp0_stg8_fsm_8() {
    if (ap_sig_bdd_46.read()) {
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_1;
    } else {
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_sig_pprstidle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()))) {
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    } else {
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ch_out_V_out_din() {
    ch_out_V_out_din = ch_out_V.read();
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ch_out_V_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read()))) {
        ch_out_V_out_write = ap_const_logic_1;
    } else {
        ch_out_V_out_write = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ci_V_out_din() {
    ci_V_out_din = ci_V.read();
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ci_V_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read()))) {
        ci_V_out_write = ap_const_logic_1;
    } else {
        ci_V_out_write = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fpga_top_reg_float_s_fu_212_ap_ce() {
    if (((esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          ap_sig_bdd_89.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
          ap_sig_bdd_162.read()))) {
        grp_fpga_top_reg_float_s_fu_212_ap_ce = ap_const_logic_0;
    } else {
        grp_fpga_top_reg_float_s_fu_212_ap_ce = ap_const_logic_1;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fpga_top_reg_float_s_fu_212_in_r() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_2_2_i_i_fu_811_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_2_1_i_i_fu_785_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_2_i_i_fu_759_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it1.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_1_2_i_i_fu_733_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg8_fsm_8.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_1_1_i_i_fu_695_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg7_fsm_7.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_1_i_i_fu_628_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg6_fsm_6.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_0_2_i_i_fu_581_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_0_1_i_i_fu_535_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        grp_fpga_top_reg_float_s_fu_212_in_r = px_0_i_i_fu_479_p3.read();
    } else {
        grp_fpga_top_reg_float_s_fu_212_in_r =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_239_ce() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg0_fsm_0.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()))) {
        grp_fu_239_ce = ap_const_logic_1;
    } else {
        grp_fu_239_ce = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_239_p1() {
    grp_fu_239_p1 =  (sc_lv<2>) (grp_fu_239_p10.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_239_p10() {
    grp_fu_239_p10 = esl_zext<16,2>(tmp_1_fu_227_p1.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_386_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg1_fsm_1.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read())))) {
        grp_fu_386_ce = ap_const_logic_1;
    } else {
        grp_fu_386_ce = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_386_p1() {
    grp_fu_386_p1 =  (sc_lv<2>) (grp_fu_386_p10.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_386_p10() {
    grp_fu_386_p10 = esl_zext<16,2>(tmp_6_reg_937.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_402_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg2_fsm_2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()))) {
        grp_fu_402_ce = ap_const_logic_1;
    } else {
        grp_fu_402_ce = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_402_p1() {
    grp_fu_402_p1 =  (sc_lv<2>) (grp_fu_402_p10.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_402_p10() {
    grp_fu_402_p10 = esl_zext<16,2>(tmp_9_reg_953.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_438_ce() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg3_fsm_3.read()) && 
          !(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg4_fsm_4.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_cseq_ST_pp0_stg5_fsm_5.read()) && 
          !esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        grp_fu_438_ce = ap_const_logic_1;
    } else {
        grp_fu_438_ce = ap_const_logic_0;
    }
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_438_p0() {
    grp_fu_438_p0 =  (sc_lv<10>) (grp_fu_438_p00.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_438_p00() {
    grp_fu_438_p00 = esl_zext<19,10>(WeightsCache_ch_out_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_438_p1() {
    grp_fu_438_p1 =  (sc_lv<10>) (grp_fu_438_p10.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_grp_fu_438_p10() {
    grp_fu_438_p10 = esl_zext<19,10>(ci_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_0_1_i_i_fu_529_p2() {
    is_padding_pixel_0_1_i_i_fu_529_p2 = (!tmp_754_i_i_fu_521_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_754_i_i_fu_521_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_0_2_i_i_fu_575_p2() {
    is_padding_pixel_0_2_i_i_fu_575_p2 = (!tmp_759_i_i_fu_568_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_759_i_i_fu_568_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_0_i_i_fu_473_p2() {
    is_padding_pixel_0_i_i_fu_473_p2 = (!tmp_749_i_i_fu_465_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_749_i_i_fu_465_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_1_1_i_i_fu_689_p2() {
    is_padding_pixel_1_1_i_i_fu_689_p2 = (!tmp_770_i_i_fu_681_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_770_i_i_fu_681_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_1_2_i_i_fu_727_p2() {
    is_padding_pixel_1_2_i_i_fu_727_p2 = (!tmp_775_i_i_fu_720_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_775_i_i_fu_720_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_1_i_i_fu_622_p2() {
    is_padding_pixel_1_i_i_fu_622_p2 = (!tmp_765_i_i_fu_614_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_765_i_i_fu_614_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_2_1_i_i_fu_779_p2() {
    is_padding_pixel_2_1_i_i_fu_779_p2 = (!tmp_786_i_i_fu_772_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_786_i_i_fu_772_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_2_2_i_i_fu_805_p2() {
    is_padding_pixel_2_2_i_i_fu_805_p2 = (!tmp_791_i_i_fu_798_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_791_i_i_fu_798_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_is_padding_pixel_2_i_i_fu_753_p2() {
    is_padding_pixel_2_i_i_fu_753_p2 = (!tmp_781_i_i_fu_746_p3.read().is_01() || !ap_const_lv11_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_781_i_i_fu_746_p3.read() == ap_const_lv11_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_p_lobit_i_i2_0_i_i_fu_301_p2() {
    p_lobit_i_i2_0_i_i_fu_301_p2 = (x_V_0_i_i_fu_249_p2.read() | y_V_i_i_fu_221_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_0_1_i_i_fu_535_p3() {
    px_0_1_i_i_fu_535_p3 = (!is_padding_pixel_0_1_i_i_fu_529_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_0_1_i_i_fu_529_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_0_2_i_i_fu_581_p3() {
    px_0_2_i_i_fu_581_p3 = (!is_padding_pixel_0_2_i_i_fu_575_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_0_2_i_i_fu_575_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_0_i_i_fu_479_p3() {
    px_0_i_i_fu_479_p3 = (!is_padding_pixel_0_i_i_fu_473_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_0_i_i_fu_473_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_1_1_i_i_fu_695_p3() {
    px_1_1_i_i_fu_695_p3 = (!is_padding_pixel_1_1_i_i_fu_689_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_1_1_i_i_fu_689_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_1_2_i_i_fu_733_p3() {
    px_1_2_i_i_fu_733_p3 = (!is_padding_pixel_1_2_i_i_fu_727_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_1_2_i_i_fu_727_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_1_i_i_fu_628_p3() {
    px_1_i_i_fu_628_p3 = (!is_padding_pixel_1_i_i_fu_622_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_1_i_i_fu_622_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_2_1_i_i_fu_785_p3() {
    px_2_1_i_i_fu_785_p3 = (!is_padding_pixel_2_1_i_i_fu_779_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_2_1_i_i_fu_779_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_2_2_i_i_fu_811_p3() {
    px_2_2_i_i_fu_811_p3 = (!is_padding_pixel_2_2_i_i_fu_805_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_2_2_i_i_fu_805_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_px_2_i_i_fu_759_p3() {
    px_2_i_i_fu_759_p3 = (!is_padding_pixel_2_i_i_fu_753_p2.read()[0].is_01())? sc_lv<32>(): ((is_padding_pixel_2_i_i_fu_753_p2.read()[0].to_bool())? ImageCache_IBRAM_q0.read(): ap_const_lv32_0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev1_fu_449_p2() {
    rev1_fu_449_p2 = (slt1_reg_906.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev2_fu_506_p2() {
    rev2_fu_506_p2 = (ult_reg_916.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev3_fu_548_p2() {
    rev3_fu_548_p2 = (ult1_reg_932.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev4_fu_599_p2() {
    rev4_fu_599_p2 = (ult2_reg_942.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev5_fu_654_p2() {
    rev5_fu_654_p2 = (ult3_reg_958.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_rev_fu_444_p2() {
    rev_fu_444_p2 = (slt_reg_901.read() ^ ap_const_lv1_1);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_slt1_fu_295_p2() {
    slt1_fu_295_p2 = (!y_V_i_i_fu_221_p2.read().is_01() || !tmp_192_0_cast_i_i_cast_fu_291_p1.read().is_01())? sc_lv<1>(): (sc_bigint<10>(y_V_i_i_fu_221_p2.read()) < sc_bigint<10>(tmp_192_0_cast_i_i_cast_fu_291_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_slt_fu_281_p2() {
    slt_fu_281_p2 = (!x_V_0_i_i_fu_249_p2.read().is_01() || !tmp_187_0_cast_i_i_cast_fu_277_p1.read().is_01())? sc_lv<1>(): (sc_bigint<10>(x_V_0_i_i_fu_249_p2.read()) < sc_bigint<10>(tmp_187_0_cast_i_i_cast_fu_277_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp10_fu_659_p2() {
    tmp10_fu_659_p2 = (rev_reg_1024.read() | rev5_fu_654_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp4_fu_511_p2() {
    tmp4_fu_511_p2 = (rev2_fu_506_p2.read() | rev1_reg_1030.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp5_fu_553_p2() {
    tmp5_fu_553_p2 = (rev3_fu_548_p2.read() | rev1_reg_1030.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp8_fu_604_p2() {
    tmp8_fu_604_p2 = (rev_reg_1024.read() | rev4_fu_599_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_182_0_i_i_fu_263_p1() {
    tmp_182_0_i_i_fu_263_p1 = esl_zext<16,10>(ImageCache_ch_in_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_183_0_i_i_fu_407_p1() {
    tmp_183_0_i_i_fu_407_p1 = esl_zext<16,10>(ci_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_184_0_i_i_fu_411_p2() {
    tmp_184_0_i_i_fu_411_p2 = (!addr_line_offset_V_0_i_i_reg_975.read().is_01() || !tmp_183_0_i_i_fu_407_p1.read().is_01())? sc_lv<16>(): (sc_biguint<16>(addr_line_offset_V_0_i_i_reg_975.read()) + sc_biguint<16>(tmp_183_0_i_i_fu_407_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_184_1_i_i_fu_497_p2() {
    tmp_184_1_i_i_fu_497_p2 = (!addr_line_offset_V_0_1_i_i_reg_1009.read().is_01() || !tmp_183_0_i_i_reg_992.read().is_01())? sc_lv<16>(): (sc_biguint<16>(addr_line_offset_V_0_1_i_i_reg_1009.read()) + sc_biguint<16>(tmp_183_0_i_i_reg_992.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_184_2_i_i_fu_501_p2() {
    tmp_184_2_i_i_fu_501_p2 = (!grp_fu_402_p2.read().is_01() || !tmp_183_0_i_i_reg_992.read().is_01())? sc_lv<16>(): (sc_biguint<16>(grp_fu_402_p2.read()) + sc_biguint<16>(tmp_183_0_i_i_reg_992.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_187_0_cast_i_i_cast_fu_277_p1() {
    tmp_187_0_cast_i_i_cast_fu_277_p1 = esl_zext<10,9>(ImageCache_width_in_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_192_0_cast_i_i_cast_fu_291_p1() {
    tmp_192_0_cast_i_i_cast_fu_291_p1 = esl_zext<10,9>(ImageCache_height_in_V.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_0_1_i_i_fu_492_p1() {
    tmp_198_0_1_i_i_fu_492_p1 = esl_zext<64,16>(addr_V_0_1_i_i_fu_488_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_0_2_i_i_fu_563_p1() {
    tmp_198_0_2_i_i_fu_563_p1 = esl_zext<64,16>(addr_V_0_2_i_i_fu_544_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_0_i_i_fu_421_p1() {
    tmp_198_0_i_i_fu_421_p1 = esl_zext<64,16>(addr_V_0_i_i_fu_416_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_1_1_i_i_fu_641_p1() {
    tmp_198_1_1_i_i_fu_641_p1 = esl_zext<64,16>(addr_V_1_1_i_i_fu_637_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_1_2_i_i_fu_708_p1() {
    tmp_198_1_2_i_i_fu_708_p1 = esl_zext<64,16>(addr_V_1_2_i_i_reg_1113.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_1_i_i_fu_594_p1() {
    tmp_198_1_i_i_fu_594_p1 = esl_zext<64,16>(addr_V_1_i_i_fu_590_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_2_1_i_i_fu_768_p1() {
    tmp_198_2_1_i_i_fu_768_p1 = esl_zext<64,16>(addr_V_2_1_i_i_reg_1134.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_2_2_i_i_fu_794_p1() {
    tmp_198_2_2_i_i_fu_794_p1 = esl_zext<64,16>(addr_V_2_2_i_i_reg_1139.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_198_2_i_i_fu_742_p1() {
    tmp_198_2_i_i_fu_742_p1 = esl_zext<64,16>(addr_V_2_i_i_reg_1118.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_1_fu_227_p1() {
    tmp_1_fu_227_p1 = y_V_i_i_fu_221_p2.read().range(2-1, 0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_6_fu_341_p1() {
    tmp_6_fu_341_p1 = y_V_2.read().range(2-1, 0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_748_i_i_fu_460_p2() {
    tmp_748_i_i_fu_460_p2 = (tmp_fu_454_p2.read() | tmp_2_reg_911.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_749_i_i_fu_465_p3() {
    tmp_749_i_i_fu_465_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_748_i_i_fu_460_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_753_i_i_fu_516_p2() {
    tmp_753_i_i_fu_516_p2 = (tmp4_fu_511_p2.read() | tmp_3_reg_921.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_754_i_i_fu_521_p3() {
    tmp_754_i_i_fu_521_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_753_i_i_fu_516_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_758_i_i_fu_558_p2() {
    tmp_758_i_i_fu_558_p2 = (tmp5_fu_553_p2.read() | tmp_3_reg_921.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_759_i_i_fu_568_p3() {
    tmp_759_i_i_fu_568_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_758_i_i_reg_1072.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_764_i_i_fu_609_p2() {
    tmp_764_i_i_fu_609_p2 = (tmp8_fu_604_p2.read() | tmp_7_reg_947.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_765_i_i_fu_614_p3() {
    tmp_765_i_i_fu_614_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_764_i_i_fu_609_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_769_i_i_fu_677_p2() {
    tmp_769_i_i_fu_677_p2 = (rev2_reg_1060.read() | rev4_reg_1102.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_770_i_i_fu_681_p3() {
    tmp_770_i_i_fu_681_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_769_i_i_fu_677_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_774_i_i_fu_704_p2() {
    tmp_774_i_i_fu_704_p2 = (rev3_reg_1066.read() | rev4_reg_1102.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_775_i_i_fu_720_p3() {
    tmp_775_i_i_fu_720_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_774_i_i_reg_1149.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_780_i_i_fu_664_p2() {
    tmp_780_i_i_fu_664_p2 = (tmp10_fu_659_p2.read() | tmp_7_reg_947.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_781_i_i_fu_746_p3() {
    tmp_781_i_i_fu_746_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_780_i_i_reg_1129.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_785_i_i_fu_712_p2() {
    tmp_785_i_i_fu_712_p2 = (rev2_reg_1060.read() | rev5_reg_1123.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_786_i_i_fu_772_p3() {
    tmp_786_i_i_fu_772_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_785_i_i_reg_1159.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_790_i_i_fu_716_p2() {
    tmp_790_i_i_fu_716_p2 = (rev3_reg_1066.read() | rev5_reg_1123.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_791_i_i_fu_798_p3() {
    tmp_791_i_i_fu_798_p3 = esl_concat<10,1>(ap_const_lv10_0, tmp_790_i_i_reg_1164.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_9_fu_365_p1() {
    tmp_9_fu_365_p1 = y_V_i_i_43_fu_359_p2.read().range(2-1, 0);
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_tmp_fu_454_p2() {
    tmp_fu_454_p2 = (rev_fu_444_p2.read() | rev1_fu_449_p2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ult1_fu_335_p2() {
    ult1_fu_335_p2 = (!x_V_0_2_i_i_fu_329_p2.read().is_01() || !tmp_187_0_cast_i_i_cast_fu_277_p1.read().is_01())? sc_lv<1>(): (sc_biguint<10>(x_V_0_2_i_i_fu_329_p2.read()) < sc_biguint<10>(tmp_187_0_cast_i_i_cast_fu_277_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ult2_fu_345_p2() {
    ult2_fu_345_p2 = (!y_V_2.read().is_01() || !ImageCache_height_in_V.read().is_01())? sc_lv<1>(): (sc_biguint<9>(y_V_2.read()) < sc_biguint<9>(ImageCache_height_in_V.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ult3_fu_369_p2() {
    ult3_fu_369_p2 = (!y_V_i_i_43_fu_359_p2.read().is_01() || !tmp_192_0_cast_i_i_cast_fu_291_p1.read().is_01())? sc_lv<1>(): (sc_biguint<10>(y_V_i_i_43_fu_359_p2.read()) < sc_biguint<10>(tmp_192_0_cast_i_i_cast_fu_291_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ult_fu_315_p2() {
    ult_fu_315_p2 = (!x_V_3.read().is_01() || !ImageCache_width_in_V.read().is_01())? sc_lv<1>(): (sc_biguint<9>(x_V_3.read()) < sc_biguint<9>(ImageCache_width_in_V.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_x_V_0_2_i_i_fu_329_p2() {
    x_V_0_2_i_i_fu_329_p2 = (!ap_const_lv10_1.is_01() || !x_V_3_cast_fu_245_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(x_V_3_cast_fu_245_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_x_V_0_i_i_fu_249_p2() {
    x_V_0_i_i_fu_249_p2 = (!ap_const_lv10_3FF.is_01() || !x_V_3_cast_fu_245_p1.read().is_01())? sc_lv<10>(): (sc_bigint<10>(ap_const_lv10_3FF) + sc_biguint<10>(x_V_3_cast_fu_245_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_x_V_3_cast_fu_245_p1() {
    x_V_3_cast_fu_245_p1 = esl_zext<10,9>(x_V_3.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_y_V_2_cast1_fu_217_p1() {
    y_V_2_cast1_fu_217_p1 = esl_zext<10,9>(y_V_2.read());
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_y_V_i_i_43_fu_359_p2() {
    y_V_i_i_43_fu_359_p2 = (!ap_const_lv10_1.is_01() || !y_V_2_cast1_fu_217_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(y_V_2_cast1_fu_217_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_y_V_i_i_fu_221_p2() {
    y_V_i_i_fu_221_p2 = (!ap_const_lv10_3FF.is_01() || !y_V_2_cast1_fu_217_p1.read().is_01())? sc_lv<10>(): (sc_bigint<10>(ap_const_lv10_3FF) + sc_biguint<10>(y_V_2_cast1_fu_217_p1.read()));
}

void fpga_top_preloadPixelsAndPrecalcCIoffse::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_89.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_reg_ppiten_pp0_it1.read()) && esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read())))) {
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            } else {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            }
            break;
        case 2 : 
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            break;
        case 8 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_reg_ppiten_pp0_it0.read()) && ap_sig_bdd_162.read())) {
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_4;
            } else {
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            }
            break;
        case 16 : 
            if (!esl_seteq<1,1,1>(ap_const_logic_1, ap_sig_pprstidle_pp0.read())) {
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
            } else {
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            }
            break;
        case 32 : 
            if (!esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) {
                ap_NS_fsm = ap_ST_pp0_stg6_fsm_6;
            } else {
                ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_pp0_stg7_fsm_7;
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_8;
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<9>) ("XXXXXXXXX");
            break;
    }
}

}

