\hypertarget{struct_____a_d_c___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____a_d_c___handle_type_def}\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}


ADC handle Structure definition ~\newline
  




{\ttfamily \#include $<$stm32f1xx\+\_\+hal\+\_\+adc.\+h$>$}



Collaboration diagram for \+\_\+\+\_\+\+ADC\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_____a_d_c___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}
\item 
\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\+\_\+\+Handle}}
\item 
\mbox{\hyperlink{stm32f1xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC handle Structure definition ~\newline
 

Definition at line 176 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}\label{struct_____a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!DMA\_Handle@{DMA\_Handle}}
\index{DMA\_Handle@{DMA\_Handle}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Handle}{DMA\_Handle}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ DMA\+\_\+\+Handle}

Pointer DMA Handler 

Definition at line 182 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

ADC Error code 

Definition at line 188 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}\label{struct_____a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} Init}

ADC required parameters 

Definition at line 180 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}\label{struct_____a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}$\ast$ Instance}

Register base address 

Definition at line 178 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_____a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f1xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

ADC locking object 

Definition at line 184 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_____a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}\label{struct_____a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}} 
\index{\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_ADC\_HandleTypeDef@{\_\_ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t State}

ADC communication state (bitmap of ADC states) 

Definition at line 186 of file stm32f1xx\+\_\+hal\+\_\+adc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f1xx__hal__adc_8h}{stm32f1xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
