static void ni6527_set_filter_interval(struct comedi_device *dev,\r\nunsigned int val)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nif (val != devpriv->filter_interval) {\r\nwriteb(val & 0xff, mmio + NI6527_FILT_INTERVAL_REG(0));\r\nwriteb((val >> 8) & 0xff, mmio + NI6527_FILT_INTERVAL_REG(1));\r\nwriteb((val >> 16) & 0x0f, mmio + NI6527_FILT_INTERVAL_REG(2));\r\nwriteb(NI6527_CLR_INTERVAL, mmio + NI6527_CLR_REG);\r\ndevpriv->filter_interval = val;\r\n}\r\n}\r\nstatic void ni6527_set_filter_enable(struct comedi_device *dev,\r\nunsigned int val)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nwriteb(val & 0xff, mmio + NI6527_FILT_ENA_REG(0));\r\nwriteb((val >> 8) & 0xff, mmio + NI6527_FILT_ENA_REG(1));\r\nwriteb((val >> 16) & 0xff, mmio + NI6527_FILT_ENA_REG(2));\r\n}\r\nstatic int ni6527_di_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int interval;\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_FILTER:\r\ninterval = (data[1] + 100) / 200;\r\ndata[1] = interval * 200;\r\nif (interval) {\r\nni6527_set_filter_interval(dev, interval);\r\ndevpriv->filter_enable |= 1 << chan;\r\n} else {\r\ndevpriv->filter_enable &= ~(1 << chan);\r\n}\r\nni6527_set_filter_enable(dev, devpriv->filter_enable);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int ni6527_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nunsigned int val;\r\nval = readb(mmio + NI6527_DI_REG(0));\r\nval |= (readb(mmio + NI6527_DI_REG(1)) << 8);\r\nval |= (readb(mmio + NI6527_DI_REG(2)) << 16);\r\ndata[1] = val;\r\nreturn insn->n;\r\n}\r\nstatic int ni6527_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nunsigned int mask;\r\nmask = comedi_dio_update_state(s, data);\r\nif (mask) {\r\nunsigned int val = s->state ^ 0xffffff;\r\nif (mask & 0x0000ff)\r\nwriteb(val & 0xff, mmio + NI6527_DO_REG(0));\r\nif (mask & 0x00ff00)\r\nwriteb((val >> 8) & 0xff, mmio + NI6527_DO_REG(1));\r\nif (mask & 0xff0000)\r\nwriteb((val >> 16) & 0xff, mmio + NI6527_DO_REG(2));\r\n}\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic irqreturn_t ni6527_interrupt(int irq, void *d)\r\n{\r\nstruct comedi_device *dev = d;\r\nstruct ni6527_private *devpriv = dev->private;\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nunsigned int status;\r\nstatus = readb(mmio + NI6527_STATUS_REG);\r\nif (!(status & NI6527_STATUS_IRQ))\r\nreturn IRQ_NONE;\r\nif (status & NI6527_STATUS_EDGE) {\r\ncomedi_buf_put(s->async, 0);\r\ns->async->events |= COMEDI_CB_EOS;\r\ncomedi_event(dev, s);\r\n}\r\nwriteb(NI6527_CLR_IRQS, mmio + NI6527_CLR_REG);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int ni6527_intr_cmdtest(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nerr |= cfc_check_trigger_src(&cmd->start_src, TRIG_NOW);\r\nerr |= cfc_check_trigger_src(&cmd->scan_begin_src, TRIG_OTHER);\r\nerr |= cfc_check_trigger_src(&cmd->convert_src, TRIG_FOLLOW);\r\nerr |= cfc_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= cfc_check_trigger_src(&cmd->stop_src, TRIG_COUNT);\r\nif (err)\r\nreturn 1;\r\nif (err)\r\nreturn 2;\r\nerr |= cfc_check_trigger_arg_is(&cmd->start_arg, 0);\r\nerr |= cfc_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\nerr |= cfc_check_trigger_arg_is(&cmd->convert_arg, 0);\r\nerr |= cfc_check_trigger_arg_is(&cmd->scan_end_arg, 1);\r\nerr |= cfc_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nif (err)\r\nreturn 4;\r\nreturn 0;\r\n}\r\nstatic int ni6527_intr_cmd(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nwriteb(NI6527_CLR_IRQS, mmio + NI6527_CLR_REG);\r\nwriteb(NI6527_CTRL_ENABLE_IRQS, mmio + NI6527_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic int ni6527_intr_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nwriteb(NI6527_CTRL_DISABLE_IRQS, mmio + NI6527_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic int ni6527_intr_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn, unsigned int *data)\r\n{\r\ndata[1] = 0;\r\nreturn insn->n;\r\n}\r\nstatic void ni6527_set_edge_detection(struct comedi_device *dev,\r\nunsigned int rising,\r\nunsigned int falling)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nwriteb(rising & 0xff, mmio + NI6527_RISING_EDGE_REG(0));\r\nwriteb((rising >> 8) & 0xff, mmio + NI6527_RISING_EDGE_REG(1));\r\nwriteb((rising >> 16) & 0xff, mmio + NI6527_RISING_EDGE_REG(2));\r\nwriteb(falling & 0xff, mmio + NI6527_FALLING_EDGE_REG(0));\r\nwriteb((falling >> 8) & 0xff, mmio + NI6527_FALLING_EDGE_REG(1));\r\nwriteb((falling >> 16) & 0xff, mmio + NI6527_FALLING_EDGE_REG(2));\r\n}\r\nstatic int ni6527_intr_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_CHANGE_NOTIFY:\r\nif (insn->n != 3)\r\nreturn -EINVAL;\r\nni6527_set_edge_detection(dev, data[1], data[2]);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic void ni6527_reset(struct comedi_device *dev)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nvoid __iomem *mmio = devpriv->mmio_base;\r\nni6527_set_filter_enable(dev, 0);\r\nwriteb(NI6527_CLR_IRQS | NI6527_CLR_RESET_FILT,\r\nmmio + NI6527_CLR_REG);\r\nwriteb(NI6527_CTRL_DISABLE_IRQS, mmio + NI6527_CTRL_REG);\r\n}\r\nstatic int ni6527_auto_attach(struct comedi_device *dev,\r\nunsigned long context)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nconst struct ni6527_board *board = NULL;\r\nstruct ni6527_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nif (context < ARRAY_SIZE(ni6527_boards))\r\nboard = &ni6527_boards[context];\r\nif (!board)\r\nreturn -ENODEV;\r\ndev->board_ptr = board;\r\ndev->board_name = board->name;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndevpriv->mmio_base = pci_ioremap_bar(pcidev, 1);\r\nif (!devpriv->mmio_base)\r\nreturn -ENOMEM;\r\nif (readb(devpriv->mmio_base + NI6527_ID_REG) != 0x27)\r\nreturn -ENODEV;\r\nni6527_reset(dev);\r\nret = request_irq(pcidev->irq, ni6527_interrupt, IRQF_SHARED,\r\ndev->board_name, dev);\r\nif (ret == 0)\r\ndev->irq = pcidev->irq;\r\nret = comedi_alloc_subdevices(dev, 3);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 24;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_config = ni6527_di_insn_config;\r\ns->insn_bits = ni6527_di_insn_bits;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 24;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = ni6527_do_insn_bits;\r\ns = &dev->subdevices[2];\r\nif (dev->irq) {\r\ndev->read_subdev = s;\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE | SDF_CMD_READ;\r\ns->n_chan = 1;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_config = ni6527_intr_insn_config;\r\ns->insn_bits = ni6527_intr_insn_bits;\r\ns->do_cmdtest = ni6527_intr_cmdtest;\r\ns->do_cmd = ni6527_intr_cmd;\r\ns->cancel = ni6527_intr_cancel;\r\n} else {\r\ns->type = COMEDI_SUBD_UNUSED;\r\n}\r\nreturn 0;\r\n}\r\nstatic void ni6527_detach(struct comedi_device *dev)\r\n{\r\nstruct ni6527_private *devpriv = dev->private;\r\nif (devpriv && devpriv->mmio_base)\r\nni6527_reset(dev);\r\nif (dev->irq)\r\nfree_irq(dev->irq, dev);\r\ncomedi_pci_disable(dev);\r\n}\r\nstatic int ni6527_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &ni6527_driver, id->driver_data);\r\n}
