\hypertarget{ports_8h}{}\section{firmware/ports.h File Reference}
\label{ports_8h}\index{firmware/ports.\+h@{firmware/ports.\+h}}


Defines what pins are connected to and defines useful macros for setting certain pins.  


{\ttfamily \#include $<$avr/io.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{ports_8h_a4dfad58b39e26b30888656359f5dffd8}{}\label{ports_8h_a4dfad58b39e26b30888656359f5dffd8} 
\#define \hyperlink{ports_8h_a4dfad58b39e26b30888656359f5dffd8}{I\+N\+D\+\_\+\+L\+E\+D0}~P\+A0
\begin{DoxyCompactList}\small\item\em P\+O\+RT A P\+IN D\+E\+F\+I\+N\+I\+T\+I\+O\+NS. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_a5a48f5a0f9e352bdae302b78ea29ddf5}{}\label{ports_8h_a5a48f5a0f9e352bdae302b78ea29ddf5} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+QW}~P\+A1
\item 
\hypertarget{ports_8h_acdad617f1c9bebf64ff22174b49faf1d}{}\label{ports_8h_acdad617f1c9bebf64ff22174b49faf1d} 
\#define \hyperlink{ports_8h_acdad617f1c9bebf64ff22174b49faf1d}{H\+O\+U\+R\+\_\+\+T\+E\+N\+\_\+\+A\+NO}~P\+B0
\begin{DoxyCompactList}\small\item\em P\+O\+RT B P\+IN D\+E\+F\+I\+N\+I\+T\+I\+O\+NS. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_a77ab9d9afabf1129ec7b0a7a99a278cb}{}\label{ports_8h_a77ab9d9afabf1129ec7b0a7a99a278cb} 
\#define {\bfseries H\+O\+U\+R\+\_\+\+O\+N\+E\+\_\+\+A\+NO}~P\+B1
\item 
\hypertarget{ports_8h_a9748b7e5e96ae2aa47c30d5659916d0d}{}\label{ports_8h_a9748b7e5e96ae2aa47c30d5659916d0d} 
\#define {\bfseries M\+I\+N\+\_\+\+T\+E\+N\+\_\+\+A\+NO}~P\+B2
\item 
\hypertarget{ports_8h_a91ff68661d637bfba4a86d6774c68aa4}{}\label{ports_8h_a91ff68661d637bfba4a86d6774c68aa4} 
\#define {\bfseries M\+I\+N\+\_\+\+O\+N\+E\+\_\+\+A\+NO}~P\+B3
\item 
\hypertarget{ports_8h_ad85954ea7620196915de88aa36c401f6}{}\label{ports_8h_ad85954ea7620196915de88aa36c401f6} 
\#define {\bfseries S\+E\+C\+\_\+\+T\+E\+N\+\_\+\+A\+NO}~P\+B4
\item 
\hypertarget{ports_8h_ad137b49d8266b56bb6063ba8c882b1e4}{}\label{ports_8h_ad137b49d8266b56bb6063ba8c882b1e4} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+DA}~P\+B5
\item 
\hypertarget{ports_8h_ac24579821d1a3506b7e690271a148dd8}{}\label{ports_8h_ac24579821d1a3506b7e690271a148dd8} 
\#define {\bfseries S\+E\+C\+\_\+\+O\+N\+E\+\_\+\+A\+NO}~P\+B6
\item 
\hypertarget{ports_8h_a80e456546d70dd2d14dfd203f023fc62}{}\label{ports_8h_a80e456546d70dd2d14dfd203f023fc62} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+CL}~P\+B7
\item 
\hypertarget{ports_8h_a89e30ef9081c8bdc9c7799990a57c133}{}\label{ports_8h_a89e30ef9081c8bdc9c7799990a57c133} 
\#define \hyperlink{ports_8h_a89e30ef9081c8bdc9c7799990a57c133}{U\+A\+R\+T\+\_\+\+R\+XD}~P\+D0
\begin{DoxyCompactList}\small\item\em P\+O\+RT D P\+IN D\+E\+F\+I\+N\+I\+T\+I\+O\+NS. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_a92a783385325f2ce25693bc5beafc49c}{}\label{ports_8h_a92a783385325f2ce25693bc5beafc49c} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+T\+XD}~P\+D1
\item 
\hypertarget{ports_8h_a52c8699a444f92a9d537224d448b30b9}{}\label{ports_8h_a52c8699a444f92a9d537224d448b30b9} 
\#define {\bfseries I\+N\+D\+\_\+\+L\+E\+D1}~P\+D2
\item 
\hypertarget{ports_8h_acbe239292a69760cd63518b8fc896fc5}{}\label{ports_8h_acbe239292a69760cd63518b8fc896fc5} 
\#define {\bfseries L\+E\+D\+D\+R\+V\+\_\+\+S\+DI}~P\+D3
\item 
\hypertarget{ports_8h_a79c0a61c637999cb0a0ab2ae724a4f0b}{}\label{ports_8h_a79c0a61c637999cb0a0ab2ae724a4f0b} 
\#define {\bfseries L\+E\+D\+D\+R\+V\+\_\+\+C\+LK}~P\+D4
\item 
\hypertarget{ports_8h_a7f94a464ebc0f12b8a2a45570bdb0db1}{}\label{ports_8h_a7f94a464ebc0f12b8a2a45570bdb0db1} 
\#define {\bfseries L\+E\+D\+D\+R\+V\+\_\+\+OE}~P\+D5
\item 
\hypertarget{ports_8h_a7f2eb6c86f2d5a1688b9a0d13f1925e5}{}\label{ports_8h_a7f2eb6c86f2d5a1688b9a0d13f1925e5} 
\#define {\bfseries L\+E\+D\+D\+R\+V\+\_\+\+LE}~P\+D6
\item 
\hypertarget{ports_8h_acf4ef1cf4a7f4a9318a0ba29482f2b83}{}\label{ports_8h_acf4ef1cf4a7f4a9318a0ba29482f2b83} 
\#define \hyperlink{ports_8h_acf4ef1cf4a7f4a9318a0ba29482f2b83}{A\+N\+O\+\_\+\+P\+O\+RT}~P\+O\+R\+TB
\begin{DoxyCompactList}\small\item\em The annode of the L\+E\+Ds is on port B. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_a5adc7031c01c6f7f8cc9a0b0170dfb6a}{}\label{ports_8h_a5adc7031c01c6f7f8cc9a0b0170dfb6a} 
\#define \hyperlink{ports_8h_a5adc7031c01c6f7f8cc9a0b0170dfb6a}{L\+E\+D\+D\+R\+V\+\_\+\+O\+E\+\_\+\+S\+ET}(val)~(val ? P\+O\+R\+TD $\vert$= (1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+OE) \+: (P\+O\+R\+TD \&= $\sim$(1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+OE)))
\begin{DoxyCompactList}\small\item\em Macro to set the L\+ED Driver output enable pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_afc43ce1e0719cfd0d44059f24eefa515}{}\label{ports_8h_afc43ce1e0719cfd0d44059f24eefa515} 
\#define \hyperlink{ports_8h_afc43ce1e0719cfd0d44059f24eefa515}{L\+E\+D\+D\+R\+V\+\_\+\+L\+E\+\_\+\+S\+ET}(val)~(val ? P\+O\+R\+TD $\vert$= (1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+LE) \+: (P\+O\+R\+TD \&= $\sim$(1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+LE)))
\begin{DoxyCompactList}\small\item\em Macro to set the L\+ED Driver latch enable pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_aae0c40c318531739e4367043ecca5f93}{}\label{ports_8h_aae0c40c318531739e4367043ecca5f93} 
\#define \hyperlink{ports_8h_aae0c40c318531739e4367043ecca5f93}{L\+E\+D\+D\+R\+V\+\_\+\+S\+D\+I\+\_\+\+S\+ET}(val)~(val ? P\+O\+R\+TD $\vert$= (1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+S\+DI) \+: (P\+O\+R\+TD \&= $\sim$(1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+S\+DI)))
\begin{DoxyCompactList}\small\item\em Macro to set the L\+ED Driver serial data in pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_af8dfefe538e7c5bd1269e8c5af3069c6}{}\label{ports_8h_af8dfefe538e7c5bd1269e8c5af3069c6} 
\#define \hyperlink{ports_8h_af8dfefe538e7c5bd1269e8c5af3069c6}{L\+E\+D\+D\+R\+V\+\_\+\+C\+L\+K\+\_\+\+S\+ET}(val)~(val ? P\+O\+R\+TD $\vert$= (1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+C\+LK) \+: (P\+O\+R\+TD \&= $\sim$(1 $<$$<$ L\+E\+D\+D\+R\+V\+\_\+\+C\+LK)))
\begin{DoxyCompactList}\small\item\em Macro to set the L\+ED Driver clock pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_a68b07ec19f399581bf88f807c9782972}{}\label{ports_8h_a68b07ec19f399581bf88f807c9782972} 
\#define \hyperlink{ports_8h_a68b07ec19f399581bf88f807c9782972}{L\+E\+D0\+\_\+set}(val)~(val ? (P\+O\+R\+TA $\vert$= 1 $<$$<$ \hyperlink{ports_8h_a4dfad58b39e26b30888656359f5dffd8}{I\+N\+D\+\_\+\+L\+E\+D0}) \+: (P\+O\+R\+TA \&= $\sim$(1 $<$$<$ \hyperlink{ports_8h_a4dfad58b39e26b30888656359f5dffd8}{I\+N\+D\+\_\+\+L\+E\+D0})))
\begin{DoxyCompactList}\small\item\em Macro to set the debug L\+ED 0 pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_ac59147bb672bac3997865f6da964d367}{}\label{ports_8h_ac59147bb672bac3997865f6da964d367} 
\#define \hyperlink{ports_8h_ac59147bb672bac3997865f6da964d367}{L\+E\+D1\+\_\+set}(val)~(val ? (P\+O\+R\+TD $\vert$= 1 $<$$<$ I\+N\+D\+\_\+\+L\+E\+D1) \+: (P\+O\+R\+TD \&= $\sim$(1 $<$$<$ I\+N\+D\+\_\+\+L\+E\+D1)))
\begin{DoxyCompactList}\small\item\em Macro to set the debug L\+ED 1 pin to either high or low. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_ae83cdaccb71a8fe741c602c206f02f6d}{}\label{ports_8h_ae83cdaccb71a8fe741c602c206f02f6d} 
\#define \hyperlink{ports_8h_ae83cdaccb71a8fe741c602c206f02f6d}{L\+E\+D0\+\_\+toggle}()~(P\+O\+R\+TA $^\wedge$= (1 $<$$<$ \hyperlink{ports_8h_a4dfad58b39e26b30888656359f5dffd8}{I\+N\+D\+\_\+\+L\+E\+D0}))
\begin{DoxyCompactList}\small\item\em Macro to toggle the debug L\+ED 0 pin. \end{DoxyCompactList}\item 
\hypertarget{ports_8h_ac4cba9b5cb08ca7951445b5cf41b2c03}{}\label{ports_8h_ac4cba9b5cb08ca7951445b5cf41b2c03} 
\#define \hyperlink{ports_8h_ac4cba9b5cb08ca7951445b5cf41b2c03}{L\+E\+D1\+\_\+toggle}()~(P\+O\+R\+TD $^\wedge$= (1 $<$$<$ I\+N\+D\+\_\+\+L\+E\+D1))
\begin{DoxyCompactList}\small\item\em Macro to toggle the debug L\+ED 1 pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Defines what pins are connected to and defines useful macros for setting certain pins. 

