Analysis & Synthesis report for LabB
Fri Jun  6 20:58:54 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |LabB|Processor:P0|cunit:UNI|controller:state_machine0|current_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1
 17. Source assignments for Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1|altsyncram_r092:altsyncram3
 18. Source assignments for Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1
 19. Source assignments for Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1|altsyncram_vh92:altsyncram3
 20. Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1|lpm_mux:LPM_MUX_component
 22. Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|instruction_register:instruction_register0
 23. Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder
 26. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:ReadDecoder0
 27. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:ReadDecoder1
 28. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[0].U
 29. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U
 30. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U
 31. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U
 32. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U
 33. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U
 34. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U
 35. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U
 36. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U
 37. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U
 38. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U
 39. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U
 40. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U
 41. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U
 42. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U
 43. Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U"
 46. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U"
 47. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U"
 48. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U"
 49. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U"
 50. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U"
 51. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U"
 52. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U"
 53. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U"
 54. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U"
 55. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U"
 56. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U"
 57. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U"
 58. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U"
 59. Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U"
 60. Port Connectivity Checks: "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1"
 61. In-System Memory Content Editor Settings
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun  6 20:58:54 2014           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; LabB                                            ;
; Top-level Entity Name              ; LabB                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,311                                           ;
;     Total combinational functions  ; 1,046                                           ;
;     Dedicated logic registers      ; 469                                             ;
; Total registers                    ; 469                                             ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 9,216                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; LabB               ; LabB               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+
; RegisterOEN.v                    ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/RegisterOEN.v                                                    ;         ;
; DecoderN.v                       ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/DecoderN.v                                                       ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/RegisterFile.v                                                   ;         ;
; ramlpm.v                         ; yes             ; User Wizard-Generated File       ; /home/ghg/LabB/ramlpm.v                                                         ;         ;
; PCAdder.v                        ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/PCAdder.v                                                        ;         ;
; controller.v                     ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/controller.v                                                     ;         ;
; imemlpm.v                        ; yes             ; User Wizard-Generated File       ; /home/ghg/LabB/imemlpm.v                                                        ;         ;
; instruction_register.v           ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/instruction_register.v                                           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/PC.v                                                             ;         ;
; Datapath.v                       ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/Datapath.v                                                       ;         ;
; cunit.v                          ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/cunit.v                                                          ;         ;
; Hex7seg.v                        ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/Hex7seg.v                                                        ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/Processor.v                                                      ;         ;
; LabB.v                           ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/LabB.v                                                           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File            ; /home/ghg/LabB/ALU.v                                                            ;         ;
; muxlpm.v                         ; yes             ; User Wizard-Generated File       ; /home/ghg/LabB/muxlpm.v                                                         ;         ;
; imem.mif                         ; yes             ; User Memory Initialization File  ; /home/ghg/LabB/imem.mif                                                         ;         ;
; ramlpm.mif                       ; yes             ; User Memory Initialization File  ; /home/ghg/LabB/ramlpm.mif                                                       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mux_pmc.tdf                   ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/mux_pmc.tdf                                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1te1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_1te1.tdf                                           ;         ;
; db/altsyncram_t1e2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_t1e2.tdf                                           ;         ;
; db/altsyncram_r092.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_r092.tdf                                           ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; db/altsyncram_o5k1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_o5k1.tdf                                           ;         ;
; db/altsyncram_alf2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_alf2.tdf                                           ;         ;
; db/altsyncram_vh92.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/ghg/LabB/db/altsyncram_vh92.tdf                                           ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction           ; /home/ghg/.altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 1,311  ;
;                                             ;        ;
; Total combinational functions               ; 1046   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 728    ;
;     -- 3 input functions                    ; 177    ;
;     -- <=2 input functions                  ; 141    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 978    ;
;     -- arithmetic mode                      ; 68     ;
;                                             ;        ;
; Total registers                             ; 469    ;
;     -- Dedicated logic registers            ; 469    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 61     ;
; Total memory bits                           ; 9216   ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 319    ;
; Total fan-out                               ; 5875   ;
; Average fan-out                             ; 3.64   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LabB                                                                     ; 1046 (82)         ; 469 (0)      ; 9216        ; 0            ; 0       ; 0         ; 61   ; 0            ; |LabB                                                                                                                                                                                  ; work         ;
;    |Hex7seg:H0|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H0                                                                                                                                                                       ; work         ;
;    |Hex7seg:H1|                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H1                                                                                                                                                                       ; work         ;
;    |Hex7seg:H2|                                                           ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H2                                                                                                                                                                       ; work         ;
;    |Hex7seg:H3|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H3                                                                                                                                                                       ; work         ;
;    |Hex7seg:H4|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H4                                                                                                                                                                       ; work         ;
;    |Hex7seg:H5|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H5                                                                                                                                                                       ; work         ;
;    |Hex7seg:H6|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H6                                                                                                                                                                       ; work         ;
;    |Hex7seg:H7|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H7                                                                                                                                                                       ; work         ;
;    |Processor:P0|                                                         ; 728 (0)           ; 372 (0)      ; 9216        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0                                                                                                                                                                     ; work         ;
;       |Datapath:DP|                                                       ; 596 (0)           ; 300 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP                                                                                                                                                         ; work         ;
;          |ALU:ALU|                                                        ; 67 (67)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ALU:ALU                                                                                                                                                 ; work         ;
;          |RegisterFile:RegFile|                                           ; 457 (406)         ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile                                                                                                                                    ; work         ;
;             |DecoderN:WriteDecoder|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder                                                                                                              ; work         ;
;             |RegisterOEN:rgen[0].U|                                       ; 29 (29)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[0].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[10].U|                                      ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[11].U|                                      ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[12].U|                                      ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[13].U|                                      ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[14].U|                                      ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[15].U|                                      ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U                                                                                                             ; work         ;
;             |RegisterOEN:rgen[1].U|                                       ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[2].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[3].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[4].U|                                       ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[5].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[6].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[7].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[8].U|                                       ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U                                                                                                              ; work         ;
;             |RegisterOEN:rgen[9].U|                                       ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U                                                                                                              ; work         ;
;          |ramlpm:RLPM|                                                    ; 72 (0)            ; 44 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM                                                                                                                                             ; work         ;
;             |altsyncram:altsyncram_component|                             ; 72 (0)            ; 44 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component                                                                                                             ; work         ;
;                |altsyncram_o5k1:auto_generated|                           ; 72 (0)            ; 44 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated                                                                              ; work         ;
;                   |altsyncram_alf2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1                                                  ; work         ;
;                      |altsyncram_vh92:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1|altsyncram_vh92:altsyncram3                      ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 72 (50)           ; 44 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |cunit:UNI|                                                         ; 132 (17)          ; 72 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI                                                                                                                                                           ; work         ;
;          |PC:pc0|                                                         ; 5 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|PC:pc0                                                                                                                                                    ; work         ;
;             |muxlpm:m1|                                                   ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1                                                                                                                                          ; work         ;
;                |lpm_mux:LPM_MUX_component|                                ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1|lpm_mux:LPM_MUX_component                                                                                                                ; work         ;
;                   |mux_pmc:auto_generated|                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1|lpm_mux:LPM_MUX_component|mux_pmc:auto_generated                                                                                         ; work         ;
;          |controller:state_machine0|                                      ; 40 (40)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|controller:state_machine0                                                                                                                                 ; work         ;
;          |imemlpm:I0|                                                     ; 70 (0)            ; 41 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                             ; 70 (0)            ; 41 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component                                                                                                                ; work         ;
;                |altsyncram_1te1:auto_generated|                           ; 70 (0)            ; 41 (0)       ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated                                                                                 ; work         ;
;                   |altsyncram_t1e2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1                                                     ; work         ;
;                      |altsyncram_r092:altsyncram3|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1|altsyncram_r092:altsyncram3                         ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                             ; 70 (47)           ; 41 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr    ; work         ;
;          |instruction_register:instruction_register0|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:P0|cunit:UNI|instruction_register:instruction_register0                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                     ; 159 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 158 (120)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                          ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+
; Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1|altsyncram_vh92:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; ramlpm.mif ;
; Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1|altsyncram_r092:altsyncram3|ALTSYNCRAM    ; M4K  ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; imem.mif   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM    ; /home/ghg/LabB/ramlpm.v  ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0       ; /home/ghg/LabB/imemlpm.v ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |LabB|Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0 ; /home/ghg/LabB/muxlpm.v  ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |LabB|Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1 ; /home/ghg/LabB/muxlpm.v  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LabB|Processor:P0|cunit:UNI|controller:state_machine0|current_state                                                                                                                                                         ;
+----------------------+--------------------+-------------------+-------------------+---------------------+----------------------+----------------------+--------------------+----------------------+---------------------+--------------------+
; Name                 ; current_state.HALT ; current_state.SUB ; current_state.ADD ; current_state.STORE ; current_state.LOAD_B ; current_state.LOAD_A ; current_state.NOOP ; current_state.DECODE ; current_state.FETCH ; current_state.INIT ;
+----------------------+--------------------+-------------------+-------------------+---------------------+----------------------+----------------------+--------------------+----------------------+---------------------+--------------------+
; current_state.INIT   ; 0                  ; 0                 ; 0                 ; 0                   ; 0                    ; 0                    ; 0                  ; 0                    ; 0                   ; 0                  ;
; current_state.FETCH  ; 0                  ; 0                 ; 0                 ; 0                   ; 0                    ; 0                    ; 0                  ; 0                    ; 1                   ; 1                  ;
; current_state.DECODE ; 0                  ; 0                 ; 0                 ; 0                   ; 0                    ; 0                    ; 0                  ; 1                    ; 0                   ; 1                  ;
; current_state.NOOP   ; 0                  ; 0                 ; 0                 ; 0                   ; 0                    ; 0                    ; 1                  ; 0                    ; 0                   ; 1                  ;
; current_state.LOAD_A ; 0                  ; 0                 ; 0                 ; 0                   ; 0                    ; 1                    ; 0                  ; 0                    ; 0                   ; 1                  ;
; current_state.LOAD_B ; 0                  ; 0                 ; 0                 ; 0                   ; 1                    ; 0                    ; 0                  ; 0                    ; 0                   ; 1                  ;
; current_state.STORE  ; 0                  ; 0                 ; 0                 ; 1                   ; 0                    ; 0                    ; 0                  ; 0                    ; 0                   ; 1                  ;
; current_state.ADD    ; 0                  ; 0                 ; 1                 ; 0                   ; 0                    ; 0                    ; 0                  ; 0                    ; 0                   ; 1                  ;
; current_state.SUB    ; 0                  ; 1                 ; 0                 ; 0                   ; 0                    ; 0                    ; 0                  ; 0                    ; 0                   ; 1                  ;
; current_state.HALT   ; 1                  ; 0                 ; 0                 ; 0                   ; 0                    ; 0                    ; 0                  ; 0                    ; 0                   ; 1                  ;
+----------------------+--------------------+-------------------+-------------------+---------------------+----------------------+----------------------+--------------------+----------------------+---------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+------------------------------------------------------------------+--------------------+
; Register name                                                    ; Reason for Removal ;
+------------------------------------------------------------------+--------------------+
; Processor:P0|cunit:UNI|controller:state_machine0|current_state~2 ; Lost fanout        ;
; Processor:P0|cunit:UNI|controller:state_machine0|current_state~3 ; Lost fanout        ;
; Processor:P0|cunit:UNI|controller:state_machine0|current_state~4 ; Lost fanout        ;
; Processor:P0|cunit:UNI|controller:state_machine0|current_state~5 ; Lost fanout        ;
; Total Number of Removed Registers = 4                            ;                    ;
+------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 469   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 80    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 412   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[0].U|Q[6]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U|Q[6]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U|Q[6]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U|Q[6]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U|Q[6]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U|Q[12]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U|Q[12]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U|Q[14]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U|Q[4]                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U|Q[13]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U|Q[6]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U|Q[1]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U|Q[6]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U|Q[15]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U|Q[11]                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U|Q[14]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |LabB|Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |LabB|Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |LabB|Processor:P0|cunit:UNI|controller:state_machine0|current_state                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LabB|Processor:P0|Datapath:DP|ALU:ALU|Mux7                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder|Y[13]                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder|Y[4]                                                                                                                         ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |LabB|Mux6                                                                                                                                                                                             ;
; 8:1                ; 9 bits    ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |LabB|Mux7                                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |LabB|Processor:P0|cunit:UNI|controller:state_machine0|Selector18                                                                                                                                      ;
; 176:1              ; 16 bits   ; 1872 LEs      ; 160 LEs              ; 1712 LEs               ; No         ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[9]                                                                                                                                         ;
; 208:1              ; 16 bits   ; 2208 LEs      ; 160 LEs              ; 2048 LEs               ; No         ; |LabB|Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[2]                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1|altsyncram_r092:altsyncram3 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1|altsyncram_vh92:altsyncram3 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 5          ; Signed Integer                                                           ;
; LPM_SIZE               ; 2          ; Signed Integer                                                           ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                  ;
; CBXI_PARAMETER         ; mux_pmc    ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                  ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 5          ; Signed Integer                                                           ;
; LPM_SIZE               ; 2          ; Signed Integer                                                           ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                           ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                  ;
; CBXI_PARAMETER         ; mux_pmc    ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                  ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|instruction_register:instruction_register0 ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_1te1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ramlpm.mif           ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_o5k1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:ReadDecoder0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:ReadDecoder1 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[0].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                    ;
; Entity Instance                           ; Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                                  ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[15].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[14].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[13].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[12].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[11].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[10].U"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[9].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[8].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[7].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[6].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[5].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[4].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[3].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[2].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[1].U"                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; RQ   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m1" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; data1x ; Input ; Info     ; Stuck at GND                            ;
+--------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                        ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+
; 0              ; imem        ; 16    ; 32    ; Read/Write ; Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated    ;
; 1              ; ram         ; 16    ; 256   ; Read/Write ; Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jun  6 20:57:23 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LabB -c LabB
Info (12021): Found 1 design units, including 1 entities, in source file testPCAdder.v
    Info (12023): Found entity 1: testPCAdder
Info (12021): Found 1 design units, including 1 entities, in source file RegisterOEN.v
    Info (12023): Found entity 1: RegisterOEN
Info (12021): Found 1 design units, including 1 entities, in source file DecoderN.v
    Info (12023): Found entity 1: DecoderN
Info (12021): Found 1 design units, including 1 entities, in source file RegisterFile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file ramlpm.v
    Info (12023): Found entity 1: ramlpm
Info (12021): Found 1 design units, including 1 entities, in source file PCAdder.v
    Info (12023): Found entity 1: PCAdder
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file imemlpm.v
    Info (12023): Found entity 1: imemlpm
Info (12021): Found 1 design units, including 1 entities, in source file instruction_register.v
    Info (12023): Found entity 1: instruction_register
Info (12021): Found 1 design units, including 1 entities, in source file PC.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file Datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file cunit.v
    Info (12023): Found entity 1: cunit
Info (12021): Found 1 design units, including 1 entities, in source file Hex7seg.v
    Info (12023): Found entity 1: Hex7seg
Info (12021): Found 1 design units, including 1 entities, in source file Processor.v
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file LabB.v
    Info (12023): Found entity 1: LabB
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file muxlpm.v
    Info (12023): Found entity 1: muxlpm
Info (12021): Found 1 design units, including 1 entities, in source file testProcessor.v
    Info (12023): Found entity 1: testProcessor
Info (12127): Elaborating entity "LabB" for the top level hierarchy
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:P0"
Info (12128): Elaborating entity "cunit" for hierarchy "Processor:P0|cunit:UNI"
Info (12128): Elaborating entity "PC" for hierarchy "Processor:P0|cunit:UNI|PC:pc0"
Info (12128): Elaborating entity "PCAdder" for hierarchy "Processor:P0|cunit:UNI|PC:pc0|PCAdder:PCAdder"
Info (12128): Elaborating entity "muxlpm" for hierarchy "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf
    Info (12023): Found entity 1: mux_pmc
Info (12128): Elaborating entity "mux_pmc" for hierarchy "Processor:P0|cunit:UNI|PC:pc0|muxlpm:m0|lpm_mux:LPM_MUX_component|mux_pmc:auto_generated"
Info (12128): Elaborating entity "instruction_register" for hierarchy "Processor:P0|cunit:UNI|instruction_register:instruction_register0"
Info (12128): Elaborating entity "controller" for hierarchy "Processor:P0|cunit:UNI|controller:state_machine0"
Info (12128): Elaborating entity "imemlpm" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=imem"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1te1.tdf
    Info (12023): Found entity 1: altsyncram_1te1
Info (12128): Elaborating entity "altsyncram_1te1" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t1e2.tdf
    Info (12023): Found entity 1: altsyncram_t1e2
Info (12128): Elaborating entity "altsyncram_t1e2" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r092.tdf
    Info (12023): Found entity 1: altsyncram_r092
Info (12128): Elaborating entity "altsyncram_r092" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|altsyncram_t1e2:altsyncram1|altsyncram_r092:altsyncram3"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1768777069"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Processor:P0|cunit:UNI|imemlpm:I0|altsyncram:altsyncram_component|altsyncram_1te1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "Datapath" for hierarchy "Processor:P0|Datapath:DP"
Info (12128): Elaborating entity "ramlpm" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ramlpm.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o5k1.tdf
    Info (12023): Found entity 1: altsyncram_o5k1
Info (12128): Elaborating entity "altsyncram_o5k1" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_alf2.tdf
    Info (12023): Found entity 1: altsyncram_alf2
Info (12128): Elaborating entity "altsyncram_alf2" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vh92.tdf
    Info (12023): Found entity 1: altsyncram_vh92
Info (12128): Elaborating entity "altsyncram_vh92" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|altsyncram_alf2:altsyncram1|altsyncram_vh92:altsyncram3"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Processor:P0|Datapath:DP|ramlpm:RLPM|altsyncram:altsyncram_component|altsyncram_o5k1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:P0|Datapath:DP|RegisterFile:RegFile"
Info (12128): Elaborating entity "DecoderN" for hierarchy "Processor:P0|Datapath:DP|RegisterFile:RegFile|DecoderN:WriteDecoder"
Info (12128): Elaborating entity "RegisterOEN" for hierarchy "Processor:P0|Datapath:DP|RegisterFile:RegFile|RegisterOEN:rgen[0].U"
Info (12128): Elaborating entity "ALU" for hierarchy "Processor:P0|Datapath:DP|ALU:ALU"
Info (12128): Elaborating entity "Hex7seg" for hierarchy "Hex7seg:H0"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[15]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[14]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[13]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[12]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[11]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[10]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[9]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[8]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[7]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[6]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[5]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[4]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[3]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[2]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[1]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data0[0]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[15]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[14]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[13]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[12]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[11]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[10]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[9]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[8]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[7]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[6]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[5]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[4]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[3]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[2]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[1]" into a selector
    Warning (13048): Converted tri-state node "Processor:P0|Datapath:DP|RegisterFile:RegFile|R_data1[0]" into a selector
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ghg/LabB/output_files/LabB.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1429 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 57 output pins
    Info (21061): Implemented 1331 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 518 megabytes
    Info: Processing ended: Fri Jun  6 20:58:54 2014
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:01:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ghg/LabB/output_files/LabB.map.smsg.


