ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"ShiftReg_1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.ShiftReg_1_EnableInt,"ax",%progbits
  20              		.align	2
  21              		.global	ShiftReg_1_EnableInt
  22              		.thumb
  23              		.thumb_func
  24              		.type	ShiftReg_1_EnableInt, %function
  25              	ShiftReg_1_EnableInt:
  26              	.LFB4:
  27              		.file 1 "Generated_Source\\PSoC5\\ShiftReg_1.c"
   1:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/ShiftReg_1.c **** * File Name: ShiftReg_1.c
   3:Generated_Source\PSoC5/ShiftReg_1.c **** * Version 2.30
   4:Generated_Source\PSoC5/ShiftReg_1.c **** *
   5:Generated_Source\PSoC5/ShiftReg_1.c **** * Description:
   6:Generated_Source\PSoC5/ShiftReg_1.c **** *  This file provides the API source code for the Shift Register component.
   7:Generated_Source\PSoC5/ShiftReg_1.c **** *
   8:Generated_Source\PSoC5/ShiftReg_1.c **** * Note: none
   9:Generated_Source\PSoC5/ShiftReg_1.c **** *
  10:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  11:Generated_Source\PSoC5/ShiftReg_1.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  12:Generated_Source\PSoC5/ShiftReg_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  13:Generated_Source\PSoC5/ShiftReg_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  14:Generated_Source\PSoC5/ShiftReg_1.c **** * the software package with which this file was provided.
  15:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************/
  16:Generated_Source\PSoC5/ShiftReg_1.c **** 
  17:Generated_Source\PSoC5/ShiftReg_1.c **** #include "ShiftReg_1.h"
  18:Generated_Source\PSoC5/ShiftReg_1.c **** 
  19:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_initVar = 0u;
  20:Generated_Source\PSoC5/ShiftReg_1.c **** 
  21:Generated_Source\PSoC5/ShiftReg_1.c **** 
  22:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  23:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Start
  24:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  25:Generated_Source\PSoC5/ShiftReg_1.c **** *
  26:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  27:Generated_Source\PSoC5/ShiftReg_1.c **** *  Starts the Shift Register.
  28:Generated_Source\PSoC5/ShiftReg_1.c **** *
  29:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  30:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 2


  31:Generated_Source\PSoC5/ShiftReg_1.c **** *
  32:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  33:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
  34:Generated_Source\PSoC5/ShiftReg_1.c **** *
  35:Generated_Source\PSoC5/ShiftReg_1.c **** * Global Variables:
  36:Generated_Source\PSoC5/ShiftReg_1.c **** *  ShiftReg_1_initVar - used to check initial configuration, modified on
  37:Generated_Source\PSoC5/ShiftReg_1.c **** *  first function call.
  38:Generated_Source\PSoC5/ShiftReg_1.c **** *
  39:Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
  40:Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
  41:Generated_Source\PSoC5/ShiftReg_1.c **** *
  42:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  43:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Start(void) 
  44:Generated_Source\PSoC5/ShiftReg_1.c **** {
  45:Generated_Source\PSoC5/ShiftReg_1.c ****     if(0u == ShiftReg_1_initVar)
  46:Generated_Source\PSoC5/ShiftReg_1.c ****     {
  47:Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_Init();
  48:Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_initVar = 1u; /* Component initialized */
  49:Generated_Source\PSoC5/ShiftReg_1.c ****     }
  50:Generated_Source\PSoC5/ShiftReg_1.c **** 
  51:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_Enable();
  52:Generated_Source\PSoC5/ShiftReg_1.c **** }
  53:Generated_Source\PSoC5/ShiftReg_1.c **** 
  54:Generated_Source\PSoC5/ShiftReg_1.c **** 
  55:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  56:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Enable
  57:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  58:Generated_Source\PSoC5/ShiftReg_1.c **** *
  59:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  60:Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register.
  61:Generated_Source\PSoC5/ShiftReg_1.c **** *
  62:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  63:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  64:Generated_Source\PSoC5/ShiftReg_1.c **** *
  65:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  66:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  67:Generated_Source\PSoC5/ShiftReg_1.c **** *
  68:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  69:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Enable(void) 
  70:Generated_Source\PSoC5/ShiftReg_1.c **** {
  71:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Changing address in Datapath Control Store
  72:Generated_Source\PSoC5/ShiftReg_1.c ****        from NOP to component state machine commands space */
  73:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL |= ShiftReg_1_CLK_EN;
  74:Generated_Source\PSoC5/ShiftReg_1.c **** 
  75:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_EnableInt();
  76:Generated_Source\PSoC5/ShiftReg_1.c **** }
  77:Generated_Source\PSoC5/ShiftReg_1.c **** 
  78:Generated_Source\PSoC5/ShiftReg_1.c **** 
  79:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
  80:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Init
  81:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
  82:Generated_Source\PSoC5/ShiftReg_1.c **** *
  83:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
  84:Generated_Source\PSoC5/ShiftReg_1.c **** *  Initializes Tx and/or Rx interrupt sources with initial values.
  85:Generated_Source\PSoC5/ShiftReg_1.c **** *
  86:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
  87:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 3


  88:Generated_Source\PSoC5/ShiftReg_1.c **** *
  89:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
  90:Generated_Source\PSoC5/ShiftReg_1.c **** *  void.
  91:Generated_Source\PSoC5/ShiftReg_1.c **** *
  92:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
  93:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Init(void) 
  94:Generated_Source\PSoC5/ShiftReg_1.c **** {
  95:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SetIntMode(ShiftReg_1_INT_SRC);
  96:Generated_Source\PSoC5/ShiftReg_1.c **** }
  97:Generated_Source\PSoC5/ShiftReg_1.c **** 
  98:Generated_Source\PSoC5/ShiftReg_1.c **** 
  99:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 100:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_Stop
 101:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 102:Generated_Source\PSoC5/ShiftReg_1.c **** *
 103:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 104:Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register
 105:Generated_Source\PSoC5/ShiftReg_1.c **** *
 106:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 107:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 108:Generated_Source\PSoC5/ShiftReg_1.c **** *
 109:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 110:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 111:Generated_Source\PSoC5/ShiftReg_1.c **** *
 112:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 113:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_Stop(void) 
 114:Generated_Source\PSoC5/ShiftReg_1.c **** {
 115:Generated_Source\PSoC5/ShiftReg_1.c ****     /*changing Datapath Control Store address to NOP space*/
 116:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_CONTROL &= ((uint8) ~ShiftReg_1_CLK_EN);
 117:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_DisableInt();
 118:Generated_Source\PSoC5/ShiftReg_1.c **** }
 119:Generated_Source\PSoC5/ShiftReg_1.c **** 
 120:Generated_Source\PSoC5/ShiftReg_1.c **** 
 121:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 122:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_EnableInt
 123:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 124:Generated_Source\PSoC5/ShiftReg_1.c **** *
 125:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 126:Generated_Source\PSoC5/ShiftReg_1.c **** *  Enables the Shift Register interrupt.
 127:Generated_Source\PSoC5/ShiftReg_1.c **** *
 128:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 129:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 130:Generated_Source\PSoC5/ShiftReg_1.c **** *
 131:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 132:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 133:Generated_Source\PSoC5/ShiftReg_1.c **** *
 134:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 135:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_EnableInt(void) 
 136:Generated_Source\PSoC5/ShiftReg_1.c **** {
  28              		.loc 1 136 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 4


 137:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState;
 138:Generated_Source\PSoC5/ShiftReg_1.c **** 
 139:Generated_Source\PSoC5/ShiftReg_1.c ****     interruptState = CyEnterCriticalSection();
  36              		.loc 1 139 0
  37 0002 FFF7FEFF 		bl	CyEnterCriticalSection
  38              	.LVL0:
 140:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL |= ShiftReg_1_INTERRUPTS_ENABLE;
  39              		.loc 1 140 0
  40 0006 044A     		ldr	r2, .L3
  41 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  42 000a 43F01003 		orr	r3, r3, #16
  43 000e 1370     		strb	r3, [r2]
 141:Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
  44              		.loc 1 141 0
  45 0010 FFF7FEFF 		bl	CyExitCriticalSection
  46              	.LVL1:
  47 0014 08BD     		pop	{r3, pc}
  48              	.L4:
  49 0016 00BF     		.align	2
  50              	.L3:
  51 0018 9B640040 		.word	1073767579
  52              		.cfi_endproc
  53              	.LFE4:
  54              		.size	ShiftReg_1_EnableInt, .-ShiftReg_1_EnableInt
  55              		.section	.text.ShiftReg_1_Enable,"ax",%progbits
  56              		.align	2
  57              		.global	ShiftReg_1_Enable
  58              		.thumb
  59              		.thumb_func
  60              		.type	ShiftReg_1_Enable, %function
  61              	ShiftReg_1_Enable:
  62              	.LFB1:
  70:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Changing address in Datapath Control Store
  63              		.loc 1 70 0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 08B5     		push	{r3, lr}
  68              		.cfi_def_cfa_offset 8
  69              		.cfi_offset 3, -8
  70              		.cfi_offset 14, -4
  73:Generated_Source\PSoC5/ShiftReg_1.c **** 
  71              		.loc 1 73 0
  72 0002 044A     		ldr	r2, .L7
  73 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  74 0006 43F00103 		orr	r3, r3, #1
  75 000a 1370     		strb	r3, [r2]
  75:Generated_Source\PSoC5/ShiftReg_1.c **** }
  76              		.loc 1 75 0
  77 000c FFF7FEFF 		bl	ShiftReg_1_EnableInt
  78              	.LVL2:
  79 0010 08BD     		pop	{r3, pc}
  80              	.L8:
  81 0012 00BF     		.align	2
  82              	.L7:
  83 0014 7C640040 		.word	1073767548
  84              		.cfi_endproc
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 5


  85              	.LFE1:
  86              		.size	ShiftReg_1_Enable, .-ShiftReg_1_Enable
  87              		.section	.text.ShiftReg_1_DisableInt,"ax",%progbits
  88              		.align	2
  89              		.global	ShiftReg_1_DisableInt
  90              		.thumb
  91              		.thumb_func
  92              		.type	ShiftReg_1_DisableInt, %function
  93              	ShiftReg_1_DisableInt:
  94              	.LFB5:
 142:Generated_Source\PSoC5/ShiftReg_1.c **** }
 143:Generated_Source\PSoC5/ShiftReg_1.c **** 
 144:Generated_Source\PSoC5/ShiftReg_1.c **** 
 145:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 146:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_DisableInt
 147:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 148:Generated_Source\PSoC5/ShiftReg_1.c **** *
 149:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 150:Generated_Source\PSoC5/ShiftReg_1.c **** *  Disables the Shift Register interrupt.
 151:Generated_Source\PSoC5/ShiftReg_1.c **** *
 152:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 153:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 154:Generated_Source\PSoC5/ShiftReg_1.c **** *
 155:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 156:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 157:Generated_Source\PSoC5/ShiftReg_1.c **** *
 158:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 159:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_DisableInt(void) 
 160:Generated_Source\PSoC5/ShiftReg_1.c **** {
  95              		.loc 1 160 0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99 0000 08B5     		push	{r3, lr}
 100              		.cfi_def_cfa_offset 8
 101              		.cfi_offset 3, -8
 102              		.cfi_offset 14, -4
 161:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 interruptState;
 162:Generated_Source\PSoC5/ShiftReg_1.c **** 
 163:Generated_Source\PSoC5/ShiftReg_1.c ****     interruptState = CyEnterCriticalSection();
 103              		.loc 1 163 0
 104 0002 FFF7FEFF 		bl	CyEnterCriticalSection
 105              	.LVL3:
 164:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_AUX_CONTROL &= ((uint8) ~ShiftReg_1_INTERRUPTS_ENABLE);
 106              		.loc 1 164 0
 107 0006 044A     		ldr	r2, .L11
 108 0008 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 109 000a 03F0EF03 		and	r3, r3, #239
 110 000e 1370     		strb	r3, [r2]
 165:Generated_Source\PSoC5/ShiftReg_1.c ****     CyExitCriticalSection(interruptState);
 111              		.loc 1 165 0
 112 0010 FFF7FEFF 		bl	CyExitCriticalSection
 113              	.LVL4:
 114 0014 08BD     		pop	{r3, pc}
 115              	.L12:
 116 0016 00BF     		.align	2
 117              	.L11:
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 6


 118 0018 9B640040 		.word	1073767579
 119              		.cfi_endproc
 120              	.LFE5:
 121              		.size	ShiftReg_1_DisableInt, .-ShiftReg_1_DisableInt
 122              		.section	.text.ShiftReg_1_Stop,"ax",%progbits
 123              		.align	2
 124              		.global	ShiftReg_1_Stop
 125              		.thumb
 126              		.thumb_func
 127              		.type	ShiftReg_1_Stop, %function
 128              	ShiftReg_1_Stop:
 129              	.LFB3:
 114:Generated_Source\PSoC5/ShiftReg_1.c ****     /*changing Datapath Control Store address to NOP space*/
 130              		.loc 1 114 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134 0000 08B5     		push	{r3, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 3, -8
 137              		.cfi_offset 14, -4
 116:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_DisableInt();
 138              		.loc 1 116 0
 139 0002 044A     		ldr	r2, .L15
 140 0004 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 141 0006 03F0FE03 		and	r3, r3, #254
 142 000a 1370     		strb	r3, [r2]
 117:Generated_Source\PSoC5/ShiftReg_1.c **** }
 143              		.loc 1 117 0
 144 000c FFF7FEFF 		bl	ShiftReg_1_DisableInt
 145              	.LVL5:
 146 0010 08BD     		pop	{r3, pc}
 147              	.L16:
 148 0012 00BF     		.align	2
 149              	.L15:
 150 0014 7C640040 		.word	1073767548
 151              		.cfi_endproc
 152              	.LFE3:
 153              		.size	ShiftReg_1_Stop, .-ShiftReg_1_Stop
 154              		.section	.text.ShiftReg_1_GetFIFOStatus,"ax",%progbits
 155              		.align	2
 156              		.global	ShiftReg_1_GetFIFOStatus
 157              		.thumb
 158              		.thumb_func
 159              		.type	ShiftReg_1_GetFIFOStatus, %function
 160              	ShiftReg_1_GetFIFOStatus:
 161              	.LFB6:
 166:Generated_Source\PSoC5/ShiftReg_1.c **** }
 167:Generated_Source\PSoC5/ShiftReg_1.c **** 
 168:Generated_Source\PSoC5/ShiftReg_1.c **** 
 169:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 170:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetFIFOStatus
 171:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 172:Generated_Source\PSoC5/ShiftReg_1.c **** *
 173:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 174:Generated_Source\PSoC5/ShiftReg_1.c **** *  Returns current status of input or output FIFO.
 175:Generated_Source\PSoC5/ShiftReg_1.c **** *
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 7


 176:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 177:Generated_Source\PSoC5/ShiftReg_1.c **** *  fifoId.
 178:Generated_Source\PSoC5/ShiftReg_1.c **** *
 179:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 180:Generated_Source\PSoC5/ShiftReg_1.c **** *  FIFO status.
 181:Generated_Source\PSoC5/ShiftReg_1.c **** *
 182:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 183:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetFIFOStatus(uint8 fifoId) 
 184:Generated_Source\PSoC5/ShiftReg_1.c **** {
 162              		.loc 1 184 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167              	.LVL6:
 185:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 result;
 186:Generated_Source\PSoC5/ShiftReg_1.c **** 
 187:Generated_Source\PSoC5/ShiftReg_1.c ****     result = ShiftReg_1_RET_FIFO_NOT_DEFINED;
 188:Generated_Source\PSoC5/ShiftReg_1.c **** 
 189:Generated_Source\PSoC5/ShiftReg_1.c ****     #if(0u != ShiftReg_1_USE_INPUT_FIFO)
 190:Generated_Source\PSoC5/ShiftReg_1.c ****         if(ShiftReg_1_IN_FIFO == fifoId)
 191:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 192:Generated_Source\PSoC5/ShiftReg_1.c ****             switch(ShiftReg_1_GET_IN_FIFO_STS)
 193:Generated_Source\PSoC5/ShiftReg_1.c ****             {
 194:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_FULL :
 195:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_FULL;
 196:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 197:Generated_Source\PSoC5/ShiftReg_1.c **** 
 198:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_EMPTY :
 199:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 200:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 201:Generated_Source\PSoC5/ShiftReg_1.c **** 
 202:Generated_Source\PSoC5/ShiftReg_1.c ****                 case ShiftReg_1_IN_FIFO_PARTIAL:
 203:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_PARTIAL;
 204:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 205:Generated_Source\PSoC5/ShiftReg_1.c ****                     
 206:Generated_Source\PSoC5/ShiftReg_1.c ****                 default:
 207:Generated_Source\PSoC5/ShiftReg_1.c ****                     /* Initial result value, while 
 208:Generated_Source\PSoC5/ShiftReg_1.c ****                        IN_FIFO_EMPTY case is false 
 209:Generated_Source\PSoC5/ShiftReg_1.c ****                      */
 210:Generated_Source\PSoC5/ShiftReg_1.c ****                     result = ShiftReg_1_RET_FIFO_EMPTY;
 211:Generated_Source\PSoC5/ShiftReg_1.c ****                     break;
 212:Generated_Source\PSoC5/ShiftReg_1.c ****             }   
 213:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 214:Generated_Source\PSoC5/ShiftReg_1.c ****     #endif /* (0u != ShiftReg_1_USE_INPUT_FIFO) */
 215:Generated_Source\PSoC5/ShiftReg_1.c **** 
 216:Generated_Source\PSoC5/ShiftReg_1.c ****     if(ShiftReg_1_OUT_FIFO == fifoId)
 168              		.loc 1 216 0
 169 0000 0228     		cmp	r0, #2
 170 0002 0AD1     		bne	.L21
 217:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 218:Generated_Source\PSoC5/ShiftReg_1.c ****         switch(ShiftReg_1_GET_OUT_FIFO_STS)
 171              		.loc 1 218 0
 172 0004 074B     		ldr	r3, .L23
 173 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 174 0008 C3F34113 		ubfx	r3, r3, #5, #2
 175 000c 3BB1     		cbz	r3, .L22
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 8


 176 000e 022B     		cmp	r3, #2
 177 0010 01D0     		beq	.L20
 219:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 220:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_FULL :
 221:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 178              		.loc 1 221 0
 179 0012 0020     		movs	r0, #0
 180              	.LVL7:
 181 0014 7047     		bx	lr
 182              	.LVL8:
 183              	.L20:
 222:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 223:Generated_Source\PSoC5/ShiftReg_1.c **** 
 224:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_EMPTY :
 225:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_EMPTY;
 226:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 227:Generated_Source\PSoC5/ShiftReg_1.c **** 
 228:Generated_Source\PSoC5/ShiftReg_1.c ****             case ShiftReg_1_OUT_FIFO_PARTIAL :
 229:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_PARTIAL;
 184              		.loc 1 229 0
 185 0016 0120     		movs	r0, #1
 186              	.LVL9:
 230:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 187              		.loc 1 230 0
 188 0018 7047     		bx	lr
 189              	.LVL10:
 190              	.L21:
 187:Generated_Source\PSoC5/ShiftReg_1.c **** 
 191              		.loc 1 187 0
 192 001a FE20     		movs	r0, #254
 193              	.LVL11:
 194 001c 7047     		bx	lr
 195              	.LVL12:
 196              	.L22:
 225:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 197              		.loc 1 225 0
 198 001e 0220     		movs	r0, #2
 199              	.LVL13:
 231:Generated_Source\PSoC5/ShiftReg_1.c **** 
 232:Generated_Source\PSoC5/ShiftReg_1.c ****             default:
 233:Generated_Source\PSoC5/ShiftReg_1.c ****                 /* Initial result value, while 
 234:Generated_Source\PSoC5/ShiftReg_1.c ****                    OUT_FIFO_FULL case is false 
 235:Generated_Source\PSoC5/ShiftReg_1.c ****                  */
 236:Generated_Source\PSoC5/ShiftReg_1.c ****                 result = ShiftReg_1_RET_FIFO_FULL;
 237:Generated_Source\PSoC5/ShiftReg_1.c ****                 break;
 238:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 239:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 240:Generated_Source\PSoC5/ShiftReg_1.c **** 
 241:Generated_Source\PSoC5/ShiftReg_1.c ****     return(result);
 242:Generated_Source\PSoC5/ShiftReg_1.c **** }
 200              		.loc 1 242 0
 201 0020 7047     		bx	lr
 202              	.L24:
 203 0022 00BF     		.align	2
 204              	.L23:
 205 0024 6B640040 		.word	1073767531
 206              		.cfi_endproc
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 9


 207              	.LFE6:
 208              		.size	ShiftReg_1_GetFIFOStatus, .-ShiftReg_1_GetFIFOStatus
 209              		.section	.text.ShiftReg_1_SetIntMode,"ax",%progbits
 210              		.align	2
 211              		.global	ShiftReg_1_SetIntMode
 212              		.thumb
 213              		.thumb_func
 214              		.type	ShiftReg_1_SetIntMode, %function
 215              	ShiftReg_1_SetIntMode:
 216              	.LFB7:
 243:Generated_Source\PSoC5/ShiftReg_1.c **** 
 244:Generated_Source\PSoC5/ShiftReg_1.c **** 
 245:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 246:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_SetIntMode
 247:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 248:Generated_Source\PSoC5/ShiftReg_1.c **** *
 249:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 250:Generated_Source\PSoC5/ShiftReg_1.c **** *  Sets the Interrupt Source for the Shift Register interrupt. Multiple
 251:Generated_Source\PSoC5/ShiftReg_1.c **** *  sources may be ORed together
 252:Generated_Source\PSoC5/ShiftReg_1.c **** *
 253:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 254:Generated_Source\PSoC5/ShiftReg_1.c **** *  interruptSource: Byte containing the constant for the selected interrupt
 255:Generated_Source\PSoC5/ShiftReg_1.c **** *  source/s.
 256:Generated_Source\PSoC5/ShiftReg_1.c **** *
 257:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 258:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 259:Generated_Source\PSoC5/ShiftReg_1.c **** *
 260:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 261:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_SetIntMode(uint8 interruptSource) 
 262:Generated_Source\PSoC5/ShiftReg_1.c **** {
 217              		.loc 1 262 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              		@ link register save eliminated.
 222              	.LVL14:
 263:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_STATUS_MASK &= ((uint8) ~ShiftReg_1_INTS_EN_MASK);          /* Clear existing int
 223              		.loc 1 263 0
 224 0000 054B     		ldr	r3, .L26
 225 0002 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 226 0004 02F0F802 		and	r2, r2, #248
 227 0008 1A70     		strb	r2, [r3]
 264:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SR_STATUS_MASK |= (interruptSource & ShiftReg_1_INTS_EN_MASK); /* Set int */
 228              		.loc 1 264 0
 229 000a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 230 000c 00F00700 		and	r0, r0, #7
 231              	.LVL15:
 232 0010 1043     		orrs	r0, r0, r2
 233 0012 1870     		strb	r0, [r3]
 234 0014 7047     		bx	lr
 235              	.L27:
 236 0016 00BF     		.align	2
 237              	.L26:
 238 0018 8B640040 		.word	1073767563
 239              		.cfi_endproc
 240              	.LFE7:
 241              		.size	ShiftReg_1_SetIntMode, .-ShiftReg_1_SetIntMode
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 10


 242              		.section	.text.ShiftReg_1_Init,"ax",%progbits
 243              		.align	2
 244              		.global	ShiftReg_1_Init
 245              		.thumb
 246              		.thumb_func
 247              		.type	ShiftReg_1_Init, %function
 248              	ShiftReg_1_Init:
 249              	.LFB2:
  94:Generated_Source\PSoC5/ShiftReg_1.c ****     ShiftReg_1_SetIntMode(ShiftReg_1_INT_SRC);
 250              		.loc 1 94 0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 08B5     		push	{r3, lr}
 255              		.cfi_def_cfa_offset 8
 256              		.cfi_offset 3, -8
 257              		.cfi_offset 14, -4
  95:Generated_Source\PSoC5/ShiftReg_1.c **** }
 258              		.loc 1 95 0
 259 0002 0020     		movs	r0, #0
 260 0004 FFF7FEFF 		bl	ShiftReg_1_SetIntMode
 261              	.LVL16:
 262 0008 08BD     		pop	{r3, pc}
 263              		.cfi_endproc
 264              	.LFE2:
 265              		.size	ShiftReg_1_Init, .-ShiftReg_1_Init
 266 000a 00BF     		.section	.text.ShiftReg_1_Start,"ax",%progbits
 267              		.align	2
 268              		.global	ShiftReg_1_Start
 269              		.thumb
 270              		.thumb_func
 271              		.type	ShiftReg_1_Start, %function
 272              	ShiftReg_1_Start:
 273              	.LFB0:
  44:Generated_Source\PSoC5/ShiftReg_1.c ****     if(0u == ShiftReg_1_initVar)
 274              		.loc 1 44 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 08B5     		push	{r3, lr}
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
  45:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 282              		.loc 1 45 0
 283 0002 054B     		ldr	r3, .L33
 284 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 285 0006 23B9     		cbnz	r3, .L31
  47:Generated_Source\PSoC5/ShiftReg_1.c ****         ShiftReg_1_initVar = 1u; /* Component initialized */
 286              		.loc 1 47 0
 287 0008 FFF7FEFF 		bl	ShiftReg_1_Init
 288              	.LVL17:
  48:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 289              		.loc 1 48 0
 290 000c 0122     		movs	r2, #1
 291 000e 024B     		ldr	r3, .L33
 292 0010 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 11


 293              	.L31:
  51:Generated_Source\PSoC5/ShiftReg_1.c **** }
 294              		.loc 1 51 0
 295 0012 FFF7FEFF 		bl	ShiftReg_1_Enable
 296              	.LVL18:
 297 0016 08BD     		pop	{r3, pc}
 298              	.L34:
 299              		.align	2
 300              	.L33:
 301 0018 00000000 		.word	.LANCHOR0
 302              		.cfi_endproc
 303              	.LFE0:
 304              		.size	ShiftReg_1_Start, .-ShiftReg_1_Start
 305              		.section	.text.ShiftReg_1_GetIntStatus,"ax",%progbits
 306              		.align	2
 307              		.global	ShiftReg_1_GetIntStatus
 308              		.thumb
 309              		.thumb_func
 310              		.type	ShiftReg_1_GetIntStatus, %function
 311              	ShiftReg_1_GetIntStatus:
 312              	.LFB8:
 265:Generated_Source\PSoC5/ShiftReg_1.c **** }
 266:Generated_Source\PSoC5/ShiftReg_1.c **** 
 267:Generated_Source\PSoC5/ShiftReg_1.c **** 
 268:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 269:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_GetIntStatus
 270:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 271:Generated_Source\PSoC5/ShiftReg_1.c **** *
 272:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 273:Generated_Source\PSoC5/ShiftReg_1.c **** *  Gets the Shift Register Interrupt status.
 274:Generated_Source\PSoC5/ShiftReg_1.c **** *
 275:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 276:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 277:Generated_Source\PSoC5/ShiftReg_1.c **** *
 278:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 279:Generated_Source\PSoC5/ShiftReg_1.c **** *  Byte containing the constant for the selected interrupt source/s.
 280:Generated_Source\PSoC5/ShiftReg_1.c **** *
 281:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 282:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_GetIntStatus(void) 
 283:Generated_Source\PSoC5/ShiftReg_1.c **** {
 313              		.loc 1 283 0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 284:Generated_Source\PSoC5/ShiftReg_1.c ****     return(ShiftReg_1_SR_STATUS & ShiftReg_1_INTS_EN_MASK);
 318              		.loc 1 284 0
 319 0000 024B     		ldr	r3, .L36
 320 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 285:Generated_Source\PSoC5/ShiftReg_1.c **** }
 321              		.loc 1 285 0
 322 0004 00F00700 		and	r0, r0, #7
 323 0008 7047     		bx	lr
 324              	.L37:
 325 000a 00BF     		.align	2
 326              	.L36:
 327 000c 6B640040 		.word	1073767531
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 12


 328              		.cfi_endproc
 329              	.LFE8:
 330              		.size	ShiftReg_1_GetIntStatus, .-ShiftReg_1_GetIntStatus
 331              		.section	.text.ShiftReg_1_WriteRegValue,"ax",%progbits
 332              		.align	2
 333              		.global	ShiftReg_1_WriteRegValue
 334              		.thumb
 335              		.thumb_func
 336              		.type	ShiftReg_1_WriteRegValue, %function
 337              	ShiftReg_1_WriteRegValue:
 338              	.LFB9:
 286:Generated_Source\PSoC5/ShiftReg_1.c **** 
 287:Generated_Source\PSoC5/ShiftReg_1.c **** 
 288:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 289:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_WriteRegValue
 290:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 291:Generated_Source\PSoC5/ShiftReg_1.c **** *
 292:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 293:Generated_Source\PSoC5/ShiftReg_1.c **** *  Send state directly to shift register
 294:Generated_Source\PSoC5/ShiftReg_1.c **** *
 295:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 296:Generated_Source\PSoC5/ShiftReg_1.c **** *  shiftData: containing shift register state.
 297:Generated_Source\PSoC5/ShiftReg_1.c **** *
 298:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 299:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 300:Generated_Source\PSoC5/ShiftReg_1.c **** *
 301:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 302:Generated_Source\PSoC5/ShiftReg_1.c **** void ShiftReg_1_WriteRegValue(uint8 shiftData)
 303:Generated_Source\PSoC5/ShiftReg_1.c ****                                                                      
 304:Generated_Source\PSoC5/ShiftReg_1.c **** {
 339              		.loc 1 304 0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 344              	.LVL19:
 305:Generated_Source\PSoC5/ShiftReg_1.c ****     CY_SET_REG8(ShiftReg_1_SHIFT_REG_LSB_PTR, shiftData);
 345              		.loc 1 305 0
 346 0000 014B     		ldr	r3, .L39
 347 0002 1870     		strb	r0, [r3]
 348 0004 7047     		bx	lr
 349              	.L40:
 350 0006 00BF     		.align	2
 351              	.L39:
 352 0008 0B640040 		.word	1073767435
 353              		.cfi_endproc
 354              	.LFE9:
 355              		.size	ShiftReg_1_WriteRegValue, .-ShiftReg_1_WriteRegValue
 356              		.section	.text.ShiftReg_1_ReadRegValue,"ax",%progbits
 357              		.align	2
 358              		.global	ShiftReg_1_ReadRegValue
 359              		.thumb
 360              		.thumb_func
 361              		.type	ShiftReg_1_ReadRegValue, %function
 362              	ShiftReg_1_ReadRegValue:
 363              	.LFB10:
 306:Generated_Source\PSoC5/ShiftReg_1.c **** }
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 13


 307:Generated_Source\PSoC5/ShiftReg_1.c **** 
 308:Generated_Source\PSoC5/ShiftReg_1.c **** 
 309:Generated_Source\PSoC5/ShiftReg_1.c **** #if(0u != ShiftReg_1_USE_INPUT_FIFO)
 310:Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 311:Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_WriteData
 312:Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 313:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 314:Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 315:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Send state to FIFO for later transfer to shift register based on the Load
 316:Generated_Source\PSoC5/ShiftReg_1.c ****     *  input
 317:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 318:Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 319:Generated_Source\PSoC5/ShiftReg_1.c ****     *  shiftData: containing shift register state.
 320:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 321:Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 322:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Indicates: successful execution of function
 323:Generated_Source\PSoC5/ShiftReg_1.c ****     *  when FIFO is empty; and error when FIFO is full.
 324:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 325:Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 326:Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
 327:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 328:Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 329:Generated_Source\PSoC5/ShiftReg_1.c ****     cystatus ShiftReg_1_WriteData(uint8 shiftData)
 330:Generated_Source\PSoC5/ShiftReg_1.c ****                                                                          
 331:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 332:Generated_Source\PSoC5/ShiftReg_1.c ****         cystatus result;
 333:Generated_Source\PSoC5/ShiftReg_1.c **** 
 334:Generated_Source\PSoC5/ShiftReg_1.c ****         result = CYRET_INVALID_STATE;
 335:Generated_Source\PSoC5/ShiftReg_1.c **** 
 336:Generated_Source\PSoC5/ShiftReg_1.c ****         /* Writes data into the input FIFO if it is not FULL */
 337:Generated_Source\PSoC5/ShiftReg_1.c ****         if(ShiftReg_1_RET_FIFO_FULL != (ShiftReg_1_GetFIFOStatus(ShiftReg_1_IN_FIFO)))
 338:Generated_Source\PSoC5/ShiftReg_1.c ****         {
 339:Generated_Source\PSoC5/ShiftReg_1.c ****             CY_SET_REG8(ShiftReg_1_IN_FIFO_VAL_LSB_PTR, shiftData);
 340:Generated_Source\PSoC5/ShiftReg_1.c ****             result = CYRET_SUCCESS;
 341:Generated_Source\PSoC5/ShiftReg_1.c ****         }
 342:Generated_Source\PSoC5/ShiftReg_1.c **** 
 343:Generated_Source\PSoC5/ShiftReg_1.c ****         return(result);
 344:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 345:Generated_Source\PSoC5/ShiftReg_1.c **** #endif /* (0u != ShiftReg_1_USE_INPUT_FIFO) */
 346:Generated_Source\PSoC5/ShiftReg_1.c **** 
 347:Generated_Source\PSoC5/ShiftReg_1.c **** 
 348:Generated_Source\PSoC5/ShiftReg_1.c **** #if(0u != ShiftReg_1_USE_OUTPUT_FIFO)
 349:Generated_Source\PSoC5/ShiftReg_1.c ****     /*******************************************************************************
 350:Generated_Source\PSoC5/ShiftReg_1.c ****     * Function Name: ShiftReg_1_ReadData
 351:Generated_Source\PSoC5/ShiftReg_1.c ****     ********************************************************************************
 352:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 353:Generated_Source\PSoC5/ShiftReg_1.c ****     * Summary:
 354:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Returns state in FIFO due to Store input.
 355:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 356:Generated_Source\PSoC5/ShiftReg_1.c ****     * Parameters:
 357:Generated_Source\PSoC5/ShiftReg_1.c ****     *  None.
 358:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 359:Generated_Source\PSoC5/ShiftReg_1.c ****     * Return:
 360:Generated_Source\PSoC5/ShiftReg_1.c ****     *  Shift Register state
 361:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 362:Generated_Source\PSoC5/ShiftReg_1.c ****     * Reentrant:
 363:Generated_Source\PSoC5/ShiftReg_1.c ****     *  No.
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 14


 364:Generated_Source\PSoC5/ShiftReg_1.c ****     *
 365:Generated_Source\PSoC5/ShiftReg_1.c ****     *******************************************************************************/
 366:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 ShiftReg_1_ReadData(void) 
 367:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 368:Generated_Source\PSoC5/ShiftReg_1.c ****         return(CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR));
 369:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 370:Generated_Source\PSoC5/ShiftReg_1.c **** #endif /* (0u != ShiftReg_1_USE_OUTPUT_FIFO) */
 371:Generated_Source\PSoC5/ShiftReg_1.c **** 
 372:Generated_Source\PSoC5/ShiftReg_1.c **** 
 373:Generated_Source\PSoC5/ShiftReg_1.c **** /*******************************************************************************
 374:Generated_Source\PSoC5/ShiftReg_1.c **** * Function Name: ShiftReg_1_ReadRegValue
 375:Generated_Source\PSoC5/ShiftReg_1.c **** ********************************************************************************
 376:Generated_Source\PSoC5/ShiftReg_1.c **** *
 377:Generated_Source\PSoC5/ShiftReg_1.c **** * Summary:
 378:Generated_Source\PSoC5/ShiftReg_1.c **** *  Directly returns current state in shift register, not data in FIFO due
 379:Generated_Source\PSoC5/ShiftReg_1.c **** *  to Store input.
 380:Generated_Source\PSoC5/ShiftReg_1.c **** *
 381:Generated_Source\PSoC5/ShiftReg_1.c **** * Parameters:
 382:Generated_Source\PSoC5/ShiftReg_1.c **** *  None.
 383:Generated_Source\PSoC5/ShiftReg_1.c **** *
 384:Generated_Source\PSoC5/ShiftReg_1.c **** * Return:
 385:Generated_Source\PSoC5/ShiftReg_1.c **** *  Shift Register state. Clears output FIFO.
 386:Generated_Source\PSoC5/ShiftReg_1.c **** *
 387:Generated_Source\PSoC5/ShiftReg_1.c **** * Reentrant:
 388:Generated_Source\PSoC5/ShiftReg_1.c **** *  No.
 389:Generated_Source\PSoC5/ShiftReg_1.c **** *
 390:Generated_Source\PSoC5/ShiftReg_1.c **** *******************************************************************************/
 391:Generated_Source\PSoC5/ShiftReg_1.c **** uint8 ShiftReg_1_ReadRegValue(void) 
 392:Generated_Source\PSoC5/ShiftReg_1.c **** {
 364              		.loc 1 392 0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368 0000 08B5     		push	{r3, lr}
 369              		.cfi_def_cfa_offset 8
 370              		.cfi_offset 3, -8
 371              		.cfi_offset 14, -4
 393:Generated_Source\PSoC5/ShiftReg_1.c ****     uint8 result;
 394:Generated_Source\PSoC5/ShiftReg_1.c **** 
 395:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Clear FIFO before software capture */
 396:Generated_Source\PSoC5/ShiftReg_1.c ****     while(ShiftReg_1_RET_FIFO_EMPTY != ShiftReg_1_GetFIFOStatus(ShiftReg_1_OUT_FIFO))
 372              		.loc 1 396 0
 373 0002 01E0     		b	.L42
 374              	.L43:
 397:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 398:Generated_Source\PSoC5/ShiftReg_1.c ****         (void) CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 375              		.loc 1 398 0
 376 0004 054B     		ldr	r3, .L45
 377 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 378              	.L42:
 396:Generated_Source\PSoC5/ShiftReg_1.c ****     {
 379              		.loc 1 396 0
 380 0008 0220     		movs	r0, #2
 381 000a FFF7FEFF 		bl	ShiftReg_1_GetFIFOStatus
 382              	.LVL20:
 383 000e 0228     		cmp	r0, #2
 384 0010 F8D1     		bne	.L43
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 15


 399:Generated_Source\PSoC5/ShiftReg_1.c ****     }
 400:Generated_Source\PSoC5/ShiftReg_1.c **** 
 401:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Read of 8 bits from A1 causes capture to output FIFO */
 402:Generated_Source\PSoC5/ShiftReg_1.c ****     (void) CY_GET_REG8(ShiftReg_1_SHIFT_REG_CAPTURE_PTR);
 385              		.loc 1 402 0
 386 0012 034B     		ldr	r3, .L45+4
 387 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 403:Generated_Source\PSoC5/ShiftReg_1.c **** 
 404:Generated_Source\PSoC5/ShiftReg_1.c ****     /* Read output FIFO */
 405:Generated_Source\PSoC5/ShiftReg_1.c ****     result  = CY_GET_REG8(ShiftReg_1_OUT_FIFO_VAL_LSB_PTR);
 388              		.loc 1 405 0
 389 0016 014B     		ldr	r3, .L45
 390 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 391              	.LVL21:
 406:Generated_Source\PSoC5/ShiftReg_1.c ****     
 407:Generated_Source\PSoC5/ShiftReg_1.c ****     #if(0u != (ShiftReg_1_SR_SIZE % 8u))
 408:Generated_Source\PSoC5/ShiftReg_1.c ****         result &= ((uint8) ShiftReg_1_SR_MASK);
 409:Generated_Source\PSoC5/ShiftReg_1.c ****     #endif /* (0u != (ShiftReg_1_SR_SIZE % 8u)) */
 410:Generated_Source\PSoC5/ShiftReg_1.c ****     
 411:Generated_Source\PSoC5/ShiftReg_1.c ****     return(result);
 412:Generated_Source\PSoC5/ShiftReg_1.c **** }
 392              		.loc 1 412 0
 393 001a 08BD     		pop	{r3, pc}
 394              	.L46:
 395              		.align	2
 396              	.L45:
 397 001c 5B640040 		.word	1073767515
 398 0020 1B640040 		.word	1073767451
 399              		.cfi_endproc
 400              	.LFE10:
 401              		.size	ShiftReg_1_ReadRegValue, .-ShiftReg_1_ReadRegValue
 402              		.global	ShiftReg_1_initVar
 403              		.bss
 404              		.set	.LANCHOR0,. + 0
 405              		.type	ShiftReg_1_initVar, %object
 406              		.size	ShiftReg_1_initVar, 1
 407              	ShiftReg_1_initVar:
 408 0000 00       		.space	1
 409              		.text
 410              	.Letext0:
 411              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 412              		.file 3 "Generated_Source\\PSoC5\\CyLib.h"
 413              		.section	.debug_info,"",%progbits
 414              	.Ldebug_info0:
 415 0000 9A020000 		.4byte	0x29a
 416 0004 0400     		.2byte	0x4
 417 0006 00000000 		.4byte	.Ldebug_abbrev0
 418 000a 04       		.byte	0x4
 419 000b 01       		.uleb128 0x1
 420 000c F6000000 		.4byte	.LASF33
 421 0010 0C       		.byte	0xc
 422 0011 A7000000 		.4byte	.LASF34
 423 0015 00000000 		.4byte	.LASF35
 424 0019 00000000 		.4byte	.Ldebug_ranges0+0
 425 001d 00000000 		.4byte	0
 426 0021 00000000 		.4byte	.Ldebug_line0
 427 0025 02       		.uleb128 0x2
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 16


 428 0026 01       		.byte	0x1
 429 0027 06       		.byte	0x6
 430 0028 FE020000 		.4byte	.LASF0
 431 002c 02       		.uleb128 0x2
 432 002d 01       		.byte	0x1
 433 002e 08       		.byte	0x8
 434 002f E8000000 		.4byte	.LASF1
 435 0033 02       		.uleb128 0x2
 436 0034 02       		.byte	0x2
 437 0035 05       		.byte	0x5
 438 0036 9B020000 		.4byte	.LASF2
 439 003a 02       		.uleb128 0x2
 440 003b 02       		.byte	0x2
 441 003c 07       		.byte	0x7
 442 003d 94000000 		.4byte	.LASF3
 443 0041 02       		.uleb128 0x2
 444 0042 04       		.byte	0x4
 445 0043 05       		.byte	0x5
 446 0044 E9020000 		.4byte	.LASF4
 447 0048 02       		.uleb128 0x2
 448 0049 04       		.byte	0x4
 449 004a 07       		.byte	0x7
 450 004b 43020000 		.4byte	.LASF5
 451 004f 02       		.uleb128 0x2
 452 0050 08       		.byte	0x8
 453 0051 05       		.byte	0x5
 454 0052 88020000 		.4byte	.LASF6
 455 0056 02       		.uleb128 0x2
 456 0057 08       		.byte	0x8
 457 0058 07       		.byte	0x7
 458 0059 D1000000 		.4byte	.LASF7
 459 005d 03       		.uleb128 0x3
 460 005e 04       		.byte	0x4
 461 005f 05       		.byte	0x5
 462 0060 696E7400 		.ascii	"int\000"
 463 0064 02       		.uleb128 0x2
 464 0065 04       		.byte	0x4
 465 0066 07       		.byte	0x7
 466 0067 55020000 		.4byte	.LASF8
 467 006b 04       		.uleb128 0x4
 468 006c AE010000 		.4byte	.LASF12
 469 0070 02       		.byte	0x2
 470 0071 E401     		.2byte	0x1e4
 471 0073 2C000000 		.4byte	0x2c
 472 0077 02       		.uleb128 0x2
 473 0078 04       		.byte	0x4
 474 0079 04       		.byte	0x4
 475 007a CB000000 		.4byte	.LASF9
 476 007e 02       		.uleb128 0x2
 477 007f 08       		.byte	0x8
 478 0080 04       		.byte	0x4
 479 0081 0B020000 		.4byte	.LASF10
 480 0085 02       		.uleb128 0x2
 481 0086 01       		.byte	0x1
 482 0087 08       		.byte	0x8
 483 0088 96020000 		.4byte	.LASF11
 484 008c 04       		.uleb128 0x4
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 17


 485 008d 84010000 		.4byte	.LASF13
 486 0091 02       		.byte	0x2
 487 0092 8E02     		.2byte	0x28e
 488 0094 98000000 		.4byte	0x98
 489 0098 05       		.uleb128 0x5
 490 0099 6B000000 		.4byte	0x6b
 491 009d 02       		.uleb128 0x2
 492 009e 08       		.byte	0x8
 493 009f 04       		.byte	0x4
 494 00a0 F2020000 		.4byte	.LASF14
 495 00a4 02       		.uleb128 0x2
 496 00a5 04       		.byte	0x4
 497 00a6 07       		.byte	0x7
 498 00a7 7F020000 		.4byte	.LASF15
 499 00ab 06       		.uleb128 0x6
 500 00ac A5020000 		.4byte	.LASF16
 501 00b0 01       		.byte	0x1
 502 00b1 87       		.byte	0x87
 503 00b2 00000000 		.4byte	.LFB4
 504 00b6 1C000000 		.4byte	.LFE4-.LFB4
 505 00ba 01       		.uleb128 0x1
 506 00bb 9C       		.byte	0x9c
 507 00bc E2000000 		.4byte	0xe2
 508 00c0 07       		.uleb128 0x7
 509 00c1 89010000 		.4byte	.LASF19
 510 00c5 01       		.byte	0x1
 511 00c6 89       		.byte	0x89
 512 00c7 6B000000 		.4byte	0x6b
 513 00cb 00000000 		.4byte	.LLST0
 514 00cf 08       		.uleb128 0x8
 515 00d0 06000000 		.4byte	.LVL0
 516 00d4 87020000 		.4byte	0x287
 517 00d8 08       		.uleb128 0x8
 518 00d9 14000000 		.4byte	.LVL1
 519 00dd 92020000 		.4byte	0x292
 520 00e1 00       		.byte	0
 521 00e2 06       		.uleb128 0x6
 522 00e3 5E000000 		.4byte	.LASF17
 523 00e7 01       		.byte	0x1
 524 00e8 45       		.byte	0x45
 525 00e9 00000000 		.4byte	.LFB1
 526 00ed 18000000 		.4byte	.LFE1-.LFB1
 527 00f1 01       		.uleb128 0x1
 528 00f2 9C       		.byte	0x9c
 529 00f3 01010000 		.4byte	0x101
 530 00f7 08       		.uleb128 0x8
 531 00f8 10000000 		.4byte	.LVL2
 532 00fc AB000000 		.4byte	0xab
 533 0100 00       		.byte	0
 534 0101 06       		.uleb128 0x6
 535 0102 BA020000 		.4byte	.LASF18
 536 0106 01       		.byte	0x1
 537 0107 9F       		.byte	0x9f
 538 0108 00000000 		.4byte	.LFB5
 539 010c 1C000000 		.4byte	.LFE5-.LFB5
 540 0110 01       		.uleb128 0x1
 541 0111 9C       		.byte	0x9c
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 18


 542 0112 38010000 		.4byte	0x138
 543 0116 07       		.uleb128 0x7
 544 0117 89010000 		.4byte	.LASF19
 545 011b 01       		.byte	0x1
 546 011c A1       		.byte	0xa1
 547 011d 6B000000 		.4byte	0x6b
 548 0121 13000000 		.4byte	.LLST1
 549 0125 08       		.uleb128 0x8
 550 0126 06000000 		.4byte	.LVL3
 551 012a 87020000 		.4byte	0x287
 552 012e 08       		.uleb128 0x8
 553 012f 14000000 		.4byte	.LVL4
 554 0133 92020000 		.4byte	0x292
 555 0137 00       		.byte	0
 556 0138 06       		.uleb128 0x6
 557 0139 FB010000 		.4byte	.LASF20
 558 013d 01       		.byte	0x1
 559 013e 71       		.byte	0x71
 560 013f 00000000 		.4byte	.LFB3
 561 0143 18000000 		.4byte	.LFE3-.LFB3
 562 0147 01       		.uleb128 0x1
 563 0148 9C       		.byte	0x9c
 564 0149 57010000 		.4byte	0x157
 565 014d 08       		.uleb128 0x8
 566 014e 10000000 		.4byte	.LVL5
 567 0152 01010000 		.4byte	0x101
 568 0156 00       		.byte	0
 569 0157 09       		.uleb128 0x9
 570 0158 D0020000 		.4byte	.LASF29
 571 015c 01       		.byte	0x1
 572 015d B7       		.byte	0xb7
 573 015e 6B000000 		.4byte	0x6b
 574 0162 00000000 		.4byte	.LFB6
 575 0166 28000000 		.4byte	.LFE6-.LFB6
 576 016a 01       		.uleb128 0x1
 577 016b 9C       		.byte	0x9c
 578 016c 8F010000 		.4byte	0x18f
 579 0170 0A       		.uleb128 0xa
 580 0171 DC010000 		.4byte	.LASF23
 581 0175 01       		.byte	0x1
 582 0176 B7       		.byte	0xb7
 583 0177 6B000000 		.4byte	0x6b
 584 017b 26000000 		.4byte	.LLST2
 585 017f 07       		.uleb128 0x7
 586 0180 78020000 		.4byte	.LASF21
 587 0184 01       		.byte	0x1
 588 0185 B9       		.byte	0xb9
 589 0186 6B000000 		.4byte	0x6b
 590 018a 92000000 		.4byte	.LLST3
 591 018e 00       		.byte	0
 592 018f 0B       		.uleb128 0xb
 593 0190 98010000 		.4byte	.LASF22
 594 0194 01       		.byte	0x1
 595 0195 0501     		.2byte	0x105
 596 0197 00000000 		.4byte	.LFB7
 597 019b 1C000000 		.4byte	.LFE7-.LFB7
 598 019f 01       		.uleb128 0x1
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 19


 599 01a0 9C       		.byte	0x9c
 600 01a1 B6010000 		.4byte	0x1b6
 601 01a5 0C       		.uleb128 0xc
 602 01a6 12020000 		.4byte	.LASF24
 603 01aa 01       		.byte	0x1
 604 01ab 0501     		.2byte	0x105
 605 01ad 6B000000 		.4byte	0x6b
 606 01b1 CB000000 		.4byte	.LLST4
 607 01b5 00       		.byte	0
 608 01b6 06       		.uleb128 0x6
 609 01b7 CC010000 		.4byte	.LASF25
 610 01bb 01       		.byte	0x1
 611 01bc 5D       		.byte	0x5d
 612 01bd 00000000 		.4byte	.LFB2
 613 01c1 0A000000 		.4byte	.LFE2-.LFB2
 614 01c5 01       		.uleb128 0x1
 615 01c6 9C       		.byte	0x9c
 616 01c7 DB010000 		.4byte	0x1db
 617 01cb 0D       		.uleb128 0xd
 618 01cc 08000000 		.4byte	.LVL16
 619 01d0 8F010000 		.4byte	0x18f
 620 01d4 0E       		.uleb128 0xe
 621 01d5 01       		.uleb128 0x1
 622 01d6 50       		.byte	0x50
 623 01d7 01       		.uleb128 0x1
 624 01d8 30       		.byte	0x30
 625 01d9 00       		.byte	0
 626 01da 00       		.byte	0
 627 01db 06       		.uleb128 0x6
 628 01dc 83000000 		.4byte	.LASF26
 629 01e0 01       		.byte	0x1
 630 01e1 2B       		.byte	0x2b
 631 01e2 00000000 		.4byte	.LFB0
 632 01e6 1C000000 		.4byte	.LFE0-.LFB0
 633 01ea 01       		.uleb128 0x1
 634 01eb 9C       		.byte	0x9c
 635 01ec 03020000 		.4byte	0x203
 636 01f0 08       		.uleb128 0x8
 637 01f1 0C000000 		.4byte	.LVL17
 638 01f5 B6010000 		.4byte	0x1b6
 639 01f9 08       		.uleb128 0x8
 640 01fa 16000000 		.4byte	.LVL18
 641 01fe E2000000 		.4byte	0xe2
 642 0202 00       		.byte	0
 643 0203 0F       		.uleb128 0xf
 644 0204 B4010000 		.4byte	.LASF36
 645 0208 01       		.byte	0x1
 646 0209 1A01     		.2byte	0x11a
 647 020b 6B000000 		.4byte	0x6b
 648 020f 00000000 		.4byte	.LFB8
 649 0213 10000000 		.4byte	.LFE8-.LFB8
 650 0217 01       		.uleb128 0x1
 651 0218 9C       		.byte	0x9c
 652 0219 0B       		.uleb128 0xb
 653 021a 0A030000 		.4byte	.LASF27
 654 021e 01       		.byte	0x1
 655 021f 2E01     		.2byte	0x12e
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 20


 656 0221 00000000 		.4byte	.LFB9
 657 0225 0C000000 		.4byte	.LFE9-.LFB9
 658 0229 01       		.uleb128 0x1
 659 022a 9C       		.byte	0x9c
 660 022b 3E020000 		.4byte	0x23e
 661 022f 10       		.uleb128 0x10
 662 0230 22020000 		.4byte	.LASF28
 663 0234 01       		.byte	0x1
 664 0235 2E01     		.2byte	0x12e
 665 0237 6B000000 		.4byte	0x6b
 666 023b 01       		.uleb128 0x1
 667 023c 50       		.byte	0x50
 668 023d 00       		.byte	0
 669 023e 11       		.uleb128 0x11
 670 023f E3010000 		.4byte	.LASF30
 671 0243 01       		.byte	0x1
 672 0244 8701     		.2byte	0x187
 673 0246 6B000000 		.4byte	0x6b
 674 024a 00000000 		.4byte	.LFB10
 675 024e 24000000 		.4byte	.LFE10-.LFB10
 676 0252 01       		.uleb128 0x1
 677 0253 9C       		.byte	0x9c
 678 0254 76020000 		.4byte	0x276
 679 0258 12       		.uleb128 0x12
 680 0259 78020000 		.4byte	.LASF21
 681 025d 01       		.byte	0x1
 682 025e 8901     		.2byte	0x189
 683 0260 6B000000 		.4byte	0x6b
 684 0264 01       		.uleb128 0x1
 685 0265 50       		.byte	0x50
 686 0266 0D       		.uleb128 0xd
 687 0267 0E000000 		.4byte	.LVL20
 688 026b 57010000 		.4byte	0x157
 689 026f 0E       		.uleb128 0xe
 690 0270 01       		.uleb128 0x1
 691 0271 50       		.byte	0x50
 692 0272 01       		.uleb128 0x1
 693 0273 32       		.byte	0x32
 694 0274 00       		.byte	0
 695 0275 00       		.byte	0
 696 0276 13       		.uleb128 0x13
 697 0277 70000000 		.4byte	.LASF37
 698 027b 01       		.byte	0x1
 699 027c 13       		.byte	0x13
 700 027d 6B000000 		.4byte	0x6b
 701 0281 05       		.uleb128 0x5
 702 0282 03       		.byte	0x3
 703 0283 00000000 		.4byte	ShiftReg_1_initVar
 704 0287 14       		.uleb128 0x14
 705 0288 2C020000 		.4byte	.LASF31
 706 028c 2C020000 		.4byte	.LASF31
 707 0290 03       		.byte	0x3
 708 0291 7D       		.byte	0x7d
 709 0292 14       		.uleb128 0x14
 710 0293 62020000 		.4byte	.LASF32
 711 0297 62020000 		.4byte	.LASF32
 712 029b 03       		.byte	0x3
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 21


 713 029c 7E       		.byte	0x7e
 714 029d 00       		.byte	0
 715              		.section	.debug_abbrev,"",%progbits
 716              	.Ldebug_abbrev0:
 717 0000 01       		.uleb128 0x1
 718 0001 11       		.uleb128 0x11
 719 0002 01       		.byte	0x1
 720 0003 25       		.uleb128 0x25
 721 0004 0E       		.uleb128 0xe
 722 0005 13       		.uleb128 0x13
 723 0006 0B       		.uleb128 0xb
 724 0007 03       		.uleb128 0x3
 725 0008 0E       		.uleb128 0xe
 726 0009 1B       		.uleb128 0x1b
 727 000a 0E       		.uleb128 0xe
 728 000b 55       		.uleb128 0x55
 729 000c 17       		.uleb128 0x17
 730 000d 11       		.uleb128 0x11
 731 000e 01       		.uleb128 0x1
 732 000f 10       		.uleb128 0x10
 733 0010 17       		.uleb128 0x17
 734 0011 00       		.byte	0
 735 0012 00       		.byte	0
 736 0013 02       		.uleb128 0x2
 737 0014 24       		.uleb128 0x24
 738 0015 00       		.byte	0
 739 0016 0B       		.uleb128 0xb
 740 0017 0B       		.uleb128 0xb
 741 0018 3E       		.uleb128 0x3e
 742 0019 0B       		.uleb128 0xb
 743 001a 03       		.uleb128 0x3
 744 001b 0E       		.uleb128 0xe
 745 001c 00       		.byte	0
 746 001d 00       		.byte	0
 747 001e 03       		.uleb128 0x3
 748 001f 24       		.uleb128 0x24
 749 0020 00       		.byte	0
 750 0021 0B       		.uleb128 0xb
 751 0022 0B       		.uleb128 0xb
 752 0023 3E       		.uleb128 0x3e
 753 0024 0B       		.uleb128 0xb
 754 0025 03       		.uleb128 0x3
 755 0026 08       		.uleb128 0x8
 756 0027 00       		.byte	0
 757 0028 00       		.byte	0
 758 0029 04       		.uleb128 0x4
 759 002a 16       		.uleb128 0x16
 760 002b 00       		.byte	0
 761 002c 03       		.uleb128 0x3
 762 002d 0E       		.uleb128 0xe
 763 002e 3A       		.uleb128 0x3a
 764 002f 0B       		.uleb128 0xb
 765 0030 3B       		.uleb128 0x3b
 766 0031 05       		.uleb128 0x5
 767 0032 49       		.uleb128 0x49
 768 0033 13       		.uleb128 0x13
 769 0034 00       		.byte	0
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 22


 770 0035 00       		.byte	0
 771 0036 05       		.uleb128 0x5
 772 0037 35       		.uleb128 0x35
 773 0038 00       		.byte	0
 774 0039 49       		.uleb128 0x49
 775 003a 13       		.uleb128 0x13
 776 003b 00       		.byte	0
 777 003c 00       		.byte	0
 778 003d 06       		.uleb128 0x6
 779 003e 2E       		.uleb128 0x2e
 780 003f 01       		.byte	0x1
 781 0040 3F       		.uleb128 0x3f
 782 0041 19       		.uleb128 0x19
 783 0042 03       		.uleb128 0x3
 784 0043 0E       		.uleb128 0xe
 785 0044 3A       		.uleb128 0x3a
 786 0045 0B       		.uleb128 0xb
 787 0046 3B       		.uleb128 0x3b
 788 0047 0B       		.uleb128 0xb
 789 0048 27       		.uleb128 0x27
 790 0049 19       		.uleb128 0x19
 791 004a 11       		.uleb128 0x11
 792 004b 01       		.uleb128 0x1
 793 004c 12       		.uleb128 0x12
 794 004d 06       		.uleb128 0x6
 795 004e 40       		.uleb128 0x40
 796 004f 18       		.uleb128 0x18
 797 0050 9742     		.uleb128 0x2117
 798 0052 19       		.uleb128 0x19
 799 0053 01       		.uleb128 0x1
 800 0054 13       		.uleb128 0x13
 801 0055 00       		.byte	0
 802 0056 00       		.byte	0
 803 0057 07       		.uleb128 0x7
 804 0058 34       		.uleb128 0x34
 805 0059 00       		.byte	0
 806 005a 03       		.uleb128 0x3
 807 005b 0E       		.uleb128 0xe
 808 005c 3A       		.uleb128 0x3a
 809 005d 0B       		.uleb128 0xb
 810 005e 3B       		.uleb128 0x3b
 811 005f 0B       		.uleb128 0xb
 812 0060 49       		.uleb128 0x49
 813 0061 13       		.uleb128 0x13
 814 0062 02       		.uleb128 0x2
 815 0063 17       		.uleb128 0x17
 816 0064 00       		.byte	0
 817 0065 00       		.byte	0
 818 0066 08       		.uleb128 0x8
 819 0067 898201   		.uleb128 0x4109
 820 006a 00       		.byte	0
 821 006b 11       		.uleb128 0x11
 822 006c 01       		.uleb128 0x1
 823 006d 31       		.uleb128 0x31
 824 006e 13       		.uleb128 0x13
 825 006f 00       		.byte	0
 826 0070 00       		.byte	0
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 23


 827 0071 09       		.uleb128 0x9
 828 0072 2E       		.uleb128 0x2e
 829 0073 01       		.byte	0x1
 830 0074 3F       		.uleb128 0x3f
 831 0075 19       		.uleb128 0x19
 832 0076 03       		.uleb128 0x3
 833 0077 0E       		.uleb128 0xe
 834 0078 3A       		.uleb128 0x3a
 835 0079 0B       		.uleb128 0xb
 836 007a 3B       		.uleb128 0x3b
 837 007b 0B       		.uleb128 0xb
 838 007c 27       		.uleb128 0x27
 839 007d 19       		.uleb128 0x19
 840 007e 49       		.uleb128 0x49
 841 007f 13       		.uleb128 0x13
 842 0080 11       		.uleb128 0x11
 843 0081 01       		.uleb128 0x1
 844 0082 12       		.uleb128 0x12
 845 0083 06       		.uleb128 0x6
 846 0084 40       		.uleb128 0x40
 847 0085 18       		.uleb128 0x18
 848 0086 9742     		.uleb128 0x2117
 849 0088 19       		.uleb128 0x19
 850 0089 01       		.uleb128 0x1
 851 008a 13       		.uleb128 0x13
 852 008b 00       		.byte	0
 853 008c 00       		.byte	0
 854 008d 0A       		.uleb128 0xa
 855 008e 05       		.uleb128 0x5
 856 008f 00       		.byte	0
 857 0090 03       		.uleb128 0x3
 858 0091 0E       		.uleb128 0xe
 859 0092 3A       		.uleb128 0x3a
 860 0093 0B       		.uleb128 0xb
 861 0094 3B       		.uleb128 0x3b
 862 0095 0B       		.uleb128 0xb
 863 0096 49       		.uleb128 0x49
 864 0097 13       		.uleb128 0x13
 865 0098 02       		.uleb128 0x2
 866 0099 17       		.uleb128 0x17
 867 009a 00       		.byte	0
 868 009b 00       		.byte	0
 869 009c 0B       		.uleb128 0xb
 870 009d 2E       		.uleb128 0x2e
 871 009e 01       		.byte	0x1
 872 009f 3F       		.uleb128 0x3f
 873 00a0 19       		.uleb128 0x19
 874 00a1 03       		.uleb128 0x3
 875 00a2 0E       		.uleb128 0xe
 876 00a3 3A       		.uleb128 0x3a
 877 00a4 0B       		.uleb128 0xb
 878 00a5 3B       		.uleb128 0x3b
 879 00a6 05       		.uleb128 0x5
 880 00a7 27       		.uleb128 0x27
 881 00a8 19       		.uleb128 0x19
 882 00a9 11       		.uleb128 0x11
 883 00aa 01       		.uleb128 0x1
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 24


 884 00ab 12       		.uleb128 0x12
 885 00ac 06       		.uleb128 0x6
 886 00ad 40       		.uleb128 0x40
 887 00ae 18       		.uleb128 0x18
 888 00af 9742     		.uleb128 0x2117
 889 00b1 19       		.uleb128 0x19
 890 00b2 01       		.uleb128 0x1
 891 00b3 13       		.uleb128 0x13
 892 00b4 00       		.byte	0
 893 00b5 00       		.byte	0
 894 00b6 0C       		.uleb128 0xc
 895 00b7 05       		.uleb128 0x5
 896 00b8 00       		.byte	0
 897 00b9 03       		.uleb128 0x3
 898 00ba 0E       		.uleb128 0xe
 899 00bb 3A       		.uleb128 0x3a
 900 00bc 0B       		.uleb128 0xb
 901 00bd 3B       		.uleb128 0x3b
 902 00be 05       		.uleb128 0x5
 903 00bf 49       		.uleb128 0x49
 904 00c0 13       		.uleb128 0x13
 905 00c1 02       		.uleb128 0x2
 906 00c2 17       		.uleb128 0x17
 907 00c3 00       		.byte	0
 908 00c4 00       		.byte	0
 909 00c5 0D       		.uleb128 0xd
 910 00c6 898201   		.uleb128 0x4109
 911 00c9 01       		.byte	0x1
 912 00ca 11       		.uleb128 0x11
 913 00cb 01       		.uleb128 0x1
 914 00cc 31       		.uleb128 0x31
 915 00cd 13       		.uleb128 0x13
 916 00ce 00       		.byte	0
 917 00cf 00       		.byte	0
 918 00d0 0E       		.uleb128 0xe
 919 00d1 8A8201   		.uleb128 0x410a
 920 00d4 00       		.byte	0
 921 00d5 02       		.uleb128 0x2
 922 00d6 18       		.uleb128 0x18
 923 00d7 9142     		.uleb128 0x2111
 924 00d9 18       		.uleb128 0x18
 925 00da 00       		.byte	0
 926 00db 00       		.byte	0
 927 00dc 0F       		.uleb128 0xf
 928 00dd 2E       		.uleb128 0x2e
 929 00de 00       		.byte	0
 930 00df 3F       		.uleb128 0x3f
 931 00e0 19       		.uleb128 0x19
 932 00e1 03       		.uleb128 0x3
 933 00e2 0E       		.uleb128 0xe
 934 00e3 3A       		.uleb128 0x3a
 935 00e4 0B       		.uleb128 0xb
 936 00e5 3B       		.uleb128 0x3b
 937 00e6 05       		.uleb128 0x5
 938 00e7 27       		.uleb128 0x27
 939 00e8 19       		.uleb128 0x19
 940 00e9 49       		.uleb128 0x49
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 25


 941 00ea 13       		.uleb128 0x13
 942 00eb 11       		.uleb128 0x11
 943 00ec 01       		.uleb128 0x1
 944 00ed 12       		.uleb128 0x12
 945 00ee 06       		.uleb128 0x6
 946 00ef 40       		.uleb128 0x40
 947 00f0 18       		.uleb128 0x18
 948 00f1 9742     		.uleb128 0x2117
 949 00f3 19       		.uleb128 0x19
 950 00f4 00       		.byte	0
 951 00f5 00       		.byte	0
 952 00f6 10       		.uleb128 0x10
 953 00f7 05       		.uleb128 0x5
 954 00f8 00       		.byte	0
 955 00f9 03       		.uleb128 0x3
 956 00fa 0E       		.uleb128 0xe
 957 00fb 3A       		.uleb128 0x3a
 958 00fc 0B       		.uleb128 0xb
 959 00fd 3B       		.uleb128 0x3b
 960 00fe 05       		.uleb128 0x5
 961 00ff 49       		.uleb128 0x49
 962 0100 13       		.uleb128 0x13
 963 0101 02       		.uleb128 0x2
 964 0102 18       		.uleb128 0x18
 965 0103 00       		.byte	0
 966 0104 00       		.byte	0
 967 0105 11       		.uleb128 0x11
 968 0106 2E       		.uleb128 0x2e
 969 0107 01       		.byte	0x1
 970 0108 3F       		.uleb128 0x3f
 971 0109 19       		.uleb128 0x19
 972 010a 03       		.uleb128 0x3
 973 010b 0E       		.uleb128 0xe
 974 010c 3A       		.uleb128 0x3a
 975 010d 0B       		.uleb128 0xb
 976 010e 3B       		.uleb128 0x3b
 977 010f 05       		.uleb128 0x5
 978 0110 27       		.uleb128 0x27
 979 0111 19       		.uleb128 0x19
 980 0112 49       		.uleb128 0x49
 981 0113 13       		.uleb128 0x13
 982 0114 11       		.uleb128 0x11
 983 0115 01       		.uleb128 0x1
 984 0116 12       		.uleb128 0x12
 985 0117 06       		.uleb128 0x6
 986 0118 40       		.uleb128 0x40
 987 0119 18       		.uleb128 0x18
 988 011a 9742     		.uleb128 0x2117
 989 011c 19       		.uleb128 0x19
 990 011d 01       		.uleb128 0x1
 991 011e 13       		.uleb128 0x13
 992 011f 00       		.byte	0
 993 0120 00       		.byte	0
 994 0121 12       		.uleb128 0x12
 995 0122 34       		.uleb128 0x34
 996 0123 00       		.byte	0
 997 0124 03       		.uleb128 0x3
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 26


 998 0125 0E       		.uleb128 0xe
 999 0126 3A       		.uleb128 0x3a
 1000 0127 0B       		.uleb128 0xb
 1001 0128 3B       		.uleb128 0x3b
 1002 0129 05       		.uleb128 0x5
 1003 012a 49       		.uleb128 0x49
 1004 012b 13       		.uleb128 0x13
 1005 012c 02       		.uleb128 0x2
 1006 012d 18       		.uleb128 0x18
 1007 012e 00       		.byte	0
 1008 012f 00       		.byte	0
 1009 0130 13       		.uleb128 0x13
 1010 0131 34       		.uleb128 0x34
 1011 0132 00       		.byte	0
 1012 0133 03       		.uleb128 0x3
 1013 0134 0E       		.uleb128 0xe
 1014 0135 3A       		.uleb128 0x3a
 1015 0136 0B       		.uleb128 0xb
 1016 0137 3B       		.uleb128 0x3b
 1017 0138 0B       		.uleb128 0xb
 1018 0139 49       		.uleb128 0x49
 1019 013a 13       		.uleb128 0x13
 1020 013b 3F       		.uleb128 0x3f
 1021 013c 19       		.uleb128 0x19
 1022 013d 02       		.uleb128 0x2
 1023 013e 18       		.uleb128 0x18
 1024 013f 00       		.byte	0
 1025 0140 00       		.byte	0
 1026 0141 14       		.uleb128 0x14
 1027 0142 2E       		.uleb128 0x2e
 1028 0143 00       		.byte	0
 1029 0144 3F       		.uleb128 0x3f
 1030 0145 19       		.uleb128 0x19
 1031 0146 3C       		.uleb128 0x3c
 1032 0147 19       		.uleb128 0x19
 1033 0148 6E       		.uleb128 0x6e
 1034 0149 0E       		.uleb128 0xe
 1035 014a 03       		.uleb128 0x3
 1036 014b 0E       		.uleb128 0xe
 1037 014c 3A       		.uleb128 0x3a
 1038 014d 0B       		.uleb128 0xb
 1039 014e 3B       		.uleb128 0x3b
 1040 014f 0B       		.uleb128 0xb
 1041 0150 00       		.byte	0
 1042 0151 00       		.byte	0
 1043 0152 00       		.byte	0
 1044              		.section	.debug_loc,"",%progbits
 1045              	.Ldebug_loc0:
 1046              	.LLST0:
 1047 0000 06000000 		.4byte	.LVL0
 1048 0004 13000000 		.4byte	.LVL1-1
 1049 0008 0100     		.2byte	0x1
 1050 000a 50       		.byte	0x50
 1051 000b 00000000 		.4byte	0
 1052 000f 00000000 		.4byte	0
 1053              	.LLST1:
 1054 0013 06000000 		.4byte	.LVL3
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 27


 1055 0017 13000000 		.4byte	.LVL4-1
 1056 001b 0100     		.2byte	0x1
 1057 001d 50       		.byte	0x50
 1058 001e 00000000 		.4byte	0
 1059 0022 00000000 		.4byte	0
 1060              	.LLST2:
 1061 0026 00000000 		.4byte	.LVL6
 1062 002a 14000000 		.4byte	.LVL7
 1063 002e 0100     		.2byte	0x1
 1064 0030 50       		.byte	0x50
 1065 0031 14000000 		.4byte	.LVL7
 1066 0035 16000000 		.4byte	.LVL8
 1067 0039 0400     		.2byte	0x4
 1068 003b F3       		.byte	0xf3
 1069 003c 01       		.uleb128 0x1
 1070 003d 50       		.byte	0x50
 1071 003e 9F       		.byte	0x9f
 1072 003f 16000000 		.4byte	.LVL8
 1073 0043 18000000 		.4byte	.LVL9
 1074 0047 0100     		.2byte	0x1
 1075 0049 50       		.byte	0x50
 1076 004a 18000000 		.4byte	.LVL9
 1077 004e 1A000000 		.4byte	.LVL10
 1078 0052 0400     		.2byte	0x4
 1079 0054 F3       		.byte	0xf3
 1080 0055 01       		.uleb128 0x1
 1081 0056 50       		.byte	0x50
 1082 0057 9F       		.byte	0x9f
 1083 0058 1A000000 		.4byte	.LVL10
 1084 005c 1C000000 		.4byte	.LVL11
 1085 0060 0100     		.2byte	0x1
 1086 0062 50       		.byte	0x50
 1087 0063 1C000000 		.4byte	.LVL11
 1088 0067 1E000000 		.4byte	.LVL12
 1089 006b 0400     		.2byte	0x4
 1090 006d F3       		.byte	0xf3
 1091 006e 01       		.uleb128 0x1
 1092 006f 50       		.byte	0x50
 1093 0070 9F       		.byte	0x9f
 1094 0071 1E000000 		.4byte	.LVL12
 1095 0075 20000000 		.4byte	.LVL13
 1096 0079 0100     		.2byte	0x1
 1097 007b 50       		.byte	0x50
 1098 007c 20000000 		.4byte	.LVL13
 1099 0080 28000000 		.4byte	.LFE6
 1100 0084 0400     		.2byte	0x4
 1101 0086 F3       		.byte	0xf3
 1102 0087 01       		.uleb128 0x1
 1103 0088 50       		.byte	0x50
 1104 0089 9F       		.byte	0x9f
 1105 008a 00000000 		.4byte	0
 1106 008e 00000000 		.4byte	0
 1107              	.LLST3:
 1108 0092 00000000 		.4byte	.LVL6
 1109 0096 16000000 		.4byte	.LVL8
 1110 009a 0300     		.2byte	0x3
 1111 009c 09       		.byte	0x9
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 28


 1112 009d FE       		.byte	0xfe
 1113 009e 9F       		.byte	0x9f
 1114 009f 16000000 		.4byte	.LVL8
 1115 00a3 1A000000 		.4byte	.LVL10
 1116 00a7 0200     		.2byte	0x2
 1117 00a9 31       		.byte	0x31
 1118 00aa 9F       		.byte	0x9f
 1119 00ab 1A000000 		.4byte	.LVL10
 1120 00af 20000000 		.4byte	.LVL13
 1121 00b3 0300     		.2byte	0x3
 1122 00b5 09       		.byte	0x9
 1123 00b6 FE       		.byte	0xfe
 1124 00b7 9F       		.byte	0x9f
 1125 00b8 20000000 		.4byte	.LVL13
 1126 00bc 28000000 		.4byte	.LFE6
 1127 00c0 0100     		.2byte	0x1
 1128 00c2 50       		.byte	0x50
 1129 00c3 00000000 		.4byte	0
 1130 00c7 00000000 		.4byte	0
 1131              	.LLST4:
 1132 00cb 00000000 		.4byte	.LVL14
 1133 00cf 10000000 		.4byte	.LVL15
 1134 00d3 0100     		.2byte	0x1
 1135 00d5 50       		.byte	0x50
 1136 00d6 10000000 		.4byte	.LVL15
 1137 00da 1C000000 		.4byte	.LFE7
 1138 00de 0400     		.2byte	0x4
 1139 00e0 F3       		.byte	0xf3
 1140 00e1 01       		.uleb128 0x1
 1141 00e2 50       		.byte	0x50
 1142 00e3 9F       		.byte	0x9f
 1143 00e4 00000000 		.4byte	0
 1144 00e8 00000000 		.4byte	0
 1145              		.section	.debug_aranges,"",%progbits
 1146 0000 6C000000 		.4byte	0x6c
 1147 0004 0200     		.2byte	0x2
 1148 0006 00000000 		.4byte	.Ldebug_info0
 1149 000a 04       		.byte	0x4
 1150 000b 00       		.byte	0
 1151 000c 0000     		.2byte	0
 1152 000e 0000     		.2byte	0
 1153 0010 00000000 		.4byte	.LFB4
 1154 0014 1C000000 		.4byte	.LFE4-.LFB4
 1155 0018 00000000 		.4byte	.LFB1
 1156 001c 18000000 		.4byte	.LFE1-.LFB1
 1157 0020 00000000 		.4byte	.LFB5
 1158 0024 1C000000 		.4byte	.LFE5-.LFB5
 1159 0028 00000000 		.4byte	.LFB3
 1160 002c 18000000 		.4byte	.LFE3-.LFB3
 1161 0030 00000000 		.4byte	.LFB6
 1162 0034 28000000 		.4byte	.LFE6-.LFB6
 1163 0038 00000000 		.4byte	.LFB7
 1164 003c 1C000000 		.4byte	.LFE7-.LFB7
 1165 0040 00000000 		.4byte	.LFB2
 1166 0044 0A000000 		.4byte	.LFE2-.LFB2
 1167 0048 00000000 		.4byte	.LFB0
 1168 004c 1C000000 		.4byte	.LFE0-.LFB0
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 29


 1169 0050 00000000 		.4byte	.LFB8
 1170 0054 10000000 		.4byte	.LFE8-.LFB8
 1171 0058 00000000 		.4byte	.LFB9
 1172 005c 0C000000 		.4byte	.LFE9-.LFB9
 1173 0060 00000000 		.4byte	.LFB10
 1174 0064 24000000 		.4byte	.LFE10-.LFB10
 1175 0068 00000000 		.4byte	0
 1176 006c 00000000 		.4byte	0
 1177              		.section	.debug_ranges,"",%progbits
 1178              	.Ldebug_ranges0:
 1179 0000 00000000 		.4byte	.LFB4
 1180 0004 1C000000 		.4byte	.LFE4
 1181 0008 00000000 		.4byte	.LFB1
 1182 000c 18000000 		.4byte	.LFE1
 1183 0010 00000000 		.4byte	.LFB5
 1184 0014 1C000000 		.4byte	.LFE5
 1185 0018 00000000 		.4byte	.LFB3
 1186 001c 18000000 		.4byte	.LFE3
 1187 0020 00000000 		.4byte	.LFB6
 1188 0024 28000000 		.4byte	.LFE6
 1189 0028 00000000 		.4byte	.LFB7
 1190 002c 1C000000 		.4byte	.LFE7
 1191 0030 00000000 		.4byte	.LFB2
 1192 0034 0A000000 		.4byte	.LFE2
 1193 0038 00000000 		.4byte	.LFB0
 1194 003c 1C000000 		.4byte	.LFE0
 1195 0040 00000000 		.4byte	.LFB8
 1196 0044 10000000 		.4byte	.LFE8
 1197 0048 00000000 		.4byte	.LFB9
 1198 004c 0C000000 		.4byte	.LFE9
 1199 0050 00000000 		.4byte	.LFB10
 1200 0054 24000000 		.4byte	.LFE10
 1201 0058 00000000 		.4byte	0
 1202 005c 00000000 		.4byte	0
 1203              		.section	.debug_line,"",%progbits
 1204              	.Ldebug_line0:
 1205 0000 31010000 		.section	.debug_str,"MS",%progbits,1
 1205      02005200 
 1205      00000201 
 1205      FB0E0D00 
 1205      01010101 
 1206              	.LASF35:
 1207 0000 433A5C55 		.ascii	"C:\\Users\\Marcus Gasberg\\Documents\\PSoC Creator\\"
 1207      73657273 
 1207      5C4D6172 
 1207      63757320 
 1207      47617362 
 1208 002f 50726F6A 		.ascii	"Projects\\BeerPongTable_LED_Demo\\Design01.cydsn\000"
 1208      65637473 
 1208      5C426565 
 1208      72506F6E 
 1208      67546162 
 1209              	.LASF17:
 1210 005e 53686966 		.ascii	"ShiftReg_1_Enable\000"
 1210      74526567 
 1210      5F315F45 
 1210      6E61626C 
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 30


 1210      6500
 1211              	.LASF37:
 1212 0070 53686966 		.ascii	"ShiftReg_1_initVar\000"
 1212      74526567 
 1212      5F315F69 
 1212      6E697456 
 1212      617200
 1213              	.LASF26:
 1214 0083 53686966 		.ascii	"ShiftReg_1_Start\000"
 1214      74526567 
 1214      5F315F53 
 1214      74617274 
 1214      00
 1215              	.LASF3:
 1216 0094 73686F72 		.ascii	"short unsigned int\000"
 1216      7420756E 
 1216      7369676E 
 1216      65642069 
 1216      6E7400
 1217              	.LASF34:
 1218 00a7 47656E65 		.ascii	"Generated_Source\\PSoC5\\ShiftReg_1.c\000"
 1218      72617465 
 1218      645F536F 
 1218      75726365 
 1218      5C50536F 
 1219              	.LASF9:
 1220 00cb 666C6F61 		.ascii	"float\000"
 1220      7400
 1221              	.LASF7:
 1222 00d1 6C6F6E67 		.ascii	"long long unsigned int\000"
 1222      206C6F6E 
 1222      6720756E 
 1222      7369676E 
 1222      65642069 
 1223              	.LASF1:
 1224 00e8 756E7369 		.ascii	"unsigned char\000"
 1224      676E6564 
 1224      20636861 
 1224      7200
 1225              	.LASF33:
 1226 00f6 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1226      43313120 
 1226      352E342E 
 1226      31203230 
 1226      31363036 
 1227 0129 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1227      20726576 
 1227      6973696F 
 1227      6E203233 
 1227      37373135 
 1228 015c 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1228      66756E63 
 1228      74696F6E 
 1228      2D736563 
 1228      74696F6E 
 1229              	.LASF13:
 1230 0184 72656738 		.ascii	"reg8\000"
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 31


 1230      00
 1231              	.LASF19:
 1232 0189 696E7465 		.ascii	"interruptState\000"
 1232      72727570 
 1232      74537461 
 1232      746500
 1233              	.LASF22:
 1234 0198 53686966 		.ascii	"ShiftReg_1_SetIntMode\000"
 1234      74526567 
 1234      5F315F53 
 1234      6574496E 
 1234      744D6F64 
 1235              	.LASF12:
 1236 01ae 75696E74 		.ascii	"uint8\000"
 1236      3800
 1237              	.LASF36:
 1238 01b4 53686966 		.ascii	"ShiftReg_1_GetIntStatus\000"
 1238      74526567 
 1238      5F315F47 
 1238      6574496E 
 1238      74537461 
 1239              	.LASF25:
 1240 01cc 53686966 		.ascii	"ShiftReg_1_Init\000"
 1240      74526567 
 1240      5F315F49 
 1240      6E697400 
 1241              	.LASF23:
 1242 01dc 6669666F 		.ascii	"fifoId\000"
 1242      496400
 1243              	.LASF30:
 1244 01e3 53686966 		.ascii	"ShiftReg_1_ReadRegValue\000"
 1244      74526567 
 1244      5F315F52 
 1244      65616452 
 1244      65675661 
 1245              	.LASF20:
 1246 01fb 53686966 		.ascii	"ShiftReg_1_Stop\000"
 1246      74526567 
 1246      5F315F53 
 1246      746F7000 
 1247              	.LASF10:
 1248 020b 646F7562 		.ascii	"double\000"
 1248      6C6500
 1249              	.LASF24:
 1250 0212 696E7465 		.ascii	"interruptSource\000"
 1250      72727570 
 1250      74536F75 
 1250      72636500 
 1251              	.LASF28:
 1252 0222 73686966 		.ascii	"shiftData\000"
 1252      74446174 
 1252      6100
 1253              	.LASF31:
 1254 022c 4379456E 		.ascii	"CyEnterCriticalSection\000"
 1254      74657243 
 1254      72697469 
 1254      63616C53 
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 32


 1254      65637469 
 1255              	.LASF5:
 1256 0243 6C6F6E67 		.ascii	"long unsigned int\000"
 1256      20756E73 
 1256      69676E65 
 1256      6420696E 
 1256      7400
 1257              	.LASF8:
 1258 0255 756E7369 		.ascii	"unsigned int\000"
 1258      676E6564 
 1258      20696E74 
 1258      00
 1259              	.LASF32:
 1260 0262 43794578 		.ascii	"CyExitCriticalSection\000"
 1260      69744372 
 1260      69746963 
 1260      616C5365 
 1260      6374696F 
 1261              	.LASF21:
 1262 0278 72657375 		.ascii	"result\000"
 1262      6C7400
 1263              	.LASF15:
 1264 027f 73697A65 		.ascii	"sizetype\000"
 1264      74797065 
 1264      00
 1265              	.LASF6:
 1266 0288 6C6F6E67 		.ascii	"long long int\000"
 1266      206C6F6E 
 1266      6720696E 
 1266      7400
 1267              	.LASF11:
 1268 0296 63686172 		.ascii	"char\000"
 1268      00
 1269              	.LASF2:
 1270 029b 73686F72 		.ascii	"short int\000"
 1270      7420696E 
 1270      7400
 1271              	.LASF16:
 1272 02a5 53686966 		.ascii	"ShiftReg_1_EnableInt\000"
 1272      74526567 
 1272      5F315F45 
 1272      6E61626C 
 1272      65496E74 
 1273              	.LASF18:
 1274 02ba 53686966 		.ascii	"ShiftReg_1_DisableInt\000"
 1274      74526567 
 1274      5F315F44 
 1274      69736162 
 1274      6C65496E 
 1275              	.LASF29:
 1276 02d0 53686966 		.ascii	"ShiftReg_1_GetFIFOStatus\000"
 1276      74526567 
 1276      5F315F47 
 1276      65744649 
 1276      464F5374 
 1277              	.LASF4:
 1278 02e9 6C6F6E67 		.ascii	"long int\000"
ARM GAS  C:\Users\MARCUS~1\AppData\Local\Temp\cc6Pmc1F.s 			page 33


 1278      20696E74 
 1278      00
 1279              	.LASF14:
 1280 02f2 6C6F6E67 		.ascii	"long double\000"
 1280      20646F75 
 1280      626C6500 
 1281              	.LASF0:
 1282 02fe 7369676E 		.ascii	"signed char\000"
 1282      65642063 
 1282      68617200 
 1283              	.LASF27:
 1284 030a 53686966 		.ascii	"ShiftReg_1_WriteRegValue\000"
 1284      74526567 
 1284      5F315F57 
 1284      72697465 
 1284      52656756 
 1285              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
