{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570040559679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570040559686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 13:22:39 2019 " "Processing started: Wed Oct 02 13:22:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570040559686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040559686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Anima -c Anima " "Command: quartus_map --read_settings_files=on --write_settings_files=off Anima -c Anima" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040559686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570040560749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570040560749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinc_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinc_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SINC_VGA-COMP_SYNC_VGA " "Found design unit 1: SINC_VGA-COMP_SYNC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/SINC_VGA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570699 ""} { "Info" "ISGN_ENTITY_NAME" "1 SINC_VGA " "Found entity 1: SINC_VGA" {  } { { "SINC_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/SINC_VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040570699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV_FREC-COMP_DIV_FREC " "Found design unit 1: DIV_FREC-COMP_DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/DIV_FREC.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570703 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV_FREC " "Found entity 1: DIV_FREC" {  } { { "DIV_FREC.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/DIV_FREC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040570703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR_VGA-COMP_CONTROLADOR_VGA " "Found design unit 1: CONTROLADOR_VGA-COMP_CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570707 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR_VGA " "Found entity 1: CONTROLADOR_VGA" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570040570707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040570707 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(32) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(32): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 32 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(33) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(33): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 33 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(34) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(34): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 34 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(35) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(35): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 35 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(36) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(36): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 36 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(37) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(37): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 37 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(38) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(38): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 38 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(39) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(39): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 39 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(40) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(40): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 40 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(41) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(41): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 41 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(42) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(42): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 42 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(43) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(43): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 43 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(44) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(44): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 44 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(45) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(45): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 45 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_ulogic CONTROLADOR_VGA.vhd(46) " "VHDL type mismatch error at CONTROLADOR_VGA.vhd(46): std_ulogic type does not match string literal" {  } { { "CONTROLADOR_VGA.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/AnimacionVGA/CONTROLADOR_VGA.vhd" 46 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1570040570708 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570040570807 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 02 13:22:50 2019 " "Processing ended: Wed Oct 02 13:22:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570040570807 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570040570807 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570040570807 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570040570807 ""}
