<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › tnetv107x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tnetv107x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Texas Instruments TNETV107X SoC Support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Texas Instruments</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed &quot;as is&quot; WITHOUT ANY WARRANTY of any</span>
<span class="cm"> * kind, whether express or implied; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/psc.h&gt;</span>
<span class="cp">#include &lt;mach/cp_intc.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/tnetv107x.h&gt;</span>
<span class="cp">#include &lt;mach/gpio-davinci.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;mux.h&quot;</span>

<span class="cm">/* Base addresses for on-chip devices */</span>
<span class="cp">#define TNETV107X_INTC_BASE			0x03000000</span>
<span class="cp">#define TNETV107X_TIMER0_BASE			0x08086500</span>
<span class="cp">#define TNETV107X_TIMER1_BASE			0x08086600</span>
<span class="cp">#define TNETV107X_CHIP_CFG_BASE			0x08087000</span>
<span class="cp">#define TNETV107X_GPIO_BASE			0x08088000</span>
<span class="cp">#define TNETV107X_CLOCK_CONTROL_BASE		0x0808a000</span>
<span class="cp">#define TNETV107X_PSC_BASE			0x0808b000</span>

<span class="cm">/* Reference clock frequencies */</span>
<span class="cp">#define OSC_FREQ_ONCHIP		(24000 * 1000)</span>
<span class="cp">#define OSC_FREQ_OFFCHIP_SYS	(25000 * 1000)</span>
<span class="cp">#define OSC_FREQ_OFFCHIP_ETH	(25000 * 1000)</span>
<span class="cp">#define OSC_FREQ_OFFCHIP_TDM	(19200 * 1000)</span>

<span class="cp">#define N_PLLS	3</span>

<span class="cm">/* Clock Control Registers */</span>
<span class="k">struct</span> <span class="n">clk_ctrl_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">pll_bypass</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">_reserved0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">gem_lrst</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">_reserved1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pll_unlock_stat</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sys_unlock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">eth_unlock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">tdm_unlock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* SSPLL Registers */</span>
<span class="k">struct</span> <span class="n">sspll_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">modes</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">post_div</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pre_div</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">mult_factor</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">divider_range</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">bw_divider</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">spr_amount</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">spr_rate_div</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">diag</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Watchdog Timer Registers */</span>
<span class="k">struct</span> <span class="n">wdt_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">kick_lock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">kick</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">change_lock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">change</span> <span class="p">;</span>
	<span class="n">u32</span>	<span class="n">disable_lock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">disable</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">prescale_lock</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">prescale</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ctrl_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">clk_ctrl_regs</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sspll_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">sspll_regs</span><span class="p">[</span><span class="n">N_PLLS</span><span class="p">];</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">sspll_regs_base</span><span class="p">[</span><span class="n">N_PLLS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mh">0xc0</span> <span class="p">};</span>

<span class="cm">/* PLL bypass bit shifts in clk_ctrl_regs-&gt;pll_bypass register */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">bypass_mask</span><span class="p">[</span><span class="n">N_PLLS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">};</span>

<span class="cm">/* offchip (external) reference clock frequencies */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">pll_ext_freq</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">OSC_FREQ_OFFCHIP_SYS</span><span class="p">,</span>
	<span class="n">OSC_FREQ_OFFCHIP_TDM</span><span class="p">,</span>
	<span class="n">OSC_FREQ_OFFCHIP_ETH</span>
<span class="p">};</span>

<span class="cm">/* PSC control registers */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">psc_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">TNETV107X_PSC_BASE</span> <span class="p">};</span>

<span class="cm">/* Host map for interrupt controller */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">intc_host_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x01010000</span><span class="p">,</span> <span class="mh">0x01010101</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span> <span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clk_sspll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">);</span>

<span class="cm">/* Level 1 - the PLLs */</span>
<span class="cp">#define define_pll_clk(cname, pll, divmask, base)	\</span>
<span class="cp">	static struct pll_data pll_##cname##_data = {	\</span>
<span class="cp">		.num		= pll,			\</span>
<span class="cp">		.div_ratio_mask	= divmask,		\</span>
<span class="cp">		.phys_base	= base +		\</span>
<span class="cp">			TNETV107X_CLOCK_CONTROL_BASE,	\</span>
<span class="cp">	};						\</span>
<span class="cp">	static struct clk pll_##cname##_clk = {		\</span>
<span class="cp">		.name		= &quot;pll_&quot; #cname &quot;_clk&quot;,	\</span>
<span class="cp">		.pll_data	= &amp;pll_##cname##_data,	\</span>
<span class="cp">		.flags		= CLK_PLL,		\</span>
<span class="cp">		.recalc		= clk_sspll_recalc,	\</span>
<span class="cp">	}</span>

<span class="n">define_pll_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1ff</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">);</span>
<span class="n">define_pll_clk</span><span class="p">(</span><span class="n">tdm</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0ff</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">);</span>
<span class="n">define_pll_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mh">0x0ff</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">);</span>

<span class="cm">/* Level 2 - divided outputs from the PLLs */</span>
<span class="cp">#define define_pll_div_clk(pll, cname, div)			\</span>
<span class="cp">	static struct clk pll##_##cname##_clk = {		\</span>
<span class="cp">		.name		= #pll &quot;_&quot; #cname &quot;_clk&quot;,	\</span>
<span class="cp">		.parent		= &amp;pll_##pll##_clk,		\</span>
<span class="cp">		.flags		= CLK_PLL,			\</span>
<span class="cp">		.div_reg	= PLLDIV##div,			\</span>
<span class="cp">		.set_rate	= davinci_set_sysclk_rate,	\</span>
<span class="cp">	}</span>

<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">arm1176</span><span class="p">,</span>	<span class="mi">1</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">dsp</span><span class="p">,</span>		<span class="mi">2</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">ddr</span><span class="p">,</span>		<span class="mi">3</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">full</span><span class="p">,</span>		<span class="mi">4</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">lcd</span><span class="p">,</span>		<span class="mi">5</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">vlynq_ref</span><span class="p">,</span>	<span class="mi">6</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">tsc</span><span class="p">,</span>		<span class="mi">7</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">sys</span><span class="p">,</span> <span class="n">half</span><span class="p">,</span>		<span class="mi">8</span><span class="p">);</span>

<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">5</span><span class="n">mhz</span><span class="p">,</span>		<span class="mi">1</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">50</span><span class="n">mhz</span><span class="p">,</span>		<span class="mi">2</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">125</span><span class="n">mhz</span><span class="p">,</span>		<span class="mi">3</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">250</span><span class="n">mhz</span><span class="p">,</span>		<span class="mi">4</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">eth</span><span class="p">,</span> <span class="mi">25</span><span class="n">mhz</span><span class="p">,</span>		<span class="mi">5</span><span class="p">);</span>

<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">tdm</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>		<span class="mi">1</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">tdm</span><span class="p">,</span> <span class="n">extra</span><span class="p">,</span>		<span class="mi">2</span><span class="p">);</span>
<span class="n">define_pll_div_clk</span><span class="p">(</span><span class="n">tdm</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>		<span class="mi">3</span><span class="p">);</span>


<span class="cm">/* Level 3 - LPSC gated clocks */</span>
<span class="cp">#define __lpsc_clk(cname, _parent, mod, flg)		\</span>
<span class="cp">	static struct clk clk_##cname = {		\</span>
<span class="cp">		.name		= #cname,		\</span>
<span class="cp">		.parent		= &amp;_parent,		\</span>
<span class="cp">		.lpsc		= TNETV107X_LPSC_##mod,\</span>
<span class="cp">		.flags		= flg,			\</span>
<span class="cp">	}</span>

<span class="cp">#define lpsc_clk_enabled(cname, parent, mod)		\</span>
<span class="cp">	__lpsc_clk(cname, parent, mod, ALWAYS_ENABLED)</span>

<span class="cp">#define lpsc_clk(cname, parent, mod)			\</span>
<span class="cp">	__lpsc_clk(cname, parent, mod, 0)</span>

<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">arm</span><span class="p">,</span>		<span class="n">sys_arm1176_clk</span><span class="p">,</span> <span class="n">ARM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">gem</span><span class="p">,</span>		<span class="n">sys_dsp_clk</span><span class="p">,</span>	<span class="n">GEM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">ddr2_phy</span><span class="p">,</span>	<span class="n">sys_ddr_clk</span><span class="p">,</span>	<span class="n">DDR2_PHY</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">tpcc</span><span class="p">,</span>		<span class="n">sys_full_clk</span><span class="p">,</span>	<span class="n">TPCC</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">tptc0</span><span class="p">,</span>		<span class="n">sys_full_clk</span><span class="p">,</span>	<span class="n">TPTC0</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">tptc1</span><span class="p">,</span>		<span class="n">sys_full_clk</span><span class="p">,</span>	<span class="n">TPTC1</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">ram</span><span class="p">,</span>		<span class="n">sys_full_clk</span><span class="p">,</span>	<span class="n">RAM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">aemif</span><span class="p">,</span>		<span class="n">sys_full_clk</span><span class="p">,</span>	<span class="n">AEMIF</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">chipcfg</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">CHIP_CFG</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">rom</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">ROM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">secctl</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">SECCTL</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">keymgr</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">KEYMGR</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">GPIO</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">debugss</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">DEBUGSS</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">system</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">SYSTEM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">ddr2_vrst</span><span class="p">,</span>	<span class="n">sys_ddr_clk</span><span class="p">,</span>	<span class="n">DDR2_EMIF1_VRST</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">ddr2_vctl_rst</span><span class="p">,</span>	<span class="n">sys_ddr_clk</span><span class="p">,</span>	<span class="n">DDR2_EMIF2_VCTL_RST</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">wdt_arm</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">WDT_ARM</span><span class="p">);</span>
<span class="n">lpsc_clk_enabled</span><span class="p">(</span><span class="n">timer1</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>	<span class="n">TIMER1</span><span class="p">);</span>

<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">mbx_lite</span><span class="p">,</span>	<span class="n">sys_arm1176_clk</span><span class="p">,</span>	<span class="n">MBX_LITE</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">ethss</span><span class="p">,</span>		<span class="n">eth_125mhz_clk</span><span class="p">,</span>		<span class="n">ETHSS</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">tsc</span><span class="p">,</span>		<span class="n">sys_tsc_clk</span><span class="p">,</span>		<span class="n">TSC</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">uart0</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">UART0</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">UART1</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">UART2</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">pktsec</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">PKTSEC</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">keypad</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">KEYPAD</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">mdio</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">MDIO</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">sdio0</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">SDIO0</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">sdio1</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">SDIO1</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">timer0</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">TIMER0</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">wdt_dsp</span><span class="p">,</span>	<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">WDT_DSP</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">ssp</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">SSP</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">tdm0</span><span class="p">,</span>		<span class="n">tdm_0_clk</span><span class="p">,</span>		<span class="n">TDM0</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">tdm1</span><span class="p">,</span>		<span class="n">tdm_1_clk</span><span class="p">,</span>		<span class="n">TDM1</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">vlynq</span><span class="p">,</span>		<span class="n">sys_vlynq_ref_clk</span><span class="p">,</span>	<span class="n">VLYNQ</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">mcdma</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">MCDMA</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">usbss</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">USBSS</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">usb0</span><span class="p">,</span>		<span class="n">clk_usbss</span><span class="p">,</span>		<span class="n">USB0</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">usb1</span><span class="p">,</span>		<span class="n">clk_usbss</span><span class="p">,</span>		<span class="n">USB1</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">ethss_rgmii</span><span class="p">,</span>	<span class="n">eth_250mhz_clk</span><span class="p">,</span>		<span class="n">ETHSS_RGMII</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">imcop</span><span class="p">,</span>		<span class="n">sys_dsp_clk</span><span class="p">,</span>		<span class="n">IMCOP</span><span class="p">);</span>
<span class="n">lpsc_clk</span><span class="p">(</span><span class="n">spare</span><span class="p">,</span>		<span class="n">sys_half_clk</span><span class="p">,</span>		<span class="n">SPARE</span><span class="p">);</span>

<span class="cm">/* LCD needs a full power down to clear controller state */</span>
<span class="n">__lpsc_clk</span><span class="p">(</span><span class="n">lcd</span><span class="p">,</span> <span class="n">sys_lcd_clk</span><span class="p">,</span> <span class="n">LCD</span><span class="p">,</span> <span class="n">PSC_SWRSTDISABLE</span><span class="p">);</span>


<span class="cm">/* Level 4 - leaf clocks for LPSC modules shared across drivers */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_rng</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rng&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pktsec</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_pka</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pka&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_pktsec</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;pll_sys_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pll_sys_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;pll_eth_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pll_eth_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;pll_tdm_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">pll_tdm_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_arm1176_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_arm1176_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_dsp_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_dsp_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_ddr_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_ddr_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_full_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_full_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_lcd_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_lcd_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_vlynq_ref_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">sys_vlynq_ref_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_tsc_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_tsc_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;sys_half_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">sys_half_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;eth_5mhz_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">eth_5mhz_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;eth_50mhz_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eth_50mhz_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;eth_125mhz_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eth_125mhz_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;eth_250mhz_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eth_250mhz_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;eth_25mhz_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">eth_25mhz_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;tdm_0_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">tdm_0_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;tdm_extra_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">tdm_extra_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;tdm_1_clk&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">tdm_1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_arm&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_arm</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_gem&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_gem</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ddr2_phy&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_ddr2_phy</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_tpcc&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_tpcc</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_tptc0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_tptc0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_tptc1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_tptc1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ram&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_ram</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_mbx_lite&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_mbx_lite</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x-fb.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_lcd</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ethss&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_ethss</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;aemif&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_aemif</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_chipcfg&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_chipcfg</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x-ts.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_tsc</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_rom&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_rom</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;uart2&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart2</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_pktsec&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_pktsec</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x-rng.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_rng</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x-pka.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_pka</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_secctl&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_secctl</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_keymgr&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_keymgr</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x-keypad.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_keypad</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_gpio&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_gpio</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_mdio&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_mdio</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_sdio0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;uart0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;uart1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_uart1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;timer0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_timer0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;timer1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_timer1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;tnetv107x_wdt.0&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_wdt_arm</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_wdt_dsp&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_wdt_dsp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;ti-ssp&quot;</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_ssp</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_tdm0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_tdm0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_vlynq&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_vlynq</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_mcdma&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_mcdma</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_usbss&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_usbss</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_usb0&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_usb0</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_usb1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_usb1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_tdm1&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_tdm1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_debugss&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_debugss</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ethss_rgmii&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_ethss_rgmii</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_system&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_system</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_imcop&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_imcop</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_spare&quot;</span><span class="p">,</span>		<span class="o">&amp;</span><span class="n">clk_spare</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;davinci_mmc.1&quot;</span><span class="p">,</span>	<span class="nb">NULL</span><span class="p">,</span>			<span class="o">&amp;</span><span class="n">clk_sdio1</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ddr2_vrst&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_ddr2_vrst</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="s">&quot;clk_ddr2_vctl_rst&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">clk_ddr2_vctl_rst</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>		<span class="nb">NULL</span><span class="p">,</span>			<span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">mux_config</span> <span class="n">pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_DAVINCI_MUX</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A00</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO32</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A01</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO33</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A02</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO34</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A03</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO35</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A04</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO36</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A05</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO37</span><span class="p">,</span>		<span class="mi">0</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A06</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO38</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A07</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO39</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A08</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO40</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A09</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO41</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A10</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO42</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A11</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">BOOT_STRP_0</span><span class="p">,</span>		<span class="mi">1</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A12</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">BOOT_STRP_1</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A13</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO43</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A14</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO44</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A15</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO45</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A16</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO46</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A17</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO47</span><span class="p">,</span>		<span class="mi">2</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A18</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO48</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA3_0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A19</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO49</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA2_0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A20</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO50</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA1_0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A21</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO51</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA0_0</span><span class="p">,</span>	<span class="mi">3</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A22</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO52</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_CMD_0</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_A23</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO53</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_CLK_0</span><span class="p">,</span>		<span class="mi">3</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_BA_1</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO54</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SYS_PLL_CLK</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_CS0</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_CS1</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_CS2</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM_PLL_CLK</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_CS3</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ETH_PHY_CLK</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D00</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO55</span><span class="p">,</span>		<span class="mi">4</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D01</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO56</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D02</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO57</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D03</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO58</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D04</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO59_0</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D05</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO60_0</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D06</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO61_0</span><span class="p">,</span>		<span class="mi">5</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D07</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO62_0</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D08</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO63_0</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D09</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO64_0</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D10</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA3_1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D11</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA2_1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D12</span><span class="p">,</span>		<span class="mi">6</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA1_1</span><span class="p">,</span>	<span class="mi">6</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D13</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_DATA0_1</span><span class="p">,</span>	<span class="mi">7</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D14</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_CMD_1</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_D15</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO1_CLK_1</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_OE</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">BOOT_STRP_2</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_RNW</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO29_0</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_WAIT</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO30_0</span><span class="p">,</span>		<span class="mi">7</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_WE</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">BOOT_STRP_3</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_WE_DQM0</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO31</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD17_0</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_WE_DQM1</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_BA0_0</span><span class="p">,</span>		<span class="mi">8</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">VLYNQ_CLK</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO14</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD19_0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">VLYNQ_RXD0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO15</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD20_0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">VLYNQ_RXD1</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO16</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD21_0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">VLYNQ_TXD0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO17</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD22_0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">VLYNQ_TXD1</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO18</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD23_0</span><span class="p">,</span>		<span class="mi">9</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_CLK</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO19</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_CMD</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO20</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_DATA0</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO21</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_DATA1</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO22</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_DATA2</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO23</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SDIO0_DATA3</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO24</span><span class="p">,</span>		<span class="mi">10</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">EMU0</span><span class="p">,</span>		<span class="mi">11</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">EMU1</span><span class="p">,</span>		<span class="mi">11</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">RTCK</span><span class="p">,</span>		<span class="mi">12</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TRST_N</span><span class="p">,</span>		<span class="mi">12</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TCK</span><span class="p">,</span>			<span class="mi">12</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDI</span><span class="p">,</span>			<span class="mi">12</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDO</span><span class="p">,</span>			<span class="mi">12</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TMS</span><span class="p">,</span>			<span class="mi">12</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM1_CLK</span><span class="p">,</span>		<span class="mi">13</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM1_RX</span><span class="p">,</span>		<span class="mi">13</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM1_TX</span><span class="p">,</span>		<span class="mi">13</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM1_FS</span><span class="p">,</span>		<span class="mi">13</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R0</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R1</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R2</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R3</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R4</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R5</span><span class="p">,</span>		<span class="mi">14</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R6</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO12</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_R7</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO10</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C0</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C1</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C2</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C3</span><span class="p">,</span>		<span class="mi">15</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C4</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C5</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C6</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO13</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TEST_CLK_IN</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">KEYPAD_C7</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO11</span><span class="p">,</span>		<span class="mi">16</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP0_0</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SCC_DCLK</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD20_1</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP0_1</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SCC_CS_N</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD21_1</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP0_2</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SCC_D</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD22_1</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP0_3</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SCC_RESETN</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD23_1</span><span class="p">,</span>		<span class="mi">17</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP1_0</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO25</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART2_CTS</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP1_1</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO26</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART2_RD</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP1_2</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO27</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART2_RTS</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">SSP1_3</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO28</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART2_TD</span><span class="p">,</span>		<span class="mi">18</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART0_CTS</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART0_RD</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART0_RTS</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART0_TD</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART1_RD</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">UART1_TD</span><span class="p">,</span>		<span class="mi">19</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_AC_NCS</span><span class="p">,</span>		<span class="mi">20</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_HSYNC_RNW</span><span class="p">,</span>	<span class="mi">20</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_VSYNC_A0</span><span class="p">,</span>	<span class="mi">20</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_MCLK</span><span class="p">,</span>		<span class="mi">20</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD16_0</span><span class="p">,</span>		<span class="mi">20</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PCLK_E</span><span class="p">,</span>		<span class="mi">20</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD00</span><span class="p">,</span>		<span class="mi">20</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD01</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD02</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD03</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD04</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD05</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD06</span><span class="p">,</span>		<span class="mi">21</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD07</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD08</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO59_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD09</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO60_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD10</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ASR_BA0_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO61_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD11</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO62_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD12</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO63_1</span><span class="p">,</span>		<span class="mi">22</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD13</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO64_1</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD14</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO29_1</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD15</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO30_1</span><span class="p">,</span>		<span class="mi">23</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">EINT0</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO08</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">EINT1</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO09</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO00</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD20_2</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM_CLK_IN_2</span><span class="p">,</span>	<span class="mi">24</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO01</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD21_2</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="mi">24</span><span class="n">M_CLK_OUT_1</span><span class="p">,</span>	<span class="mi">24</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO02</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD22_2</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO03</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD23_2</span><span class="p">,</span>		<span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO04</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD16_1</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">USB0_RXERR</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO05</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD17_1</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM_CLK_IN_1</span><span class="p">,</span>	<span class="mi">25</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO06</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD18</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="mi">24</span><span class="n">M_CLK_OUT_2</span><span class="p">,</span>	<span class="mi">25</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">GPIO07</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">LCD_PD19_1</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">USB1_RXERR</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">ETH_PLL_CLK</span><span class="p">,</span>		<span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">MDIO</span><span class="p">,</span>		<span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">MDC</span><span class="p">,</span>			<span class="mi">26</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">AIC_MUTE_STAT_N</span><span class="p">,</span>	<span class="mi">26</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM0_CLK</span><span class="p">,</span>		<span class="mi">26</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">AIC_HNS_EN_N</span><span class="p">,</span>	<span class="mi">26</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM0_FS</span><span class="p">,</span>		<span class="mi">26</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">AIC_HDS_EN_STAT_N</span><span class="p">,</span>	<span class="mi">26</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM0_TX</span><span class="p">,</span>		<span class="mi">26</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">AIC_HNF_EN_STAT_N</span><span class="p">,</span>	<span class="mi">26</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
	<span class="n">MUX_CFG</span><span class="p">(</span><span class="n">TNETV107X</span><span class="p">,</span> <span class="n">TDM0_RX</span><span class="p">,</span>		<span class="mi">26</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="nb">false</span><span class="p">)</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/* FIQ are pri 0-1; otherwise 2-7, with 7 lowest priority */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="n">irq_prios</span><span class="p">[</span><span class="n">TNETV107X_N_CP_INTC_IRQ</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* fill in default priority 7 */</span>
	<span class="p">[</span><span class="mi">0</span> <span class="p">...</span> <span class="p">(</span><span class="n">TNETV107X_N_CP_INTC_IRQ</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)]</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="cm">/* now override as needed, e.g. [xxx] = 5 */</span>
<span class="p">};</span>

<span class="cm">/* Contents of JTAG ID register used to identify exact cpu type */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_id</span> <span class="n">ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb8a1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_TNETV107X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tnetv107x rev 1.0&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">variant</span>	<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">part_no</span>	<span class="o">=</span> <span class="mh">0xb8a1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">manufacturer</span>	<span class="o">=</span> <span class="mh">0x017</span><span class="p">,</span>
		<span class="p">.</span><span class="n">cpu_id</span>		<span class="o">=</span> <span class="n">DAVINCI_CPU_ID_TNETV107X</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tnetv107x rev 1.1/1.2&quot;</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_timer_instance</span> <span class="n">timer_instance</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>		<span class="o">=</span> <span class="n">TNETV107X_TIMER0_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bottom_irq</span>	<span class="o">=</span> <span class="n">IRQ_TNETV107X_TIMER_0_TINT12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">top_irq</span>	<span class="o">=</span> <span class="n">IRQ_TNETV107X_TIMER_0_TINT34</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>		<span class="o">=</span> <span class="n">TNETV107X_TIMER1_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bottom_irq</span>	<span class="o">=</span> <span class="n">IRQ_TNETV107X_TIMER_1_TINT12</span><span class="p">,</span>
		<span class="p">.</span><span class="n">top_irq</span>	<span class="o">=</span> <span class="n">IRQ_TNETV107X_TIMER_1_TINT34</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_timer_info</span> <span class="n">timer_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">timers</span>		<span class="o">=</span> <span class="n">timer_instance</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_id</span>	<span class="o">=</span> <span class="n">T0_BOT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_id</span>	<span class="o">=</span> <span class="n">T0_TOP</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * TNETV107X platforms do not use the static mappings from Davinci</span>
<span class="cm"> * IO_PHYS/IO_VIRT. This SOC&#39;s interesting MMRs are at different addresses,</span>
<span class="cm"> * and changing IO_PHYS would break away from existing Davinci SOCs.</span>
<span class="cm"> *</span>
<span class="cm"> * The primary impact of the current model is that IO_ADDRESS() is not to be</span>
<span class="cm"> * used to map registers on TNETV107X.</span>
<span class="cm"> *</span>
<span class="cm"> * 1.	The first chunk is for INTC:  This needs to be mapped in via iotable</span>
<span class="cm"> *	because ioremap() does not seem to be operational at the time when</span>
<span class="cm"> *	irqs are initialized.  Without this, consistent dma init bombs.</span>
<span class="cm"> *</span>
<span class="cm"> * 2.	The second chunk maps in register areas that need to be populated into</span>
<span class="cm"> *	davinci_soc_info.  Note that alignment restrictions come into play if</span>
<span class="cm"> *	low-level debug is enabled (see note in &lt;mach/tnetv107x.h&gt;).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">io_desc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* INTC */</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">IO_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">TNETV107X_INTC_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">SZ_16K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* Most of the rest */</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="n">TNETV107X_IO_VIRT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">TNETV107X_IO_BASE</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="n">IO_SIZE</span> <span class="o">-</span> <span class="n">SZ_1M</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">clk_sspll_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span>		<span class="n">pll</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">mult</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">prediv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">postdiv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ref</span> <span class="o">=</span> <span class="n">OSC_FREQ_ONCHIP</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk_ctrl_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tmp</span><span class="p">;</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">TNETV107X_CLOCK_CONTROL_BASE</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">WARN</span><span class="p">(</span><span class="o">!</span><span class="n">tmp</span><span class="p">,</span> <span class="s">&quot;failed ioremap for clock control regs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">?</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">pll</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">pll</span> <span class="o">&lt;</span> <span class="n">N_PLLS</span><span class="p">;</span> <span class="n">pll</span><span class="o">++</span><span class="p">)</span>
			<span class="n">sspll_regs</span><span class="p">[</span><span class="n">pll</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="n">sspll_regs_base</span><span class="p">[</span><span class="n">pll</span><span class="p">];</span>

		<span class="n">clk_ctrl_regs</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="o">-&gt;</span><span class="n">num</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_ctrl_regs</span><span class="o">-&gt;</span><span class="n">pll_bypass</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">bypass_mask</span><span class="p">[</span><span class="n">pll</span><span class="p">]))</span> <span class="p">{</span>
		<span class="n">mult</span>	<span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspll_regs</span><span class="p">[</span><span class="n">pll</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mult_factor</span><span class="p">);</span>
		<span class="n">prediv</span>	<span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspll_regs</span><span class="p">[</span><span class="n">pll</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">pre_div</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">postdiv</span>	<span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspll_regs</span><span class="p">[</span><span class="n">pll</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">post_div</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PLLCTL_CLKMODE</span><span class="p">)</span>
		<span class="n">ref</span> <span class="o">=</span> <span class="n">pll_ext_freq</span><span class="p">[</span><span class="n">pll</span><span class="p">];</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="o">-&gt;</span><span class="n">input_rate</span> <span class="o">=</span> <span class="n">ref</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">pll_data</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">PLLCTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">PLLCTL_PLLEN</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ref</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ref</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mult</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">+=</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">ref</span> <span class="o">*</span> <span class="n">mult</span><span class="p">)</span> <span class="o">/</span> <span class="mi">256</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">/=</span> <span class="p">(</span><span class="n">prediv</span> <span class="o">*</span> <span class="n">postdiv</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tnetv107x_watchdog_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wdt_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>

	<span class="cm">/* disable watchdog */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x7777</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xcccc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xdddd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">);</span>

	<span class="cm">/* program prescale */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x5a5a</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">prescale_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xa5a5</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">prescale_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">prescale</span><span class="p">);</span>

	<span class="cm">/* program countdown */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x6666</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">change_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xbbbb</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">change_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">change</span><span class="p">);</span>

	<span class="cm">/* enable watchdog */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x7777</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xcccc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xdddd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">disable</span><span class="p">);</span>

	<span class="cm">/* kick */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0x5555</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">kick_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mh">0xaaaa</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">kick_lock</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">kick</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">tnetv107x_restart</span><span class="p">(</span><span class="kt">char</span> <span class="n">mode</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">tnetv107x_watchdog_reset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tnetv107x_wdt_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">davinci_soc_info</span> <span class="n">tnetv107x_soc_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">io_desc</span>		<span class="o">=</span> <span class="n">io_desc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_desc_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">io_desc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ids</span>			<span class="o">=</span> <span class="n">ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ids_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ids</span><span class="p">),</span>
	<span class="p">.</span><span class="n">jtag_id_reg</span>		<span class="o">=</span> <span class="n">TNETV107X_CHIP_CFG_BASE</span> <span class="o">+</span> <span class="mh">0x018</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_clks</span>		<span class="o">=</span> <span class="n">clks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases</span>		<span class="o">=</span> <span class="n">psc_regs</span><span class="p">,</span>
	<span class="p">.</span><span class="n">psc_bases_num</span>		<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">psc_regs</span><span class="p">),</span>
	<span class="p">.</span><span class="n">pinmux_base</span>		<span class="o">=</span> <span class="n">TNETV107X_CHIP_CFG_BASE</span> <span class="o">+</span> <span class="mh">0x150</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins</span>		<span class="o">=</span> <span class="n">pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pinmux_pins_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">intc_type</span>		<span class="o">=</span> <span class="n">DAVINCI_INTC_TYPE_CP_INTC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_base</span>		<span class="o">=</span> <span class="n">TNETV107X_INTC_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_prios</span>		<span class="o">=</span> <span class="n">irq_prios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_irq_num</span>		<span class="o">=</span> <span class="n">TNETV107X_N_CP_INTC_IRQ</span><span class="p">,</span>
	<span class="p">.</span><span class="n">intc_host_map</span>		<span class="o">=</span> <span class="n">intc_host_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_base</span>		<span class="o">=</span> <span class="n">TNETV107X_GPIO_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_type</span>		<span class="o">=</span> <span class="n">GPIO_TYPE_TNETV107X</span><span class="p">,</span>
	<span class="p">.</span><span class="n">gpio_num</span>		<span class="o">=</span> <span class="n">TNETV107X_N_GPIO</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_info</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">timer_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">serial_dev</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">tnetv107x_serial_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">tnetv107x_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">davinci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tnetv107x_soc_info</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
