

================================================================
== Vivado HLS Report for 'myFuncAccel4'
================================================================
* Date:           Wed Nov 20 15:27:09 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accel4_float
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.974|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  431|  431|  431|  431|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  429|  429|        34|          4|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    453|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1458|   3083|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    509|    -|
|Register         |        0|      -|    2303|    416|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    3761|   4461|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       3|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                    |                    Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4  |myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel4_fcmp_32ns_32ns_1_2_1_U9            |myFuncAccel4_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U5   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U6   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U7   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U8   |myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                           |                                             |        0|     20| 1458| 3083|    0|
    +------------------------------------------------+---------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln53_1_fu_532_p2              |     +    |      0|  0|  10|           2|           2|
    |add_ln53_2_fu_544_p2              |     +    |      0|  0|  12|           3|           3|
    |add_ln53_fu_526_p2                |     +    |      0|  0|  10|           2|           2|
    |i_fu_303_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln53_1_fu_369_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_2_fu_413_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_3_fu_418_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_4_fu_462_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_5_fu_467_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_6_fu_511_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_7_fu_516_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln53_fu_364_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_00001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state35_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_629                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_634                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_639                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_644                  |    and   |      0|  0|   2|           1|           1|
    |my_input1_0_load_A                |    and   |      0|  0|   2|           1|           1|
    |my_input1_0_load_B                |    and   |      0|  0|   2|           1|           1|
    |my_output_1_load_A                |    and   |      0|  0|   2|           1|           1|
    |my_output_1_load_B                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_298_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln53_1_fu_352_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln53_2_fu_318_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln53_3_fu_292_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln53_4_fu_395_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln53_5_fu_401_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln53_6_fu_444_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln53_7_fu_450_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln53_8_fu_493_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln53_9_fu_499_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln53_fu_346_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln57_fu_550_p2               |   icmp   |      0|  0|   9|           3|           4|
    |my_input1_0_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |my_output_1_state_cmp_full        |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state36                  |    or    |      0|  0|   2|           1|           1|
    |or_ln53_1_fu_324_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln53_2_fu_407_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln53_3_fu_456_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln53_4_fu_505_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln53_fu_358_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_tmp_3_0_3_fu_556_p3             |  select  |      0|  0|  32|           1|           1|
    |p_tmp_3_1_3_fu_564_p3             |  select  |      0|  0|  32|           1|           1|
    |p_tmp_3_2_3_fu_571_p3             |  select  |      0|  0|  32|           1|           1|
    |p_tmp_3_3_3_fu_578_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 453|         270|          99|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter8       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_233_p4  |   9|          2|   32|         64|
    |grp_fu_240_p0                 |  27|          5|   32|        160|
    |grp_fu_240_p1                 |  27|          5|   32|        160|
    |grp_fu_245_p0                 |  27|          5|   32|        160|
    |grp_fu_245_p1                 |  27|          5|   32|        160|
    |grp_fu_250_p0                 |  27|          5|   32|        160|
    |grp_fu_250_p1                 |  27|          5|   32|        160|
    |grp_fu_255_p0                 |  27|          5|   32|        160|
    |grp_fu_255_p1                 |  27|          5|   32|        160|
    |grp_fu_260_p0                 |  27|          5|   32|        160|
    |grp_fu_265_p0                 |  27|          5|   32|        160|
    |grp_fu_270_p0                 |  27|          5|   32|        160|
    |grp_fu_275_p0                 |  27|          5|   32|        160|
    |grp_fu_280_p0                 |  27|          5|   32|        160|
    |i_1_reg_229                   |   9|          2|   32|         64|
    |my_input1_0_data_out          |   9|          2|   32|         64|
    |my_input1_0_state             |  15|          3|    2|          6|
    |my_input1_TDATA_blk_n         |   9|          2|    1|          2|
    |my_output_1_data_in           |  27|          5|   32|        160|
    |my_output_1_data_out          |   9|          2|   32|         64|
    |my_output_1_state             |  15|          3|    2|          6|
    |my_output_TDATA_blk_n         |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 509|         97|  584|       2521|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln53_1_reg_922               |   2|   0|    2|          0|
    |add_ln53_reg_917                 |   2|   0|    2|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |   1|   0|    1|          0|
    |i_1_reg_229                      |  32|   0|   32|          0|
    |i_reg_689                        |  32|   0|   32|          0|
    |icmp_ln34_reg_685                |   1|   0|    1|          0|
    |my_input1_0_payload_A            |  32|   0|   32|          0|
    |my_input1_0_payload_B            |  32|   0|   32|          0|
    |my_input1_0_sel_rd               |   1|   0|    1|          0|
    |my_input1_0_sel_wr               |   1|   0|    1|          0|
    |my_input1_0_state                |   2|   0|    2|          0|
    |my_output_1_payload_A            |  32|   0|   32|          0|
    |my_output_1_payload_B            |  32|   0|   32|          0|
    |my_output_1_sel_rd               |   1|   0|    1|          0|
    |my_output_1_sel_wr               |   1|   0|    1|          0|
    |my_output_1_state                |   2|   0|    2|          0|
    |p_tmp_3_1_3_reg_932              |  32|   0|   32|          0|
    |p_tmp_3_2_3_reg_937              |  32|   0|   32|          0|
    |p_tmp_3_3_3_reg_942              |  32|   0|   32|          0|
    |tmp_2_0_1_reg_754                |  32|   0|   32|          0|
    |tmp_2_0_2_reg_774                |  32|   0|   32|          0|
    |tmp_2_0_3_reg_794                |  32|   0|   32|          0|
    |tmp_2_1_1_reg_759                |  32|   0|   32|          0|
    |tmp_2_1_2_reg_779                |  32|   0|   32|          0|
    |tmp_2_1_3_reg_799                |  32|   0|   32|          0|
    |tmp_2_1_reg_739                  |  32|   0|   32|          0|
    |tmp_2_2_1_reg_764                |  32|   0|   32|          0|
    |tmp_2_2_2_reg_784                |  32|   0|   32|          0|
    |tmp_2_2_3_reg_804                |  32|   0|   32|          0|
    |tmp_2_2_reg_744                  |  32|   0|   32|          0|
    |tmp_2_3_1_reg_769                |  32|   0|   32|          0|
    |tmp_2_3_2_reg_789                |  32|   0|   32|          0|
    |tmp_2_3_3_reg_809                |  32|   0|   32|          0|
    |tmp_2_3_reg_749                  |  32|   0|   32|          0|
    |tmp_2_reg_734                    |  32|   0|   32|          0|
    |tmp_3_0_1_reg_834                |  32|   0|   32|          0|
    |tmp_3_0_2_reg_854                |  32|   0|   32|          0|
    |tmp_3_0_3_reg_874                |  32|   0|   32|          0|
    |tmp_3_0_3_reg_874_pp0_iter6_reg  |  32|   0|   32|          0|
    |tmp_3_1_1_reg_839                |  32|   0|   32|          0|
    |tmp_3_1_2_reg_859                |  32|   0|   32|          0|
    |tmp_3_1_3_reg_881                |  32|   0|   32|          0|
    |tmp_3_1_3_reg_881_pp0_iter6_reg  |  32|   0|   32|          0|
    |tmp_3_1_reg_819                  |  32|   0|   32|          0|
    |tmp_3_2_1_reg_844                |  32|   0|   32|          0|
    |tmp_3_2_2_reg_864                |  32|   0|   32|          0|
    |tmp_3_2_3_reg_888                |  32|   0|   32|          0|
    |tmp_3_2_3_reg_888_pp0_iter6_reg  |  32|   0|   32|          0|
    |tmp_3_2_reg_824                  |  32|   0|   32|          0|
    |tmp_3_3_1_reg_849                |  32|   0|   32|          0|
    |tmp_3_3_2_reg_869                |  32|   0|   32|          0|
    |tmp_3_3_3_reg_895                |  32|   0|   32|          0|
    |tmp_3_3_3_reg_895_pp0_iter6_reg  |  32|   0|   32|          0|
    |tmp_3_3_reg_829                  |  32|   0|   32|          0|
    |tmp_3_reg_814                    |  32|   0|   32|          0|
    |tmp_5_reg_902                    |   1|   0|    1|          0|
    |tmp_8_reg_907                    |   1|   0|    1|          0|
    |tmp_s_reg_912                    |   1|   0|    1|          0|
    |icmp_ln34_reg_685                |  64|  32|    1|          0|
    |tmp_2_0_1_reg_754                |  64|  32|   32|          0|
    |tmp_2_0_2_reg_774                |  64|  32|   32|          0|
    |tmp_2_0_3_reg_794                |  64|  32|   32|          0|
    |tmp_2_1_1_reg_759                |  64|  32|   32|          0|
    |tmp_2_1_2_reg_779                |  64|  32|   32|          0|
    |tmp_2_1_3_reg_799                |  64|  32|   32|          0|
    |tmp_2_2_1_reg_764                |  64|  32|   32|          0|
    |tmp_2_2_2_reg_784                |  64|  32|   32|          0|
    |tmp_2_2_3_reg_804                |  64|  32|   32|          0|
    |tmp_2_3_1_reg_769                |  64|  32|   32|          0|
    |tmp_2_3_2_reg_789                |  64|  32|   32|          0|
    |tmp_2_3_3_reg_809                |  64|  32|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |2303| 416| 1856|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_done           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | myFuncAccel4 | return value |
|size              |  in |   32|  ap_stable |     size     |    scalar    |
|dim               |  in |   32|  ap_stable |      dim     |    scalar    |
|threshold         |  in |   32|  ap_stable |   threshold  |    scalar    |
|data0_0           |  in |   32|  ap_stable |    data0_0   |    pointer   |
|data0_1           |  in |   32|  ap_stable |    data0_1   |    pointer   |
|data0_2           |  in |   32|  ap_stable |    data0_2   |    pointer   |
|data0_3           |  in |   32|  ap_stable |    data0_3   |    pointer   |
|data0_4           |  in |   32|  ap_stable |    data0_4   |    pointer   |
|data0_5           |  in |   32|  ap_stable |    data0_5   |    pointer   |
|data0_6           |  in |   32|  ap_stable |    data0_6   |    pointer   |
|data0_7           |  in |   32|  ap_stable |    data0_7   |    pointer   |
|data0_8           |  in |   32|  ap_stable |    data0_8   |    pointer   |
|data0_9           |  in |   32|  ap_stable |    data0_9   |    pointer   |
|data0_10          |  in |   32|  ap_stable |   data0_10   |    pointer   |
|data0_11          |  in |   32|  ap_stable |   data0_11   |    pointer   |
|data0_12          |  in |   32|  ap_stable |   data0_12   |    pointer   |
|data0_13          |  in |   32|  ap_stable |   data0_13   |    pointer   |
|data0_14          |  in |   32|  ap_stable |   data0_14   |    pointer   |
|data0_15          |  in |   32|  ap_stable |   data0_15   |    pointer   |
|my_input1_TDATA   |  in |   32|    axis    |   my_input1  |    pointer   |
|my_input1_TVALID  |  in |    1|    axis    |   my_input1  |    pointer   |
|my_input1_TREADY  | out |    1|    axis    |   my_input1  |    pointer   |
|my_output_TDATA   | out |   32|    axis    |   my_output  |    pointer   |
|my_output_TVALID  | out |    1|    axis    |   my_output  |    pointer   |
|my_output_TREADY  |  in |    1|    axis    |   my_output  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

