R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
T1 <= E0 00 00 F0 Ping2
R1 => E0 00 00 00 Ping1
T1 <= E0 00 02 F0 Ping3
R1 => E0 00 00 00 Ping1
