-- Copyright (C) 2025  Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Altera and sold by Altera or its authorized distributors.  Please
-- refer to the Altera Software License Subscription Agreements 
-- on the Quartus Prime software download page.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

-- DATE "11/05/2025 20:22:47"

-- 
-- Device: Altera EP4CE6E22C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ethernet_switch IS
    PORT (
	MAIN_CLK : IN std_logic;
	RESET : IN std_logic;
	KEY1 : IN std_logic;
	KEY2 : IN std_logic;
	KEY3 : IN std_logic;
	KEY4 : IN std_logic;
	LED1 : OUT std_logic;
	LED2 : OUT std_logic;
	LED3 : OUT std_logic;
	LED4 : OUT std_logic;
	UART_RX : IN std_logic;
	UART_TX : OUT std_logic;
	ETH0_RX : IN std_logic;
	ETH0_TX : OUT std_logic;
	ETH0_TX_EN : OUT std_logic;
	ETH0_LED_GRN : OUT std_logic;
	ETH0_LED_YEL : OUT std_logic;
	ETH1_RX : IN std_logic;
	ETH1_TX : OUT std_logic;
	ETH1_TX_EN : OUT std_logic;
	ETH1_LED_GRN : OUT std_logic;
	ETH1_LED_YEL : OUT std_logic;
	ETH2_RX : IN std_logic;
	ETH2_TX : OUT std_logic;
	ETH2_TX_EN : OUT std_logic;
	ETH2_LED_GRN : OUT std_logic;
	ETH2_LED_YEL : OUT std_logic;
	ETH3_RX : IN std_logic;
	ETH3_TX : OUT std_logic;
	ETH3_TX_EN : OUT std_logic;
	ETH3_LED_GRN : OUT std_logic;
	ETH3_LED_YEL : OUT std_logic;
	ETH4_RX : IN std_logic;
	ETH4_TX : OUT std_logic;
	ETH4_TX_EN : OUT std_logic;
	ETH4_LED_GRN : OUT std_logic;
	ETH4_LED_YEL : OUT std_logic
	);
END ethernet_switch;

-- Design Ports Information
-- KEY1	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY2	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY3	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LED1	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED2	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED3	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED4	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- UART_RX	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- UART_TX	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH0_TX	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH0_TX_EN	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH0_LED_GRN	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH0_LED_YEL	=>  Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH1_TX	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH1_TX_EN	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH1_LED_GRN	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH1_LED_YEL	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH2_RX	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ETH2_TX	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH2_TX_EN	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH2_LED_GRN	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH2_LED_YEL	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH3_RX	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ETH3_TX	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH3_TX_EN	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH3_LED_GRN	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH3_LED_YEL	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH4_RX	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ETH4_TX	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH4_TX_EN	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH4_LED_GRN	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ETH4_LED_YEL	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- MAIN_CLK	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ETH1_RX	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ETH0_RX	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY4	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RESET	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ethernet_switch IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_MAIN_CLK : std_logic;
SIGNAL ww_RESET : std_logic;
SIGNAL ww_KEY1 : std_logic;
SIGNAL ww_KEY2 : std_logic;
SIGNAL ww_KEY3 : std_logic;
SIGNAL ww_KEY4 : std_logic;
SIGNAL ww_LED1 : std_logic;
SIGNAL ww_LED2 : std_logic;
SIGNAL ww_LED3 : std_logic;
SIGNAL ww_LED4 : std_logic;
SIGNAL ww_UART_RX : std_logic;
SIGNAL ww_UART_TX : std_logic;
SIGNAL ww_ETH0_RX : std_logic;
SIGNAL ww_ETH0_TX : std_logic;
SIGNAL ww_ETH0_TX_EN : std_logic;
SIGNAL ww_ETH0_LED_GRN : std_logic;
SIGNAL ww_ETH0_LED_YEL : std_logic;
SIGNAL ww_ETH1_RX : std_logic;
SIGNAL ww_ETH1_TX : std_logic;
SIGNAL ww_ETH1_TX_EN : std_logic;
SIGNAL ww_ETH1_LED_GRN : std_logic;
SIGNAL ww_ETH1_LED_YEL : std_logic;
SIGNAL ww_ETH2_RX : std_logic;
SIGNAL ww_ETH2_TX : std_logic;
SIGNAL ww_ETH2_TX_EN : std_logic;
SIGNAL ww_ETH2_LED_GRN : std_logic;
SIGNAL ww_ETH2_LED_YEL : std_logic;
SIGNAL ww_ETH3_RX : std_logic;
SIGNAL ww_ETH3_TX : std_logic;
SIGNAL ww_ETH3_TX_EN : std_logic;
SIGNAL ww_ETH3_LED_GRN : std_logic;
SIGNAL ww_ETH3_LED_YEL : std_logic;
SIGNAL ww_ETH4_RX : std_logic;
SIGNAL ww_ETH4_TX : std_logic;
SIGNAL ww_ETH4_TX_EN : std_logic;
SIGNAL ww_ETH4_LED_GRN : std_logic;
SIGNAL ww_ETH4_LED_YEL : std_logic;
SIGNAL \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_CLKSELECT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_reset_ctrl|r_resetn~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|decoder|midcapture~q\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|midcapture~q\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|midcapture~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|midcapture~0_combout\ : std_logic;
SIGNAL \KEY1~input_o\ : std_logic;
SIGNAL \KEY2~input_o\ : std_logic;
SIGNAL \KEY3~input_o\ : std_logic;
SIGNAL \UART_RX~input_o\ : std_logic;
SIGNAL \ETH2_RX~input_o\ : std_logic;
SIGNAL \ETH3_RX~input_o\ : std_logic;
SIGNAL \ETH4_RX~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \MAIN_CLK~input_o\ : std_logic;
SIGNAL \c_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[0]~16_combout\ : std_logic;
SIGNAL \RESET~input_o\ : std_logic;
SIGNAL \c_reset_ctrl|btn_sync1~0_combout\ : std_logic;
SIGNAL \c_reset_ctrl|btn_sync1~q\ : std_logic;
SIGNAL \c_reset_ctrl|btn_sync2~q\ : std_logic;
SIGNAL \c_reset_ctrl|process_0~0_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[8]~18_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[0]~17\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[1]~19_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[1]~20\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[2]~21_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[2]~22\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[3]~23_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[3]~24\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[4]~25_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[4]~26\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[5]~27_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[5]~28\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[6]~29_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[6]~30\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[7]~31_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[7]~32\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[8]~33_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[8]~34\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[9]~35_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[9]~36\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[10]~37_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[10]~38\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[11]~39_combout\ : std_logic;
SIGNAL \c_reset_ctrl|Equal0~2_combout\ : std_logic;
SIGNAL \c_reset_ctrl|Equal0~1_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[11]~40\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[12]~41_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[12]~42\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[13]~43_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[13]~44\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[14]~45_combout\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[14]~46\ : std_logic;
SIGNAL \c_reset_ctrl|cnt[15]~47_combout\ : std_logic;
SIGNAL \c_reset_ctrl|Equal0~3_combout\ : std_logic;
SIGNAL \c_reset_ctrl|Equal0~0_combout\ : std_logic;
SIGNAL \c_reset_ctrl|Equal0~4_combout\ : std_logic;
SIGNAL \c_reset_ctrl|btn~0_combout\ : std_logic;
SIGNAL \c_reset_ctrl|btn~q\ : std_logic;
SIGNAL \c_reset_ctrl|last_btn~feeder_combout\ : std_logic;
SIGNAL \c_reset_ctrl|last_btn~q\ : std_logic;
SIGNAL \c_reset_ctrl|r_resetn~0_combout\ : std_logic;
SIGNAL \c_reset_ctrl|r_resetn~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[0]~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[0]~9_combout\ : std_logic;
SIGNAL \c_reset_ctrl|r_resetn~clkctrl_outclk\ : std_logic;
SIGNAL \ETH1_RX~input_o\ : std_logic;
SIGNAL \c_eth1|c_rx|f22|sync~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|f22|sync~q\ : std_logic;
SIGNAL \c_eth1|c_rx|f22|sync2~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|f22|sync2~q\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|manchester_prev~q\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~46_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~45_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~44_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~43_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~42_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~41_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~40_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~39_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~37_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~35_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~33_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf[50]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~31_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal0~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf[16]~58_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~57_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~56_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~55_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~54_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~53_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~52_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~51_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~50_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~49_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~48_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_buf~47_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal1~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[0]~10\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[1]~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[1]~13\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[2]~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[2]~15\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[3]~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[3]~17\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[4]~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[4]~19\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[5]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[5]~21\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout_count[6]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|timeout~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid[2]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|process_0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Add0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|new_mid~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_loc~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_loc~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count[2]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Add2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_loc~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|LessThan0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|LessThan0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|Add2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|mid_count~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|LessThan0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|bit_valid~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|bit_valid~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|bit_valid~q\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[0]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[0]~5\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[1]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[1]~7\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[2]~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[2]~9\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|cnt[3]~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_out~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|decoder|data_out~q\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|sipo|byte_buf~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~45_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~37_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~48_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~40_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~46_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~47_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~39_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~31_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~42_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~41_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~33_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~43_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~35_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~44_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|preamble_detect~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SFD_detect~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SFD_detect~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SIZE_lower~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SIZE_lower~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector4~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[0]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter_en~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[0]~14\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[1]~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[1]~17\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[2]~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[2]~19\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[3]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[3]~21\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[4]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[4]~23\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[5]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[5]~25\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[6]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[6]~27\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[7]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[7]~29\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[8]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[8]~31\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[9]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[9]~33\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[10]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[10]~35\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[11]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[11]~37\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|counter[12]~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|WideNor0~combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SIZE_upper~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|SIZE_upper~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[10]~39\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[11]~40_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~7\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~9\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~11\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~13\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~15\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~17\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~19\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Equal2~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~1\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~3\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~5\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Add0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[11]~41\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[12]~42_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[4]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[4]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|state.IDLE~q\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector0~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector0~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[0]~14\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[1]~17\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[2]~19\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[3]~21\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[4]~23\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[5]~25\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[6]~27\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[7]~29\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[8]~31\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[9]~33\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[10]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[0]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[1]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[1]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[1]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[3]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[2]~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[1]~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~1\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~1_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[6]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[5]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[4]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~3\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~5\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~7\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~3\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~5\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~7\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[0]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~1\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~3\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~19\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~22\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~25\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[9]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[8]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat[7]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~9\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~11\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~13\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~9\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~11\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~13\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~1\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~3\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~5\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~7\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~9\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~11\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~13\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~15\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~17\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~19\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add3~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~1_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~3_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~5_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~7_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~9_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~11_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~13_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~15_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~17_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~19_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan1~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|cnt[0]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|size_lat~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~15\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add1~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~15\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add2~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~1_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~3_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~5_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~7_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~9_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~11_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~13_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~15_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~17_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~19_cout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|LessThan0~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[12]~43\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[13]~44_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[5]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[5]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[13]~45\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[14]~46_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[6]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[6]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[14]~47\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[15]~48_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[7]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[7]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reset~combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|begin_fcs~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|begin_fcs~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|begin_fcs~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|begin_fcs~q\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|final~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|final~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[0]~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[0]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[1]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[1]~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[2]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[2]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf[3]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|data_out[3]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[1]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[6]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[3]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|finalcount~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|finalcount~q\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[20]~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[14]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[10]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[15]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[23]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[21]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[23]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[18]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[17]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[23]~8_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~10_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[28]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[29]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[31]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[25]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[31]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_existing[31]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[27]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[25]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|crc_reg[23]~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|process_0~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|fcs_reg~q\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|state.AXI~q\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|process_0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector0~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector0~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Selector1~2_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|state.CRC~q\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|process_0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~5\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~7_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~8\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~9_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~10\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~12_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~13\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~16\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|Add4~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[0]~12\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[1]~14\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[2]~16\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[3]~18\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[4]~20\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[5]~22\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[6]~24\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[7]~25_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|Selector1~3_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[6]~23_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~16_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[3]~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[2]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~14_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[5]~21_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[4]~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~15_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[1]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[0]~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~13_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~17_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[7]~26\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[8]~28\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[9]~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[8]~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~18_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|fcs_fail~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|fcs_fail~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~35_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\ : std_logic;
SIGNAL \c_eth1|c_rx|addr_reader|axi_en~0_combout\ : std_logic;
SIGNAL \ETH0_RX~input_o\ : std_logic;
SIGNAL \c_eth0|c_rx|f22|sync~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|f22|sync~q\ : std_logic;
SIGNAL \c_eth0|c_rx|f22|sync2~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|f22|sync2~q\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|manchester_prev~q\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[0]~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~45_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~44_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~43_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~42_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~41_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~40_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~39_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~38_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~37_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~35_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~33_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~31_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal0~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf[45]~58_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~57_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~56_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~55_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~54_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~53_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~52_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~51_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~50_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~49_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~48_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~47_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_buf~46_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal1~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[0]~10\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[1]~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[1]~13\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[2]~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[2]~15\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[3]~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[3]~17\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[4]~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[4]~19\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[5]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[5]~21\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout_count[6]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|timeout~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[0]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter_en~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[0]~14\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[1]~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[1]~17\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[2]~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[2]~19\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[3]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[3]~21\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[4]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[4]~23\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[5]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[5]~25\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[6]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[6]~27\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[7]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[7]~29\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[8]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[8]~31\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[9]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[9]~33\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[10]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[10]~35\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[11]~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[11]~37\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|counter[12]~38_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~23_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~18_combout\ : std_logic;
SIGNAL \c_interconnect|last_port~14_combout\ : std_logic;
SIGNAL \c_interconnect|last_port~15_combout\ : std_logic;
SIGNAL \c_interconnect|last_port.PORT_A~q\ : std_logic;
SIGNAL \c_interconnect|active_port~20_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~21_combout\ : std_logic;
SIGNAL \c_interconnect|active_port.PORT_A~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector0~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector0~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|state.IDLE~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~5\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~19\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~22\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~25\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[0]~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SIZE_upper~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SIZE_upper~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|process_0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid[3]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Add0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_loc~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_loc~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_count~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_count[3]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_count~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|LessThan0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|new_mid~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_loc~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Add2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_count~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|LessThan0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|Add2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|mid_count~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|LessThan0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|bit_valid~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|bit_valid~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|bit_valid~q\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[0]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[0]~5\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[1]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[1]~7\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[2]~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[2]~9\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|cnt[3]~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~1\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~3\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~13\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~15\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~17\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~19\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Equal2~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~5\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~7\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~9\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~11\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Add0~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[0]~17\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[1]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[1]~21\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[2]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[2]~23\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[3]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[3]~25\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[4]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[4]~27\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[5]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[5]~29\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[6]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[6]~31\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[7]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[7]~33\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[8]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[8]~35\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[9]~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[9]~37\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[10]~38_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[0]~14\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[1]~17\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[2]~19\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[3]~21\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[4]~23\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[5]~25\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[6]~27\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[7]~29\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[8]~31\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[9]~33\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[10]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[9]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[8]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[7]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[6]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[5]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[4]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[3]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[2]~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[1]~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~1\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~3\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~5\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~7\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~9\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~11\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~13\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~15\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add1~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|size_lat[0]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~1\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~3\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~5\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~7\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~9\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~11\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~13\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~15\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~17\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~19\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add3~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~1_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~3_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~5_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~7_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~9_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~11_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~13_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~15_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~17_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~19_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan1~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~1_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~3\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~5\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~7\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~9\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~11\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~13\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~15\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add2~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~1_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~3_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~5_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~7_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~9_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~11_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~13_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~15_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~17_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~19_cout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|LessThan0~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~8\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~10\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~13\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~16\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~1\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~3\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[0]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[0]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[1]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[1]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|cnt[1]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|process_0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|fcs_fail~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|fcs_fail~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|Selector1~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|Selector1~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|Selector1~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~33_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~31_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|packet_hand~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|packet_hand~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector4~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SIZE_lower~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SIZE_lower~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_out~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|decoder|data_out~q\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|sipo|byte_buf~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~46_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~38_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~45_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~37_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~48_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~40_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~47_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~39_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~31_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~44_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~43_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~35_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~42_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~41_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~33_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|preamble_detect~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SFD_detect~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|SFD_detect~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector5~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|Selector3~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|WideNor0~combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[0]~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[0]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[1]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[1]~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[2]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[2]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[10]~39\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[11]~40_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[3]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[3]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[25]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[31]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[11]~41\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[12]~42_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[4]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[4]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[12]~43\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[13]~44_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[5]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[5]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[13]~45\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[14]~46_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[6]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[6]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[14]~47\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size[15]~48_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf[7]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|pr_FSM|data_out[7]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[29]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[31]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[17]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[18]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal2~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|begin_fcs~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|begin_fcs~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|begin_fcs~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|begin_fcs~q\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|final~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|final~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|final~q\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[1]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[5]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[6]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[14]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[15]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[10]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[23]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[23]~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[23]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[21]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|Equal2~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_existing[31]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|finalcount~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|finalcount~q\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[10]~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~18_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[17]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~7_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|crc_reg[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~20_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|process_0~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|crc|fcs_reg~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|process_0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~8_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~24_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Add4~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[0]~12\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[1]~14\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[2]~16\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[3]~18\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[4]~20\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[5]~22\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[6]~24\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[7]~26\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[8]~28\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[9]~29_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[8]~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[7]~25_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[6]~23_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~12_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[3]~17_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[2]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~10_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[4]~19_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[5]~21_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[1]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[0]~11_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~9_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[9]~30\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf[10]~31_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~27_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~28_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~15_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~16_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state~26_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|state.AXI~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector0~13_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector0~14_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|Selector1~2_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|state.CRC~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|state.CRC~q\ : std_logic;
SIGNAL \c_eth0|c_rx|addr_reader|axi_en~0_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~17_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~16_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~19_combout\ : std_logic;
SIGNAL \c_interconnect|active_port.NO_PORT~q\ : std_logic;
SIGNAL \c_interconnect|active_port~14_combout\ : std_logic;
SIGNAL \c_interconnect|active_port~15_combout\ : std_logic;
SIGNAL \c_interconnect|active_port.PORT_B~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~27_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|Selector1~4_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~33_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~29_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~31_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|packet_hand~0_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|packet_hand~q\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|Selector5~11_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[0]~17\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[1]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[1]~21\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[2]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[2]~23\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[3]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[3]~25\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[4]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[4]~27\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[5]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[5]~29\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[6]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[6]~31\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[7]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[7]~33\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[8]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[8]~35\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[9]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[9]~37\ : std_logic;
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size[10]~38_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[9]~30\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf[10]~31_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~26_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~30_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~19_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state~37_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ : std_logic;
SIGNAL \c_interconnect|Selector26~0_combout\ : std_logic;
SIGNAL \c_interconnect|PA_TX_tvalid_reg~q\ : std_logic;
SIGNAL \c_interconnect|Selector27~0_combout\ : std_logic;
SIGNAL \c_interconnect|PA_TX_tlast_reg~q\ : std_logic;
SIGNAL \c_eth0_rb|Add0~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_we~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_we~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_we~q\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr[2]~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~26_combout\ : std_logic;
SIGNAL \c_interconnect|Selector25~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~7_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~9_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_addr~11_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~35_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len[9]~24_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~25_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~1\ : std_logic;
SIGNAL \c_eth0_rb|Add1~3\ : std_logic;
SIGNAL \c_eth0_rb|Add1~5\ : std_logic;
SIGNAL \c_eth0_rb|Add1~7\ : std_logic;
SIGNAL \c_eth0_rb|Add1~9\ : std_logic;
SIGNAL \c_eth0_rb|Add1~11\ : std_logic;
SIGNAL \c_eth0_rb|Add1~13\ : std_logic;
SIGNAL \c_eth0_rb|Add1~15\ : std_logic;
SIGNAL \c_eth0_rb|Add1~17\ : std_logic;
SIGNAL \c_eth0_rb|Add1~19\ : std_logic;
SIGNAL \c_eth0_rb|Add1~21\ : std_logic;
SIGNAL \c_eth0_rb|Add1~23\ : std_logic;
SIGNAL \c_eth0_rb|Add1~24_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index[7]~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~1\ : std_logic;
SIGNAL \c_eth0_rb|Add2~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~3\ : std_logic;
SIGNAL \c_eth0_rb|Add2~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~5\ : std_logic;
SIGNAL \c_eth0_rb|Add2~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~7\ : std_logic;
SIGNAL \c_eth0_rb|Add2~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~7_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~9\ : std_logic;
SIGNAL \c_eth0_rb|Add2~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~11\ : std_logic;
SIGNAL \c_eth0_rb|Add2~12_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~9_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~13\ : std_logic;
SIGNAL \c_eth0_rb|Add2~15\ : std_logic;
SIGNAL \c_eth0_rb|Add2~16_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~11_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~18_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~17\ : std_logic;
SIGNAL \c_eth0_rb|Add2~18_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~12_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~16_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~7_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_state~q\ : std_logic;
SIGNAL \c_eth0_rb|rd_index[7]~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~14_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~12_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~14_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~19\ : std_logic;
SIGNAL \c_eth0_rb|Add2~20_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~14_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add2~21\ : std_logic;
SIGNAL \c_eth0_rb|Add2~22_combout\ : std_logic;
SIGNAL \c_eth0_rb|rd_index~13_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~22_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add1~20_combout\ : std_logic;
SIGNAL \c_eth0_rb|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~7_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~9_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~11_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~12_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~13_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~14_combout\ : std_logic;
SIGNAL \c_interconnect|Selector24~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~3_combout\ : std_logic;
SIGNAL \c_interconnect|Selector23~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~2_combout\ : std_logic;
SIGNAL \c_interconnect|Selector22~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~8_combout\ : std_logic;
SIGNAL \c_interconnect|Selector21~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~7_combout\ : std_logic;
SIGNAL \c_interconnect|Selector20~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~6_combout\ : std_logic;
SIGNAL \c_interconnect|Selector19~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~5_combout\ : std_logic;
SIGNAL \c_interconnect|Selector18~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_din~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~25_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~21_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~23_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~20_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~22_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~24_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~35\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[8]~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~23_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~22_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~21_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~20_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~24_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~28_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~25_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~26_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~27_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~15_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~16_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~17_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_en~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_en~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|packet_valid~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|packet_valid~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~11_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~30\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[10]~31_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|mem_next_state~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|mem_state~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector4~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|f_first_byte~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|byte_valid~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|byte_valid~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|byte_valid~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|byte_valid~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|state.IDLE~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Add0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Add0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|state.TX~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|process_0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|process_0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[0]~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~29_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~16_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~17\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~18_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|cnt_addr~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~19\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~20_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~38_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~21\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~22_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|cnt_addr~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~23\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~24_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~39_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~25\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~26_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~40_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~27\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~28_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~41_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~29\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~30_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~42_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~31\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~32_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~43_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~33\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~34_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~44_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~35\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~36_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Add0~45_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|cnt_addr~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector8~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector8~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector7~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.IFG~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[1]~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[2]~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[3]~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[4]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[5]~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[6]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[7]~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[8]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[9]~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|addr[10]~9_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~37\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[1]~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~31_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~36\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[2]~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~30_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~38\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[7]~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~32_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|r_packet_length[1]~feeder_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~42\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[3]~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~36_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~41\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[4]~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~35_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~40\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[5]~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~34_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram1~39\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|b_dout_reg[6]~7_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \c_eth0_rb|u_ram|ram0~33_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~1\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~3\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~5\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~7\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~9\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~10_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~10_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~11\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~13\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~15\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector3~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~17_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~19_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~21_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~23_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~25_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~27_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~29_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~12_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Add2~14_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector6~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~16_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~18_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~20_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~33\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|Selector0~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|state.READY~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector0~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector3~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|state.LAST~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|Selector0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\ : std_logic;
SIGNAL \c_eth0_rb|ram_b_addr~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|ram_a_we~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|buffer_valid~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|buffer_valid~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|buffer_valid~q\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~5_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~1\ : std_logic;
SIGNAL \c_eth0_rb|Add0~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~26_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~3\ : std_logic;
SIGNAL \c_eth0_rb|Add0~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~27_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~5\ : std_logic;
SIGNAL \c_eth0_rb|Add0~6_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~28_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~7\ : std_logic;
SIGNAL \c_eth0_rb|Add0~8_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~29_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~9\ : std_logic;
SIGNAL \c_eth0_rb|Add0~10_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~30_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~11\ : std_logic;
SIGNAL \c_eth0_rb|Add0~12_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~31_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len[6]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~13\ : std_logic;
SIGNAL \c_eth0_rb|Add0~14_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~32_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~15\ : std_logic;
SIGNAL \c_eth0_rb|Add0~16_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~33_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~17\ : std_logic;
SIGNAL \c_eth0_rb|Add0~18_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~34_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~19\ : std_logic;
SIGNAL \c_eth0_rb|Add0~21\ : std_logic;
SIGNAL \c_eth0_rb|Add0~22_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_overflow~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_overflow~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_overflow~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_overflow~q\ : std_logic;
SIGNAL \c_eth0_rb|capturing~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|capturing~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|capturing~q\ : std_logic;
SIGNAL \c_eth0_rb|cap_len~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|cap_len[6]~4_combout\ : std_logic;
SIGNAL \c_eth0_rb|Add0~20_combout\ : std_logic;
SIGNAL \c_eth0_rb|stored_len~36_combout\ : std_logic;
SIGNAL \c_eth0_rb|LessThan1~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|LessThan1~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|LessThan1~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~0_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~1_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~2_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~3_combout\ : std_logic;
SIGNAL \c_eth0_rb|out_valid_pipe~q\ : std_logic;
SIGNAL \KEY4~input_o\ : std_logic;
SIGNAL \c_trigger_ctrl|btn_sync1~0_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|btn_sync1~q\ : std_logic;
SIGNAL \c_trigger_ctrl|btn_sync2~feeder_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|btn_sync2~q\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[0]~16_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|process_0~0_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[5]~18_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[0]~17\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[1]~19_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[1]~20\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[2]~21_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[2]~22\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[3]~23_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[3]~24\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[4]~25_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[4]~26\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[5]~27_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[5]~28\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[6]~29_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[6]~30\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[7]~31_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|Equal0~1_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[7]~32\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[8]~33_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[8]~34\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[9]~35_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[9]~36\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[10]~37_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[10]~38\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[11]~39_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|Equal0~2_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[11]~40\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[12]~41_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[12]~42\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[13]~43_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[13]~44\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[14]~45_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[14]~46\ : std_logic;
SIGNAL \c_trigger_ctrl|cnt[15]~47_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|Equal0~3_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|Equal0~0_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|Equal0~4_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|btn~0_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|btn~q\ : std_logic;
SIGNAL \c_trigger_ctrl|last_btn~feeder_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|last_btn~q\ : std_logic;
SIGNAL \c_trigger_ctrl|r_resetn~0_combout\ : std_logic;
SIGNAL \c_trigger_ctrl|r_resetn~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|tx_active~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_pt|tx_active~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~22_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~24_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~26_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~28_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~30_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~32_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~34_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~36_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~38_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~40_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~42_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~44_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~46_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~48_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~50_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~52_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~54_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~56_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~58_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~60_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~61\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter[20]~62_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal1~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[0]~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector3~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~10_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~11_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|bit_out~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|bit_out~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|bit_valid~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_piso_sr|bit_valid~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_mcn_bit_in~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector4~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector4~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|state.TP_IDL~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector2~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector2~6_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector3~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~5_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector3~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector3~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector3~4_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector2~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector1~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|state.TX~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[4]~13_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector4~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[0]~6\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[1]~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[1]~8\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[2]~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[2]~10\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[3]~11_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[3]~12\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter[4]~15_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector2~10_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector2~9_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|state.NLP~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector0~3_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector0~2_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|state.IDLE~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_mcn_phase~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_mcn_phase~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~8_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_nlp_out~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_nlp_out~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|p_seq~7_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_tp_idl_out~1_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|r_tp_idl_out~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector5~0_combout\ : std_logic;
SIGNAL \c_eth0|c_tx|c_phy|Selector5~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\ : std_logic;
SIGNAL \c_interconnect|Selector36~0_combout\ : std_logic;
SIGNAL \c_interconnect|PB_TX_tvalid_reg~q\ : std_logic;
SIGNAL \c_interconnect|Selector37~0_combout\ : std_logic;
SIGNAL \c_interconnect|PB_TX_tlast_reg~q\ : std_logic;
SIGNAL \c_eth1_rb|cap_overflow~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_we~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len[6]~24_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~25_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~1\ : std_logic;
SIGNAL \c_eth1_rb|Add1~3\ : std_logic;
SIGNAL \c_eth1_rb|Add1~5\ : std_logic;
SIGNAL \c_eth1_rb|Add1~7\ : std_logic;
SIGNAL \c_eth1_rb|Add1~9\ : std_logic;
SIGNAL \c_eth1_rb|Add1~11\ : std_logic;
SIGNAL \c_eth1_rb|Add1~13\ : std_logic;
SIGNAL \c_eth1_rb|Add1~15\ : std_logic;
SIGNAL \c_eth1_rb|Add1~17\ : std_logic;
SIGNAL \c_eth1_rb|Add1~18_combout\ : std_logic;
SIGNAL \c_eth1_rb|LessThan1~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|LessThan1~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_state~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~35_combout\ : std_logic;
SIGNAL \c_eth1_rb|LessThan1~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_state~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~19\ : std_logic;
SIGNAL \c_eth1_rb|Add1~21\ : std_logic;
SIGNAL \c_eth1_rb|Add1~23\ : std_logic;
SIGNAL \c_eth1_rb|Add1~24_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index[11]~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~1\ : std_logic;
SIGNAL \c_eth1_rb|Add2~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~3\ : std_logic;
SIGNAL \c_eth1_rb|Add2~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~5\ : std_logic;
SIGNAL \c_eth1_rb|Add2~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~7\ : std_logic;
SIGNAL \c_eth1_rb|Add2~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~9\ : std_logic;
SIGNAL \c_eth1_rb|Add2~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~7_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~11\ : std_logic;
SIGNAL \c_eth1_rb|Add2~12_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~13\ : std_logic;
SIGNAL \c_eth1_rb|Add2~14_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~9_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~12_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~14_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~15\ : std_logic;
SIGNAL \c_eth1_rb|Add2~17\ : std_logic;
SIGNAL \c_eth1_rb|Add2~18_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~11_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~19\ : std_logic;
SIGNAL \c_eth1_rb|Add2~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~13_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~22_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~21\ : std_logic;
SIGNAL \c_eth1_rb|Add2~22_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~12_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~7_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_state~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_state~q\ : std_logic;
SIGNAL \c_eth1_rb|rd_index[11]~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add2~16_combout\ : std_logic;
SIGNAL \c_eth1_rb|rd_index~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add1~16_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|Equal0~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_we~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|buffer_valid~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|buffer_valid~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|buffer_valid~q\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~1\ : std_logic;
SIGNAL \c_eth1_rb|Add0~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~26_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len[9]~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~3\ : std_logic;
SIGNAL \c_eth1_rb|Add0~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~27_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~5\ : std_logic;
SIGNAL \c_eth1_rb|Add0~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~28_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~7\ : std_logic;
SIGNAL \c_eth1_rb|Add0~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~29_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~9\ : std_logic;
SIGNAL \c_eth1_rb|Add0~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~30_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~11\ : std_logic;
SIGNAL \c_eth1_rb|Add0~12_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~31_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~13\ : std_logic;
SIGNAL \c_eth1_rb|Add0~14_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~32_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~15\ : std_logic;
SIGNAL \c_eth1_rb|Add0~16_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~33_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~17\ : std_logic;
SIGNAL \c_eth1_rb|Add0~18_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~34_combout\ : std_logic;
SIGNAL \c_eth1_rb|Add0~19\ : std_logic;
SIGNAL \c_eth1_rb|Add0~21\ : std_logic;
SIGNAL \c_eth1_rb|Add0~22_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_len~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_overflow~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_overflow~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|cap_overflow~q\ : std_logic;
SIGNAL \c_eth1_rb|capturing~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|capturing~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|capturing~q\ : std_logic;
SIGNAL \c_eth1_rb|Add0~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|stored_len~36_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr[1]~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_we~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_we~q\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~26_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~11_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~16_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~15_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~25_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~9_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~13_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~14_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~23_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~12_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~7_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~11_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~22_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~10_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~9_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~21_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~7_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_addr~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~24_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~35\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\ : std_logic;
SIGNAL \c_interconnect|Selector35~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~1_combout\ : std_logic;
SIGNAL \c_interconnect|Selector34~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~2_combout\ : std_logic;
SIGNAL \c_interconnect|Selector33~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~3_combout\ : std_logic;
SIGNAL \c_interconnect|Selector32~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~4_combout\ : std_logic;
SIGNAL \c_interconnect|Selector31~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~5_combout\ : std_logic;
SIGNAL \c_interconnect|Selector30~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~6_combout\ : std_logic;
SIGNAL \c_interconnect|Selector29~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~7_combout\ : std_logic;
SIGNAL \c_interconnect|Selector28~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_a_din~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[8]~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~36_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~25_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~21_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~20_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~23_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~22_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~24_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~26_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~27_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~17_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~18_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~19_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_en~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_en~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector3~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|state.LAST~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|packet_valid~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|packet_valid~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~35\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~19_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~21_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~23_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~25_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~27_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~29_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~31_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~32\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~33_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[0]~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~28_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~16_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~17\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~18_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|cnt_addr~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~19\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~20_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~38_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~21\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~22_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|cnt_addr~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~23\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~24_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~39_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~25\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~26_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~40_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~27\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~28_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~41_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~29\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~30_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~42_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~31\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~32_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~43_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~33\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~34_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~44_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~35\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~36_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Add0~45_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|cnt_addr~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector8~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector8~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[1]~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[2]~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[3]~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[4]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[5]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[6]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[7]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[8]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[9]~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|addr[10]~9_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~36\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[1]~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~29_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~37\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[2]~3_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~30_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~38\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[3]~4_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~31_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~39\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[4]~5_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~32_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~40\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[5]~6_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~33_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~41\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[6]~7_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~34_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1~42\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|b_dout_reg[7]~8_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \c_eth1_rb|u_ram|ram0~35_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~1\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~3\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~5\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~7\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~9\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~11\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~12_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~13\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~14_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector6~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~10_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector6~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector6~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector7~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.IFG~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~18_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~20_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~12_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\ : std_logic;
SIGNAL \c_eth1_rb|ram_b_addr~2_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_valid_pipe~0_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_valid_pipe~1_combout\ : std_logic;
SIGNAL \c_eth1_rb|out_valid_pipe~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|state.READY~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|Selector2~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~15\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector5~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector5~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector5~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector5~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector4~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|byte_valid~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|byte_valid~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|byte_valid~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|state.IDLE~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Add0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Add0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector2~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|state.TX~feeder_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|state.TX~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|mem_next_state~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|mem_state~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector3~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~17_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~10_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Add2~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector0~14_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector1~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|f_first_byte~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|Selector4~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|tx_active~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_fsm_pt|tx_active~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[0]~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal0~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~10_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~11_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~9_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|bit_out~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|bit_out~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|bit_valid~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_piso_sr|bit_valid~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_mcn_bit_in~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_mcn_out~combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~22_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~24_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~26_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~28_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~30_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~32_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~34_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~36_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~38_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~40_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~42_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~44_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~46_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~48_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~50_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~52_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~54_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~56_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~58_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~60_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~61\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter[20]~62_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector1~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|state.TX~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|state.TP_IDL~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~11_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector2~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|state.NLP~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~5_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector3~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~6_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector3~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector4~4_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Equal1~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~9_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[3]~13_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[0]~6\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[1]~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[1]~8\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[2]~9_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[2]~10\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[3]~11_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[3]~12\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter[4]~15_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~9_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector0~10_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|state.IDLE~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_mcn_phase~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_mcn_phase~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~8_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_nlp_out~0_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_nlp_out~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|p_seq~7_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_tp_idl_out~1_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_tp_idl_out~q\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector5~2_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|Selector5~3_combout\ : std_logic;
SIGNAL \c_eth1|c_tx|c_phy|r_inactivity_counter\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \c_eth1|c_rx|crc|crc_existing\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|b_dout_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1|c_rx|decoder|timeout_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1_rb|ram_b_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_phy|r_clk_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c_eth0_rb|ram_b_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_fsm_pt|r_packet_length\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_phy|r_clk_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_piso_sr|r_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_phy|r_inactivity_counter\ : std_logic_vector(20 DOWNTO 0);
SIGNAL \c_eth1|c_rx|addr_reader|cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_eth0|c_rx|decoder|timeout_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \c_eth0_rb|cap_len\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram0_rtl_0_bypass\ : std_logic_vector(0 TO 38);
SIGNAL \c_eth1|c_rx|decoder|data_buf\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_IFG\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_trigger_ctrl|cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_IFG\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_reset_ctrl|cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth1|c_rx|addr_reader|size_lat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_fsm_pt|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram1_rtl_0_bypass\ : std_logic_vector(0 TO 38);
SIGNAL \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_fsm_pt|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_size\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth1|c_rx|axi_FSM|size_buf\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|axi_FSM|counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|b_dout_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0|c_rx|axi_FSM|counter\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \c_eth0|c_rx|axi_FSM|size_buf\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth0|c_rx|addr_reader|size_lat\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth1|c_rx|addr_reader|addr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_size\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \c_eth1|c_rx|sipo|cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_piso_sr|r_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1|c_rx|decoder|new_mid\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|pr_FSM|data_buf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1|c_rx|crc|crc_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth1_rb|cap_len\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_eth0|c_rx|sipo|cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|pr_FSM|data_buf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth0_rb|u_ram|ram1_rtl_0_bypass\ : std_logic_vector(0 TO 38);
SIGNAL \c_eth0_rb|rd_index\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_interconnect|PA_TX_tdata_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth0|c_rx|crc|crc_existing\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth0_rb|stored_len\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_interconnect|PB_TX_tdata_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth0|c_rx|decoder|new_mid\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|decoder|data_buf\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \c_eth0_rb|ram_a_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0_rb|ram_a_din\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_fsm_pt|r_packet_length\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_tx|c_fsm_axi|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_tx|c_fsm_axi|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|addr_reader|addr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|crc|crc_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth0|c_rx|addr_reader|cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_in_signal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth1_rb|u_ram|ram0_rtl_0_bypass\ : std_logic_vector(0 TO 38);
SIGNAL \c_eth1_rb|stored_len\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_eth1_rb|rd_index\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_in_signal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth1|c_rx|pr_FSM|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1|c_rx|crc|crc_core|crc_out_signal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth1|c_rx|pr_FSM|data_reg\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \c_eth1|c_rx|sipo|byte_buf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth1_rb|ram_a_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth1_rb|ram_a_din\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \c_eth0|c_rx|pr_FSM|cnt_addr\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \c_eth0|c_rx|pr_FSM|data_reg\ : std_logic_vector(55 DOWNTO 0);
SIGNAL \c_eth0|c_rx|sipo|byte_buf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_eth0|c_rx|crc|crc_core|crc_out_signal\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_eth1|c_rx|decoder|mid_loc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth1|c_rx|decoder|mid_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|decoder|mid_loc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|decoder|mid_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\ : std_logic;
SIGNAL \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\ : std_logic;
SIGNAL \c_reset_ctrl|ALT_INV_r_resetn~q\ : std_logic;
SIGNAL \c_trigger_ctrl|ALT_INV_r_resetn~q\ : std_logic;
SIGNAL \c_eth0|c_tx|c_fsm_axi|ALT_INV_state.IDLE~q\ : std_logic;
SIGNAL \c_eth0_rb|ALT_INV_out_valid_pipe~q\ : std_logic;
SIGNAL \c_eth1_rb|ALT_INV_ram_b_addr\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \c_eth0_rb|ALT_INV_ram_b_addr\ : std_logic_vector(10 DOWNTO 10);
SIGNAL \c_eth0_rb|u_ram|ALT_INV_b_dout_reg\ : std_logic_vector(8 DOWNTO 8);

BEGIN

ww_MAIN_CLK <= MAIN_CLK;
ww_RESET <= RESET;
ww_KEY1 <= KEY1;
ww_KEY2 <= KEY2;
ww_KEY3 <= KEY3;
ww_KEY4 <= KEY4;
LED1 <= ww_LED1;
LED2 <= ww_LED2;
LED3 <= ww_LED3;
LED4 <= ww_LED4;
ww_UART_RX <= UART_RX;
UART_TX <= ww_UART_TX;
ww_ETH0_RX <= ETH0_RX;
ETH0_TX <= ww_ETH0_TX;
ETH0_TX_EN <= ww_ETH0_TX_EN;
ETH0_LED_GRN <= ww_ETH0_LED_GRN;
ETH0_LED_YEL <= ww_ETH0_LED_YEL;
ww_ETH1_RX <= ETH1_RX;
ETH1_TX <= ww_ETH1_TX;
ETH1_TX_EN <= ww_ETH1_TX_EN;
ETH1_LED_GRN <= ww_ETH1_LED_GRN;
ETH1_LED_YEL <= ww_ETH1_LED_YEL;
ww_ETH2_RX <= ETH2_RX;
ETH2_TX <= ww_ETH2_TX;
ETH2_TX_EN <= ww_ETH2_TX_EN;
ETH2_LED_GRN <= ww_ETH2_LED_GRN;
ETH2_LED_YEL <= ww_ETH2_LED_YEL;
ww_ETH3_RX <= ETH3_RX;
ETH3_TX <= ww_ETH3_TX;
ETH3_TX_EN <= ww_ETH3_TX_EN;
ETH3_LED_GRN <= ww_ETH3_LED_GRN;
ETH3_LED_YEL <= ww_ETH3_LED_YEL;
ww_ETH4_RX <= ETH4_RX;
ETH4_TX <= ww_ETH4_TX;
ETH4_TX_EN <= ww_ETH4_TX_EN;
ETH4_LED_GRN <= ww_ETH4_LED_GRN;
ETH4_LED_YEL <= ww_ETH4_LED_YEL;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_INCLK_bus\ <= (vcc & vcc & vcc & \c_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_CLKSELECT_bus\ <= (gnd & gnd);

\c_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \MAIN_CLK~input_o\);

\c_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \c_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\c_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \c_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\c_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \c_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\c_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \c_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\c_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \c_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth0_rb|u_ram|b_dout_reg\(7) & \c_eth0_rb|u_ram|b_dout_reg\(2) & \c_eth0_rb|u_ram|b_dout_reg\(1) & \c_eth0_rb|u_ram|b_dout_reg\(0));

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(10) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(9) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(7) & 
\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(5) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(3) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(2) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(1) & 
\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0));

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth0|c_tx|c_fsm_pt|addr[10]~9_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[9]~8_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[8]~7_combout\ & 
\c_eth0|c_tx|c_fsm_pt|addr[7]~6_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[6]~5_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[5]~4_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[4]~3_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[3]~2_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[2]~1_combout\
& \c_eth0|c_tx|c_fsm_pt|addr[1]~0_combout\ & \c_eth0|c_tx|c_fsm_pt|Selector8~1_combout\);

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth1_rb|u_ram|b_dout_reg\(3) & \c_eth1_rb|u_ram|b_dout_reg\(2) & \c_eth1_rb|u_ram|b_dout_reg\(1) & \c_eth1_rb|u_ram|b_dout_reg\(0));

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(10) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(9) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(7) & 
\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(5) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(3) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(2) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(1) & 
\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0));

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth1|c_tx|c_fsm_pt|addr[10]~9_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[9]~8_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[8]~7_combout\ & 
\c_eth1|c_tx|c_fsm_pt|addr[7]~6_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[6]~5_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[5]~4_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[4]~3_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[3]~2_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[2]~1_combout\
& \c_eth1|c_tx|c_fsm_pt|addr[1]~0_combout\ & \c_eth1|c_tx|c_fsm_pt|Selector8~1_combout\);

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\c_eth0_rb|u_ram|b_dout_reg\(6) & \c_eth0_rb|u_ram|b_dout_reg\(5) & \c_eth0_rb|u_ram|b_dout_reg\(4) & \c_eth0_rb|u_ram|b_dout_reg\(3));

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(10) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(9) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(7) & 
\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(5) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(3) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(2) & \c_eth0|c_tx|c_fsm_axi|cnt_addr\(1) & 
\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0));

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\c_eth0|c_tx|c_fsm_pt|addr[10]~9_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[9]~8_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[8]~7_combout\ & 
\c_eth0|c_tx|c_fsm_pt|addr[7]~6_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[6]~5_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[5]~4_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[4]~3_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[3]~2_combout\ & \c_eth0|c_tx|c_fsm_pt|addr[2]~1_combout\
& \c_eth0|c_tx|c_fsm_pt|addr[1]~0_combout\ & \c_eth0|c_tx|c_fsm_pt|Selector8~1_combout\);

\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(1);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(2);
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6) <= \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(3);

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\c_eth1_rb|u_ram|b_dout_reg\(7) & \c_eth1_rb|u_ram|b_dout_reg\(6) & \c_eth1_rb|u_ram|b_dout_reg\(5) & \c_eth1_rb|u_ram|b_dout_reg\(4));

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(10) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(9) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(7) & 
\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(5) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(3) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(2) & \c_eth1|c_tx|c_fsm_axi|cnt_addr\(1) & 
\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0));

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\c_eth1|c_tx|c_fsm_pt|addr[10]~9_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[9]~8_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[8]~7_combout\ & 
\c_eth1|c_tx|c_fsm_pt|addr[7]~6_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[6]~5_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[5]~4_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[4]~3_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[3]~2_combout\ & \c_eth1|c_tx|c_fsm_pt|addr[2]~1_combout\
& \c_eth1|c_tx|c_fsm_pt|addr[1]~0_combout\ & \c_eth1|c_tx|c_fsm_pt|Selector8~1_combout\);

\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7) <= \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth1|c_rx|pr_FSM|data_out[3]~2_combout\ & \c_eth1|c_rx|pr_FSM|data_out[2]~3_combout\ & \c_eth1|c_rx|pr_FSM|data_out[1]~0_combout\ & 
\c_eth1|c_rx|pr_FSM|data_out[0]~1_combout\);

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth1|c_rx|pr_FSM|cnt_addr\(10) & \c_eth1|c_rx|pr_FSM|cnt_addr\(9) & \c_eth1|c_rx|pr_FSM|cnt_addr\(8) & \c_eth1|c_rx|pr_FSM|cnt_addr\(7) & 
\c_eth1|c_rx|pr_FSM|cnt_addr\(6) & \c_eth1|c_rx|pr_FSM|cnt_addr\(5) & \c_eth1|c_rx|pr_FSM|cnt_addr\(4) & \c_eth1|c_rx|pr_FSM|cnt_addr\(3) & \c_eth1|c_rx|pr_FSM|cnt_addr\(2) & \c_eth1|c_rx|pr_FSM|cnt_addr\(1) & 
\c_eth1|c_rx|pr_FSM|cnt_addr\(0));

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth1|c_rx|addr_reader|addr_reg\(10) & \c_eth1|c_rx|addr_reader|addr_reg\(9) & \c_eth1|c_rx|addr_reader|addr_reg\(8) & \c_eth1|c_rx|addr_reader|addr_reg\(7) & 
\c_eth1|c_rx|addr_reader|addr_reg\(6) & \c_eth1|c_rx|addr_reader|addr_reg\(5) & \c_eth1|c_rx|addr_reader|addr_reg\(4) & \c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ & \c_eth1|c_rx|addr_reader|addr_reg\(2) & 
\c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ & \c_eth1|c_rx|addr_reader|addr_reg\(0));

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\c_eth1|c_rx|pr_FSM|data_out[7]~6_combout\ & \c_eth1|c_rx|pr_FSM|data_out[6]~7_combout\ & \c_eth1|c_rx|pr_FSM|data_out[5]~4_combout\ & 
\c_eth1|c_rx|pr_FSM|data_out[4]~5_combout\);

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\c_eth1|c_rx|pr_FSM|cnt_addr\(10) & \c_eth1|c_rx|pr_FSM|cnt_addr\(9) & \c_eth1|c_rx|pr_FSM|cnt_addr\(8) & \c_eth1|c_rx|pr_FSM|cnt_addr\(7) & 
\c_eth1|c_rx|pr_FSM|cnt_addr\(6) & \c_eth1|c_rx|pr_FSM|cnt_addr\(5) & \c_eth1|c_rx|pr_FSM|cnt_addr\(4) & \c_eth1|c_rx|pr_FSM|cnt_addr\(3) & \c_eth1|c_rx|pr_FSM|cnt_addr\(2) & \c_eth1|c_rx|pr_FSM|cnt_addr\(1) & 
\c_eth1|c_rx|pr_FSM|cnt_addr\(0));

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\c_eth1|c_rx|addr_reader|addr_reg\(10) & \c_eth1|c_rx|addr_reader|addr_reg\(9) & \c_eth1|c_rx|addr_reader|addr_reg\(8) & \c_eth1|c_rx|addr_reader|addr_reg\(7) & 
\c_eth1|c_rx|addr_reader|addr_reg\(6) & \c_eth1|c_rx|addr_reader|addr_reg\(5) & \c_eth1|c_rx|addr_reader|addr_reg\(4) & \c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ & \c_eth1|c_rx|addr_reader|addr_reg\(2) & 
\c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ & \c_eth1|c_rx|addr_reader|addr_reg\(0));

\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) <= \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth0_rb|ram_a_din\(8) & \c_eth0_rb|ram_a_din\(7) & \c_eth0_rb|ram_a_din\(6) & \c_eth0_rb|ram_a_din\(5) & \c_eth0_rb|ram_a_din\(4) & \c_eth0_rb|ram_a_din\(3) & 
\c_eth0_rb|ram_a_din\(2) & \c_eth0_rb|ram_a_din\(1) & \c_eth0_rb|ram_a_din\(0));

\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth0_rb|ram_a_addr\(9) & \c_eth0_rb|ram_a_addr\(8) & \c_eth0_rb|ram_a_addr\(7) & \c_eth0_rb|ram_a_addr\(6) & \c_eth0_rb|ram_a_addr\(5) & \c_eth0_rb|ram_a_addr\(4) & 
\c_eth0_rb|ram_a_addr\(3) & \c_eth0_rb|ram_a_addr\(2) & \c_eth0_rb|ram_a_addr\(1) & \c_eth0_rb|ram_a_addr\(0));

\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth0_rb|ram_b_addr~14_combout\ & \c_eth0_rb|ram_b_addr~13_combout\ & \c_eth0_rb|ram_b_addr~12_combout\ & \c_eth0_rb|ram_b_addr~11_combout\ & \c_eth0_rb|ram_b_addr~10_combout\ & 
\c_eth0_rb|ram_b_addr~9_combout\ & \c_eth0_rb|ram_b_addr~8_combout\ & \c_eth0_rb|ram_b_addr~7_combout\ & \c_eth0_rb|ram_b_addr~6_combout\ & \c_eth0_rb|ram_b_addr~5_combout\);

\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\ <= \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth0_rb|ram_a_din\(8) & \c_eth0_rb|ram_a_din\(7) & \c_eth0_rb|ram_a_din\(6) & \c_eth0_rb|ram_a_din\(5) & \c_eth0_rb|ram_a_din\(4) & \c_eth0_rb|ram_a_din\(3) & 
\c_eth0_rb|ram_a_din\(2) & \c_eth0_rb|ram_a_din\(1) & \c_eth0_rb|ram_a_din\(0));

\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth0_rb|ram_a_addr\(9) & \c_eth0_rb|ram_a_addr\(8) & \c_eth0_rb|ram_a_addr\(7) & \c_eth0_rb|ram_a_addr\(6) & \c_eth0_rb|ram_a_addr\(5) & \c_eth0_rb|ram_a_addr\(4) & 
\c_eth0_rb|ram_a_addr\(3) & \c_eth0_rb|ram_a_addr\(2) & \c_eth0_rb|ram_a_addr\(1) & \c_eth0_rb|ram_a_addr\(0));

\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth0_rb|ram_b_addr~14_combout\ & \c_eth0_rb|ram_b_addr~13_combout\ & \c_eth0_rb|ram_b_addr~12_combout\ & \c_eth0_rb|ram_b_addr~11_combout\ & \c_eth0_rb|ram_b_addr~10_combout\ & 
\c_eth0_rb|ram_b_addr~9_combout\ & \c_eth0_rb|ram_b_addr~8_combout\ & \c_eth0_rb|ram_b_addr~7_combout\ & \c_eth0_rb|ram_b_addr~6_combout\ & \c_eth0_rb|ram_b_addr~5_combout\);

\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\ <= \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth1_rb|ram_a_din\(8) & \c_eth1_rb|ram_a_din\(7) & \c_eth1_rb|ram_a_din\(6) & \c_eth1_rb|ram_a_din\(5) & \c_eth1_rb|ram_a_din\(4) & \c_eth1_rb|ram_a_din\(3) & 
\c_eth1_rb|ram_a_din\(2) & \c_eth1_rb|ram_a_din\(1) & \c_eth1_rb|ram_a_din\(0));

\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth1_rb|ram_a_addr\(9) & \c_eth1_rb|ram_a_addr\(8) & \c_eth1_rb|ram_a_addr\(7) & \c_eth1_rb|ram_a_addr\(6) & \c_eth1_rb|ram_a_addr\(5) & \c_eth1_rb|ram_a_addr\(4) & 
\c_eth1_rb|ram_a_addr\(3) & \c_eth1_rb|ram_a_addr\(2) & \c_eth1_rb|ram_a_addr\(1) & \c_eth1_rb|ram_a_addr\(0));

\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth1_rb|ram_b_addr~16_combout\ & \c_eth1_rb|ram_b_addr~15_combout\ & \c_eth1_rb|ram_b_addr~14_combout\ & \c_eth1_rb|ram_b_addr~13_combout\ & \c_eth1_rb|ram_b_addr~12_combout\ & 
\c_eth1_rb|ram_b_addr~11_combout\ & \c_eth1_rb|ram_b_addr~10_combout\ & \c_eth1_rb|ram_b_addr~9_combout\ & \c_eth1_rb|ram_b_addr~7_combout\ & \c_eth1_rb|ram_b_addr~6_combout\);

\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\ <= \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth1_rb|ram_a_din\(8) & \c_eth1_rb|ram_a_din\(7) & \c_eth1_rb|ram_a_din\(6) & \c_eth1_rb|ram_a_din\(5) & \c_eth1_rb|ram_a_din\(4) & \c_eth1_rb|ram_a_din\(3) & 
\c_eth1_rb|ram_a_din\(2) & \c_eth1_rb|ram_a_din\(1) & \c_eth1_rb|ram_a_din\(0));

\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth1_rb|ram_a_addr\(9) & \c_eth1_rb|ram_a_addr\(8) & \c_eth1_rb|ram_a_addr\(7) & \c_eth1_rb|ram_a_addr\(6) & \c_eth1_rb|ram_a_addr\(5) & \c_eth1_rb|ram_a_addr\(4) & 
\c_eth1_rb|ram_a_addr\(3) & \c_eth1_rb|ram_a_addr\(2) & \c_eth1_rb|ram_a_addr\(1) & \c_eth1_rb|ram_a_addr\(0));

\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth1_rb|ram_b_addr~16_combout\ & \c_eth1_rb|ram_b_addr~15_combout\ & \c_eth1_rb|ram_b_addr~14_combout\ & \c_eth1_rb|ram_b_addr~13_combout\ & \c_eth1_rb|ram_b_addr~12_combout\ & 
\c_eth1_rb|ram_b_addr~11_combout\ & \c_eth1_rb|ram_b_addr~10_combout\ & \c_eth1_rb|ram_b_addr~9_combout\ & \c_eth1_rb|ram_b_addr~7_combout\ & \c_eth1_rb|ram_b_addr~6_combout\);

\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\ <= \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\c_eth0|c_rx|pr_FSM|data_out[3]~2_combout\ & \c_eth0|c_rx|pr_FSM|data_out[2]~3_combout\ & \c_eth0|c_rx|pr_FSM|data_out[1]~0_combout\ & 
\c_eth0|c_rx|pr_FSM|data_out[0]~1_combout\);

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\c_eth0|c_rx|pr_FSM|cnt_addr\(10) & \c_eth0|c_rx|pr_FSM|cnt_addr\(9) & \c_eth0|c_rx|pr_FSM|cnt_addr\(8) & \c_eth0|c_rx|pr_FSM|cnt_addr\(7) & 
\c_eth0|c_rx|pr_FSM|cnt_addr\(6) & \c_eth0|c_rx|pr_FSM|cnt_addr\(5) & \c_eth0|c_rx|pr_FSM|cnt_addr\(4) & \c_eth0|c_rx|pr_FSM|cnt_addr\(3) & \c_eth0|c_rx|pr_FSM|cnt_addr\(2) & \c_eth0|c_rx|pr_FSM|cnt_addr\(1) & 
\c_eth0|c_rx|pr_FSM|cnt_addr\(0));

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\c_eth0|c_rx|addr_reader|addr_reg\(10) & \c_eth0|c_rx|addr_reader|addr_reg\(9) & \c_eth0|c_rx|addr_reader|addr_reg\(8) & \c_eth0|c_rx|addr_reader|addr_reg\(7) & 
\c_eth0|c_rx|addr_reader|addr_reg\(6) & \c_eth0|c_rx|addr_reader|addr_reg\(5) & \c_eth0|c_rx|addr_reader|addr_reg\(4) & \c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ & \c_eth0|c_rx|addr_reader|addr_reg\(2) & 
\c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ & \c_eth0|c_rx|addr_reader|addr_reg\(0));

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\c_eth0|c_rx|pr_FSM|data_out[7]~6_combout\ & \c_eth0|c_rx|pr_FSM|data_out[6]~7_combout\ & \c_eth0|c_rx|pr_FSM|data_out[5]~4_combout\ & 
\c_eth0|c_rx|pr_FSM|data_out[4]~5_combout\);

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\c_eth0|c_rx|pr_FSM|cnt_addr\(10) & \c_eth0|c_rx|pr_FSM|cnt_addr\(9) & \c_eth0|c_rx|pr_FSM|cnt_addr\(8) & \c_eth0|c_rx|pr_FSM|cnt_addr\(7) & 
\c_eth0|c_rx|pr_FSM|cnt_addr\(6) & \c_eth0|c_rx|pr_FSM|cnt_addr\(5) & \c_eth0|c_rx|pr_FSM|cnt_addr\(4) & \c_eth0|c_rx|pr_FSM|cnt_addr\(3) & \c_eth0|c_rx|pr_FSM|cnt_addr\(2) & \c_eth0|c_rx|pr_FSM|cnt_addr\(1) & 
\c_eth0|c_rx|pr_FSM|cnt_addr\(0));

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\c_eth0|c_rx|addr_reader|addr_reg\(10) & \c_eth0|c_rx|addr_reader|addr_reg\(9) & \c_eth0|c_rx|addr_reader|addr_reg\(8) & \c_eth0|c_rx|addr_reader|addr_reg\(7) & 
\c_eth0|c_rx|addr_reader|addr_reg\(6) & \c_eth0|c_rx|addr_reader|addr_reg\(5) & \c_eth0|c_rx|addr_reader|addr_reg\(4) & \c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ & \c_eth0|c_rx|addr_reader|addr_reg\(2) & 
\c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ & \c_eth0|c_rx|addr_reader|addr_reg\(0));

\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) <= \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\c_reset_ctrl|r_resetn~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \c_reset_ctrl|r_resetn~q\);
\c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\ <= NOT \c_eth0|c_rx|crc|process_0~22_combout\;
\c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\ <= NOT \c_eth1|c_rx|crc|crc_reset~combout\;
\c_reset_ctrl|ALT_INV_r_resetn~q\ <= NOT \c_reset_ctrl|r_resetn~q\;
\c_trigger_ctrl|ALT_INV_r_resetn~q\ <= NOT \c_trigger_ctrl|r_resetn~q\;
\c_eth0|c_tx|c_fsm_axi|ALT_INV_state.IDLE~q\ <= NOT \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\;
\c_eth0_rb|ALT_INV_out_valid_pipe~q\ <= NOT \c_eth0_rb|out_valid_pipe~q\;
\c_eth1_rb|ALT_INV_ram_b_addr\(10) <= NOT \c_eth1_rb|ram_b_addr\(10);
\c_eth0_rb|ALT_INV_ram_b_addr\(10) <= NOT \c_eth0_rb|ram_b_addr\(10);
\c_eth0_rb|u_ram|ALT_INV_b_dout_reg\(8) <= NOT \c_eth0_rb|u_ram|b_dout_reg\(8);

-- Location: FF_X29_Y7_N5
\c_eth1|c_rx|decoder|midcapture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|midcapture~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|midcapture~q\);

-- Location: FF_X16_Y7_N15
\c_eth0|c_rx|decoder|midcapture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|midcapture~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|midcapture~q\);

-- Location: LCCOMB_X29_Y7_N4
\c_eth1|c_rx|decoder|midcapture~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|midcapture~0_combout\ = (\c_eth1|c_rx|decoder|midcapture~q\) # (\c_eth1|c_rx|decoder|Equal0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|midcapture~q\,
	datad => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth1|c_rx|decoder|midcapture~0_combout\);

-- Location: LCCOMB_X16_Y7_N14
\c_eth0|c_rx|decoder|midcapture~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|midcapture~0_combout\ = (\c_eth0|c_rx|decoder|midcapture~q\) # (\c_eth0|c_rx|decoder|Equal0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|midcapture~q\,
	datad => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth0|c_rx|decoder|midcapture~0_combout\);

-- Location: IOOBUF_X34_Y9_N16
\LED1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_eth0_rb|ALT_INV_out_valid_pipe~q\,
	devoe => ww_devoe,
	o => ww_LED1);

-- Location: IOOBUF_X34_Y9_N9
\LED2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_eth0|c_tx|c_fsm_axi|ALT_INV_state.IDLE~q\,
	devoe => ww_devoe,
	o => ww_LED2);

-- Location: IOOBUF_X34_Y9_N2
\LED3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_eth0_rb|u_ram|ALT_INV_b_dout_reg\(8),
	devoe => ww_devoe,
	o => ww_LED3);

-- Location: IOOBUF_X34_Y10_N9
\LED4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_trigger_ctrl|ALT_INV_r_resetn~q\,
	devoe => ww_devoe,
	o => ww_LED4);

-- Location: IOOBUF_X28_Y24_N16
\UART_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_UART_TX);

-- Location: IOOBUF_X34_Y2_N16
\ETH0_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_eth0|c_tx|c_phy|Selector5~1_combout\,
	devoe => ww_devoe,
	o => ww_ETH0_TX);

-- Location: IOOBUF_X34_Y7_N9
\ETH0_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH0_TX_EN);

-- Location: IOOBUF_X34_Y3_N23
\ETH0_LED_GRN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH0_LED_GRN);

-- Location: IOOBUF_X34_Y9_N23
\ETH0_LED_YEL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH0_LED_YEL);

-- Location: IOOBUF_X32_Y0_N23
\ETH1_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_eth1|c_tx|c_phy|Selector5~3_combout\,
	devoe => ww_devoe,
	o => ww_ETH1_TX);

-- Location: IOOBUF_X30_Y0_N2
\ETH1_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH1_TX_EN);

-- Location: IOOBUF_X30_Y0_N23
\ETH1_LED_GRN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH1_LED_GRN);

-- Location: IOOBUF_X32_Y0_N16
\ETH1_LED_YEL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH1_LED_YEL);

-- Location: IOOBUF_X16_Y0_N2
\ETH2_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH2_TX);

-- Location: IOOBUF_X21_Y0_N9
\ETH2_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH2_TX_EN);

-- Location: IOOBUF_X18_Y0_N23
\ETH2_LED_GRN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH2_LED_GRN);

-- Location: IOOBUF_X23_Y0_N9
\ETH2_LED_YEL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH2_LED_YEL);

-- Location: IOOBUF_X7_Y0_N2
\ETH3_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH3_TX);

-- Location: IOOBUF_X3_Y0_N2
\ETH3_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH3_TX_EN);

-- Location: IOOBUF_X5_Y0_N23
\ETH3_LED_GRN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH3_LED_GRN);

-- Location: IOOBUF_X13_Y0_N2
\ETH3_LED_YEL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH3_LED_YEL);

-- Location: IOOBUF_X0_Y6_N16
\ETH4_TX~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH4_TX);

-- Location: IOOBUF_X0_Y9_N9
\ETH4_TX_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_ETH4_TX_EN);

-- Location: IOOBUF_X0_Y8_N16
\ETH4_LED_GRN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH4_LED_GRN);

-- Location: IOOBUF_X0_Y5_N16
\ETH4_LED_YEL~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_ETH4_LED_YEL);

-- Location: IOIBUF_X0_Y11_N8
\MAIN_CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MAIN_CLK,
	o => \MAIN_CLK~input_o\);

-- Location: PLL_1
\c_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 3,
	c0_initial => 1,
	c0_low => 3,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 0,
	c1_initial => 0,
	c1_low => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 2,
	clk0_phase_shift => "0",
	clk1_counter => "unused",
	clk1_divide_by => 0,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 0,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \c_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \c_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \c_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \c_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G3
\c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "falling edge")
-- pragma translate_on
PORT MAP (
	ena => VCC,
	inclk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_INCLK_bus\,
	clkselect => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|clkctrl1_CLKSELECT_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\);

-- Location: LCCOMB_X18_Y14_N0
\c_reset_ctrl|cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[0]~16_combout\ = \c_reset_ctrl|cnt\(0) $ (VCC)
-- \c_reset_ctrl|cnt[0]~17\ = CARRY(\c_reset_ctrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(0),
	datad => VCC,
	combout => \c_reset_ctrl|cnt[0]~16_combout\,
	cout => \c_reset_ctrl|cnt[0]~17\);

-- Location: IOIBUF_X0_Y11_N22
\RESET~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RESET,
	o => \RESET~input_o\);

-- Location: LCCOMB_X19_Y14_N22
\c_reset_ctrl|btn_sync1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|btn_sync1~0_combout\ = !\RESET~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RESET~input_o\,
	combout => \c_reset_ctrl|btn_sync1~0_combout\);

-- Location: FF_X19_Y14_N23
\c_reset_ctrl|btn_sync1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|btn_sync1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|btn_sync1~q\);

-- Location: FF_X19_Y14_N9
\c_reset_ctrl|btn_sync2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_reset_ctrl|btn_sync1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|btn_sync2~q\);

-- Location: LCCOMB_X19_Y14_N18
\c_reset_ctrl|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|process_0~0_combout\ = \c_reset_ctrl|btn_sync2~q\ $ (\c_reset_ctrl|btn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_reset_ctrl|btn_sync2~q\,
	datad => \c_reset_ctrl|btn~q\,
	combout => \c_reset_ctrl|process_0~0_combout\);

-- Location: LCCOMB_X19_Y14_N20
\c_reset_ctrl|cnt[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[8]~18_combout\ = (\c_reset_ctrl|btn~q\ $ (\c_reset_ctrl|btn_sync2~q\)) # (!\c_reset_ctrl|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|btn~q\,
	datab => \c_reset_ctrl|Equal0~4_combout\,
	datac => \c_reset_ctrl|btn_sync2~q\,
	combout => \c_reset_ctrl|cnt[8]~18_combout\);

-- Location: FF_X18_Y14_N1
\c_reset_ctrl|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[0]~16_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(0));

-- Location: LCCOMB_X18_Y14_N2
\c_reset_ctrl|cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[1]~19_combout\ = (\c_reset_ctrl|cnt\(1) & (!\c_reset_ctrl|cnt[0]~17\)) # (!\c_reset_ctrl|cnt\(1) & ((\c_reset_ctrl|cnt[0]~17\) # (GND)))
-- \c_reset_ctrl|cnt[1]~20\ = CARRY((!\c_reset_ctrl|cnt[0]~17\) # (!\c_reset_ctrl|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(1),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[0]~17\,
	combout => \c_reset_ctrl|cnt[1]~19_combout\,
	cout => \c_reset_ctrl|cnt[1]~20\);

-- Location: FF_X18_Y14_N3
\c_reset_ctrl|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[1]~19_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(1));

-- Location: LCCOMB_X18_Y14_N4
\c_reset_ctrl|cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[2]~21_combout\ = (\c_reset_ctrl|cnt\(2) & (\c_reset_ctrl|cnt[1]~20\ $ (GND))) # (!\c_reset_ctrl|cnt\(2) & (!\c_reset_ctrl|cnt[1]~20\ & VCC))
-- \c_reset_ctrl|cnt[2]~22\ = CARRY((\c_reset_ctrl|cnt\(2) & !\c_reset_ctrl|cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(2),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[1]~20\,
	combout => \c_reset_ctrl|cnt[2]~21_combout\,
	cout => \c_reset_ctrl|cnt[2]~22\);

-- Location: FF_X18_Y14_N5
\c_reset_ctrl|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[2]~21_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(2));

-- Location: LCCOMB_X18_Y14_N6
\c_reset_ctrl|cnt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[3]~23_combout\ = (\c_reset_ctrl|cnt\(3) & (!\c_reset_ctrl|cnt[2]~22\)) # (!\c_reset_ctrl|cnt\(3) & ((\c_reset_ctrl|cnt[2]~22\) # (GND)))
-- \c_reset_ctrl|cnt[3]~24\ = CARRY((!\c_reset_ctrl|cnt[2]~22\) # (!\c_reset_ctrl|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(3),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[2]~22\,
	combout => \c_reset_ctrl|cnt[3]~23_combout\,
	cout => \c_reset_ctrl|cnt[3]~24\);

-- Location: FF_X18_Y14_N7
\c_reset_ctrl|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[3]~23_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(3));

-- Location: LCCOMB_X18_Y14_N8
\c_reset_ctrl|cnt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[4]~25_combout\ = (\c_reset_ctrl|cnt\(4) & (\c_reset_ctrl|cnt[3]~24\ $ (GND))) # (!\c_reset_ctrl|cnt\(4) & (!\c_reset_ctrl|cnt[3]~24\ & VCC))
-- \c_reset_ctrl|cnt[4]~26\ = CARRY((\c_reset_ctrl|cnt\(4) & !\c_reset_ctrl|cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(4),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[3]~24\,
	combout => \c_reset_ctrl|cnt[4]~25_combout\,
	cout => \c_reset_ctrl|cnt[4]~26\);

-- Location: FF_X18_Y14_N9
\c_reset_ctrl|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[4]~25_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(4));

-- Location: LCCOMB_X18_Y14_N10
\c_reset_ctrl|cnt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[5]~27_combout\ = (\c_reset_ctrl|cnt\(5) & (!\c_reset_ctrl|cnt[4]~26\)) # (!\c_reset_ctrl|cnt\(5) & ((\c_reset_ctrl|cnt[4]~26\) # (GND)))
-- \c_reset_ctrl|cnt[5]~28\ = CARRY((!\c_reset_ctrl|cnt[4]~26\) # (!\c_reset_ctrl|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(5),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[4]~26\,
	combout => \c_reset_ctrl|cnt[5]~27_combout\,
	cout => \c_reset_ctrl|cnt[5]~28\);

-- Location: FF_X18_Y14_N11
\c_reset_ctrl|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[5]~27_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(5));

-- Location: LCCOMB_X18_Y14_N12
\c_reset_ctrl|cnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[6]~29_combout\ = (\c_reset_ctrl|cnt\(6) & (\c_reset_ctrl|cnt[5]~28\ $ (GND))) # (!\c_reset_ctrl|cnt\(6) & (!\c_reset_ctrl|cnt[5]~28\ & VCC))
-- \c_reset_ctrl|cnt[6]~30\ = CARRY((\c_reset_ctrl|cnt\(6) & !\c_reset_ctrl|cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(6),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[5]~28\,
	combout => \c_reset_ctrl|cnt[6]~29_combout\,
	cout => \c_reset_ctrl|cnt[6]~30\);

-- Location: FF_X18_Y14_N13
\c_reset_ctrl|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[6]~29_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(6));

-- Location: LCCOMB_X18_Y14_N14
\c_reset_ctrl|cnt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[7]~31_combout\ = (\c_reset_ctrl|cnt\(7) & (!\c_reset_ctrl|cnt[6]~30\)) # (!\c_reset_ctrl|cnt\(7) & ((\c_reset_ctrl|cnt[6]~30\) # (GND)))
-- \c_reset_ctrl|cnt[7]~32\ = CARRY((!\c_reset_ctrl|cnt[6]~30\) # (!\c_reset_ctrl|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(7),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[6]~30\,
	combout => \c_reset_ctrl|cnt[7]~31_combout\,
	cout => \c_reset_ctrl|cnt[7]~32\);

-- Location: FF_X18_Y14_N15
\c_reset_ctrl|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[7]~31_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(7));

-- Location: LCCOMB_X18_Y14_N16
\c_reset_ctrl|cnt[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[8]~33_combout\ = (\c_reset_ctrl|cnt\(8) & (\c_reset_ctrl|cnt[7]~32\ $ (GND))) # (!\c_reset_ctrl|cnt\(8) & (!\c_reset_ctrl|cnt[7]~32\ & VCC))
-- \c_reset_ctrl|cnt[8]~34\ = CARRY((\c_reset_ctrl|cnt\(8) & !\c_reset_ctrl|cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(8),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[7]~32\,
	combout => \c_reset_ctrl|cnt[8]~33_combout\,
	cout => \c_reset_ctrl|cnt[8]~34\);

-- Location: FF_X18_Y14_N17
\c_reset_ctrl|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[8]~33_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(8));

-- Location: LCCOMB_X18_Y14_N18
\c_reset_ctrl|cnt[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[9]~35_combout\ = (\c_reset_ctrl|cnt\(9) & (!\c_reset_ctrl|cnt[8]~34\)) # (!\c_reset_ctrl|cnt\(9) & ((\c_reset_ctrl|cnt[8]~34\) # (GND)))
-- \c_reset_ctrl|cnt[9]~36\ = CARRY((!\c_reset_ctrl|cnt[8]~34\) # (!\c_reset_ctrl|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(9),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[8]~34\,
	combout => \c_reset_ctrl|cnt[9]~35_combout\,
	cout => \c_reset_ctrl|cnt[9]~36\);

-- Location: FF_X18_Y14_N19
\c_reset_ctrl|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[9]~35_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(9));

-- Location: LCCOMB_X18_Y14_N20
\c_reset_ctrl|cnt[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[10]~37_combout\ = (\c_reset_ctrl|cnt\(10) & (\c_reset_ctrl|cnt[9]~36\ $ (GND))) # (!\c_reset_ctrl|cnt\(10) & (!\c_reset_ctrl|cnt[9]~36\ & VCC))
-- \c_reset_ctrl|cnt[10]~38\ = CARRY((\c_reset_ctrl|cnt\(10) & !\c_reset_ctrl|cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(10),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[9]~36\,
	combout => \c_reset_ctrl|cnt[10]~37_combout\,
	cout => \c_reset_ctrl|cnt[10]~38\);

-- Location: FF_X18_Y14_N21
\c_reset_ctrl|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[10]~37_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(10));

-- Location: LCCOMB_X18_Y14_N22
\c_reset_ctrl|cnt[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[11]~39_combout\ = (\c_reset_ctrl|cnt\(11) & (!\c_reset_ctrl|cnt[10]~38\)) # (!\c_reset_ctrl|cnt\(11) & ((\c_reset_ctrl|cnt[10]~38\) # (GND)))
-- \c_reset_ctrl|cnt[11]~40\ = CARRY((!\c_reset_ctrl|cnt[10]~38\) # (!\c_reset_ctrl|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(11),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[10]~38\,
	combout => \c_reset_ctrl|cnt[11]~39_combout\,
	cout => \c_reset_ctrl|cnt[11]~40\);

-- Location: FF_X18_Y14_N23
\c_reset_ctrl|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[11]~39_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(11));

-- Location: LCCOMB_X19_Y14_N10
\c_reset_ctrl|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|Equal0~2_combout\ = (\c_reset_ctrl|cnt\(11) & (\c_reset_ctrl|cnt\(10) & (\c_reset_ctrl|cnt\(8) & \c_reset_ctrl|cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(11),
	datab => \c_reset_ctrl|cnt\(10),
	datac => \c_reset_ctrl|cnt\(8),
	datad => \c_reset_ctrl|cnt\(9),
	combout => \c_reset_ctrl|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y14_N24
\c_reset_ctrl|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|Equal0~1_combout\ = (\c_reset_ctrl|cnt\(6) & (\c_reset_ctrl|cnt\(5) & (\c_reset_ctrl|cnt\(7) & \c_reset_ctrl|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(6),
	datab => \c_reset_ctrl|cnt\(5),
	datac => \c_reset_ctrl|cnt\(7),
	datad => \c_reset_ctrl|cnt\(4),
	combout => \c_reset_ctrl|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y14_N24
\c_reset_ctrl|cnt[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[12]~41_combout\ = (\c_reset_ctrl|cnt\(12) & (\c_reset_ctrl|cnt[11]~40\ $ (GND))) # (!\c_reset_ctrl|cnt\(12) & (!\c_reset_ctrl|cnt[11]~40\ & VCC))
-- \c_reset_ctrl|cnt[12]~42\ = CARRY((\c_reset_ctrl|cnt\(12) & !\c_reset_ctrl|cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(12),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[11]~40\,
	combout => \c_reset_ctrl|cnt[12]~41_combout\,
	cout => \c_reset_ctrl|cnt[12]~42\);

-- Location: FF_X18_Y14_N25
\c_reset_ctrl|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[12]~41_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(12));

-- Location: LCCOMB_X18_Y14_N26
\c_reset_ctrl|cnt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[13]~43_combout\ = (\c_reset_ctrl|cnt\(13) & (!\c_reset_ctrl|cnt[12]~42\)) # (!\c_reset_ctrl|cnt\(13) & ((\c_reset_ctrl|cnt[12]~42\) # (GND)))
-- \c_reset_ctrl|cnt[13]~44\ = CARRY((!\c_reset_ctrl|cnt[12]~42\) # (!\c_reset_ctrl|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(13),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[12]~42\,
	combout => \c_reset_ctrl|cnt[13]~43_combout\,
	cout => \c_reset_ctrl|cnt[13]~44\);

-- Location: FF_X18_Y14_N27
\c_reset_ctrl|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[13]~43_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(13));

-- Location: LCCOMB_X18_Y14_N28
\c_reset_ctrl|cnt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[14]~45_combout\ = (\c_reset_ctrl|cnt\(14) & (\c_reset_ctrl|cnt[13]~44\ $ (GND))) # (!\c_reset_ctrl|cnt\(14) & (!\c_reset_ctrl|cnt[13]~44\ & VCC))
-- \c_reset_ctrl|cnt[14]~46\ = CARRY((\c_reset_ctrl|cnt\(14) & !\c_reset_ctrl|cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|cnt\(14),
	datad => VCC,
	cin => \c_reset_ctrl|cnt[13]~44\,
	combout => \c_reset_ctrl|cnt[14]~45_combout\,
	cout => \c_reset_ctrl|cnt[14]~46\);

-- Location: FF_X18_Y14_N29
\c_reset_ctrl|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[14]~45_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(14));

-- Location: LCCOMB_X18_Y14_N30
\c_reset_ctrl|cnt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|cnt[15]~47_combout\ = \c_reset_ctrl|cnt\(15) $ (\c_reset_ctrl|cnt[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(15),
	cin => \c_reset_ctrl|cnt[14]~46\,
	combout => \c_reset_ctrl|cnt[15]~47_combout\);

-- Location: FF_X18_Y14_N31
\c_reset_ctrl|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|cnt[15]~47_combout\,
	sclr => \c_reset_ctrl|process_0~0_combout\,
	ena => \c_reset_ctrl|cnt[8]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|cnt\(15));

-- Location: LCCOMB_X19_Y14_N4
\c_reset_ctrl|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|Equal0~3_combout\ = (\c_reset_ctrl|cnt\(15) & (\c_reset_ctrl|cnt\(14) & (\c_reset_ctrl|cnt\(13) & \c_reset_ctrl|cnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(15),
	datab => \c_reset_ctrl|cnt\(14),
	datac => \c_reset_ctrl|cnt\(13),
	datad => \c_reset_ctrl|cnt\(12),
	combout => \c_reset_ctrl|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y14_N6
\c_reset_ctrl|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|Equal0~0_combout\ = (\c_reset_ctrl|cnt\(0) & (\c_reset_ctrl|cnt\(3) & (\c_reset_ctrl|cnt\(2) & \c_reset_ctrl|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|cnt\(0),
	datab => \c_reset_ctrl|cnt\(3),
	datac => \c_reset_ctrl|cnt\(2),
	datad => \c_reset_ctrl|cnt\(1),
	combout => \c_reset_ctrl|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y14_N14
\c_reset_ctrl|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|Equal0~4_combout\ = (\c_reset_ctrl|Equal0~2_combout\ & (\c_reset_ctrl|Equal0~1_combout\ & (\c_reset_ctrl|Equal0~3_combout\ & \c_reset_ctrl|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|Equal0~2_combout\,
	datab => \c_reset_ctrl|Equal0~1_combout\,
	datac => \c_reset_ctrl|Equal0~3_combout\,
	datad => \c_reset_ctrl|Equal0~0_combout\,
	combout => \c_reset_ctrl|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y14_N12
\c_reset_ctrl|btn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|btn~0_combout\ = (\c_reset_ctrl|Equal0~4_combout\ & ((\c_reset_ctrl|btn_sync2~q\))) # (!\c_reset_ctrl|Equal0~4_combout\ & (\c_reset_ctrl|btn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|Equal0~4_combout\,
	datac => \c_reset_ctrl|btn~q\,
	datad => \c_reset_ctrl|btn_sync2~q\,
	combout => \c_reset_ctrl|btn~0_combout\);

-- Location: FF_X19_Y14_N13
\c_reset_ctrl|btn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|btn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|btn~q\);

-- Location: LCCOMB_X19_Y14_N26
\c_reset_ctrl|last_btn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|last_btn~feeder_combout\ = \c_reset_ctrl|btn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_reset_ctrl|btn~q\,
	combout => \c_reset_ctrl|last_btn~feeder_combout\);

-- Location: FF_X19_Y14_N27
\c_reset_ctrl|last_btn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|last_btn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|last_btn~q\);

-- Location: LCCOMB_X19_Y14_N0
\c_reset_ctrl|r_resetn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_reset_ctrl|r_resetn~0_combout\ = \c_reset_ctrl|r_resetn~q\ $ (((!\c_reset_ctrl|last_btn~q\ & \c_reset_ctrl|btn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|last_btn~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_reset_ctrl|btn~q\,
	combout => \c_reset_ctrl|r_resetn~0_combout\);

-- Location: FF_X19_Y14_N1
\c_reset_ctrl|r_resetn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_reset_ctrl|r_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_reset_ctrl|r_resetn~q\);

-- Location: LCCOMB_X21_Y7_N0
\c_eth1|c_rx|pr_FSM|cnt_size[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[0]~16_combout\ = \c_eth1|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth1|c_rx|pr_FSM|cnt_size[0]~17\ = CARRY(\c_eth1|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[0]~16_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[0]~17\);

-- Location: LCCOMB_X28_Y7_N16
\c_eth1|c_rx|decoder|timeout_count[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[0]~9_combout\ = \c_eth1|c_rx|decoder|timeout_count\(0) $ (VCC)
-- \c_eth1|c_rx|decoder|timeout_count[0]~10\ = CARRY(\c_eth1|c_rx|decoder|timeout_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|timeout_count\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|decoder|timeout_count[0]~9_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[0]~10\);

-- Location: CLKCTRL_G6
\c_reset_ctrl|r_resetn~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \c_reset_ctrl|r_resetn~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \c_reset_ctrl|r_resetn~clkctrl_outclk\);

-- Location: IOIBUF_X28_Y0_N1
\ETH1_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ETH1_RX,
	o => \ETH1_RX~input_o\);

-- Location: LCCOMB_X29_Y4_N10
\c_eth1|c_rx|f22|sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|f22|sync~feeder_combout\ = \ETH1_RX~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ETH1_RX~input_o\,
	combout => \c_eth1|c_rx|f22|sync~feeder_combout\);

-- Location: FF_X29_Y4_N11
\c_eth1|c_rx|f22|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|f22|sync~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|f22|sync~q\);

-- Location: LCCOMB_X29_Y4_N8
\c_eth1|c_rx|f22|sync2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|f22|sync2~feeder_combout\ = \c_eth1|c_rx|f22|sync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|f22|sync~q\,
	combout => \c_eth1|c_rx|f22|sync2~feeder_combout\);

-- Location: FF_X29_Y4_N9
\c_eth1|c_rx|f22|sync2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|f22|sync2~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|f22|sync2~q\);

-- Location: LCCOMB_X29_Y6_N24
\c_eth1|c_rx|decoder|data_buf~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~29_combout\ = (!\c_eth1|c_rx|f22|sync2~q\ & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|f22|sync2~q\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~29_combout\);

-- Location: FF_X29_Y6_N25
\c_eth1|c_rx|decoder|manchester_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|manchester_prev~q\);

-- Location: LCCOMB_X28_Y7_N14
\c_eth1|c_rx|decoder|timeout_count[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\ = (\c_eth1|c_rx|f22|sync2~q\ $ (!\c_eth1|c_rx|decoder|manchester_prev~q\)) # (!\c_eth1|c_rx|decoder|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|f22|sync2~q\,
	datab => \c_eth1|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth1|c_rx|decoder|Equal2~1_combout\,
	combout => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\);

-- Location: LCCOMB_X30_Y8_N0
\c_eth1|c_rx|decoder|data_buf~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~18_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(21),
	combout => \c_eth1|c_rx|decoder|data_buf~18_combout\);

-- Location: FF_X30_Y8_N1
\c_eth1|c_rx|decoder|data_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(22));

-- Location: LCCOMB_X30_Y8_N10
\c_eth1|c_rx|decoder|data_buf~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~46_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(22),
	combout => \c_eth1|c_rx|decoder|data_buf~46_combout\);

-- Location: FF_X30_Y8_N11
\c_eth1|c_rx|decoder|data_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(23));

-- Location: LCCOMB_X32_Y6_N22
\c_eth1|c_rx|decoder|data_buf~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~17_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(23),
	combout => \c_eth1|c_rx|decoder|data_buf~17_combout\);

-- Location: FF_X32_Y6_N23
\c_eth1|c_rx|decoder|data_buf[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(24));

-- Location: LCCOMB_X32_Y6_N24
\c_eth1|c_rx|decoder|data_buf~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~45_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datac => \c_eth1|c_rx|decoder|data_buf\(24),
	combout => \c_eth1|c_rx|decoder|data_buf~45_combout\);

-- Location: FF_X32_Y6_N25
\c_eth1|c_rx|decoder|data_buf[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(25));

-- Location: LCCOMB_X32_Y6_N28
\c_eth1|c_rx|decoder|data_buf~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~16_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(25),
	combout => \c_eth1|c_rx|decoder|data_buf~16_combout\);

-- Location: FF_X32_Y6_N29
\c_eth1|c_rx|decoder|data_buf[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(26));

-- Location: LCCOMB_X32_Y6_N6
\c_eth1|c_rx|decoder|data_buf~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~44_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(26),
	combout => \c_eth1|c_rx|decoder|data_buf~44_combout\);

-- Location: FF_X32_Y6_N7
\c_eth1|c_rx|decoder|data_buf[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(27));

-- Location: LCCOMB_X32_Y6_N10
\c_eth1|c_rx|decoder|data_buf~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~15_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(27),
	combout => \c_eth1|c_rx|decoder|data_buf~15_combout\);

-- Location: FF_X32_Y6_N11
\c_eth1|c_rx|decoder|data_buf[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(28));

-- Location: LCCOMB_X32_Y6_N20
\c_eth1|c_rx|decoder|data_buf~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~43_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(28),
	combout => \c_eth1|c_rx|decoder|data_buf~43_combout\);

-- Location: FF_X32_Y6_N21
\c_eth1|c_rx|decoder|data_buf[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(29));

-- Location: LCCOMB_X32_Y6_N16
\c_eth1|c_rx|decoder|data_buf~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~14_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(29),
	combout => \c_eth1|c_rx|decoder|data_buf~14_combout\);

-- Location: FF_X32_Y6_N17
\c_eth1|c_rx|decoder|data_buf[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(30));

-- Location: LCCOMB_X32_Y6_N18
\c_eth1|c_rx|decoder|data_buf~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~42_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(30),
	combout => \c_eth1|c_rx|decoder|data_buf~42_combout\);

-- Location: FF_X32_Y6_N19
\c_eth1|c_rx|decoder|data_buf[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(31));

-- Location: LCCOMB_X33_Y7_N22
\c_eth1|c_rx|decoder|data_buf~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~13_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(31),
	combout => \c_eth1|c_rx|decoder|data_buf~13_combout\);

-- Location: FF_X33_Y7_N23
\c_eth1|c_rx|decoder|data_buf[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(32));

-- Location: LCCOMB_X33_Y7_N0
\c_eth1|c_rx|decoder|data_buf~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~41_combout\ = (\c_eth1|c_rx|decoder|data_buf\(32) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(32),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~41_combout\);

-- Location: FF_X33_Y7_N1
\c_eth1|c_rx|decoder|data_buf[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(33));

-- Location: LCCOMB_X33_Y7_N28
\c_eth1|c_rx|decoder|data_buf~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~12_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(33),
	combout => \c_eth1|c_rx|decoder|data_buf~12_combout\);

-- Location: FF_X33_Y7_N29
\c_eth1|c_rx|decoder|data_buf[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(34));

-- Location: LCCOMB_X33_Y7_N6
\c_eth1|c_rx|decoder|data_buf~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~40_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(34),
	combout => \c_eth1|c_rx|decoder|data_buf~40_combout\);

-- Location: FF_X33_Y7_N7
\c_eth1|c_rx|decoder|data_buf[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(35));

-- Location: LCCOMB_X33_Y7_N18
\c_eth1|c_rx|decoder|data_buf~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~11_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(35),
	combout => \c_eth1|c_rx|decoder|data_buf~11_combout\);

-- Location: FF_X33_Y7_N19
\c_eth1|c_rx|decoder|data_buf[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(36));

-- Location: LCCOMB_X33_Y7_N20
\c_eth1|c_rx|decoder|data_buf~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~39_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(36),
	combout => \c_eth1|c_rx|decoder|data_buf~39_combout\);

-- Location: FF_X33_Y7_N21
\c_eth1|c_rx|decoder|data_buf[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(37));

-- Location: LCCOMB_X33_Y7_N8
\c_eth1|c_rx|decoder|data_buf~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~10_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(37),
	combout => \c_eth1|c_rx|decoder|data_buf~10_combout\);

-- Location: FF_X33_Y7_N9
\c_eth1|c_rx|decoder|data_buf[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(38));

-- Location: LCCOMB_X33_Y7_N10
\c_eth1|c_rx|decoder|data_buf~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~38_combout\ = (\c_eth1|c_rx|decoder|data_buf\(38) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|data_buf\(38),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~38_combout\);

-- Location: FF_X33_Y7_N11
\c_eth1|c_rx|decoder|data_buf[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(39));

-- Location: LCCOMB_X33_Y7_N14
\c_eth1|c_rx|decoder|data_buf~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~9_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(39),
	combout => \c_eth1|c_rx|decoder|data_buf~9_combout\);

-- Location: FF_X32_Y7_N25
\c_eth1|c_rx|decoder|data_buf[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|decoder|data_buf~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(40));

-- Location: LCCOMB_X32_Y7_N10
\c_eth1|c_rx|decoder|data_buf~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~37_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(40),
	combout => \c_eth1|c_rx|decoder|data_buf~37_combout\);

-- Location: FF_X32_Y7_N11
\c_eth1|c_rx|decoder|data_buf[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~37_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(41));

-- Location: LCCOMB_X32_Y7_N22
\c_eth1|c_rx|decoder|data_buf~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~8_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(41),
	combout => \c_eth1|c_rx|decoder|data_buf~8_combout\);

-- Location: FF_X32_Y7_N23
\c_eth1|c_rx|decoder|data_buf[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(42));

-- Location: LCCOMB_X32_Y7_N0
\c_eth1|c_rx|decoder|data_buf~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~36_combout\ = (\c_eth1|c_rx|decoder|data_buf\(42) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(42),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~36_combout\);

-- Location: FF_X32_Y7_N1
\c_eth1|c_rx|decoder|data_buf[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(43));

-- Location: LCCOMB_X32_Y7_N28
\c_eth1|c_rx|decoder|data_buf~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~7_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(43),
	combout => \c_eth1|c_rx|decoder|data_buf~7_combout\);

-- Location: FF_X32_Y7_N29
\c_eth1|c_rx|decoder|data_buf[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(44));

-- Location: LCCOMB_X32_Y7_N14
\c_eth1|c_rx|decoder|data_buf~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~35_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(44),
	combout => \c_eth1|c_rx|decoder|data_buf~35_combout\);

-- Location: FF_X32_Y7_N15
\c_eth1|c_rx|decoder|data_buf[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~35_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(45));

-- Location: LCCOMB_X32_Y7_N2
\c_eth1|c_rx|decoder|data_buf~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~6_combout\ = (\c_eth1|c_rx|decoder|data_buf\(45) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|data_buf\(45),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~6_combout\);

-- Location: FF_X32_Y7_N3
\c_eth1|c_rx|decoder|data_buf[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(46));

-- Location: LCCOMB_X32_Y7_N12
\c_eth1|c_rx|decoder|data_buf~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~34_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(46),
	combout => \c_eth1|c_rx|decoder|data_buf~34_combout\);

-- Location: FF_X32_Y7_N13
\c_eth1|c_rx|decoder|data_buf[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(47));

-- Location: LCCOMB_X32_Y7_N16
\c_eth1|c_rx|decoder|data_buf~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~5_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(47),
	combout => \c_eth1|c_rx|decoder|data_buf~5_combout\);

-- Location: FF_X32_Y7_N17
\c_eth1|c_rx|decoder|data_buf[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(48));

-- Location: LCCOMB_X32_Y7_N8
\c_eth1|c_rx|decoder|data_buf~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~33_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(48),
	combout => \c_eth1|c_rx|decoder|data_buf~33_combout\);

-- Location: FF_X32_Y7_N9
\c_eth1|c_rx|decoder|data_buf[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~33_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(49));

-- Location: LCCOMB_X32_Y7_N24
\c_eth1|c_rx|decoder|data_buf~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~4_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datab => \c_eth1|c_rx|decoder|data_buf\(49),
	combout => \c_eth1|c_rx|decoder|data_buf~4_combout\);

-- Location: LCCOMB_X31_Y7_N12
\c_eth1|c_rx|decoder|data_buf[50]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf[50]~feeder_combout\ = \c_eth1|c_rx|decoder|data_buf~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|decoder|data_buf~4_combout\,
	combout => \c_eth1|c_rx|decoder|data_buf[50]~feeder_combout\);

-- Location: FF_X31_Y7_N13
\c_eth1|c_rx|decoder|data_buf[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf[50]~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(50));

-- Location: LCCOMB_X32_Y7_N6
\c_eth1|c_rx|decoder|data_buf~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~32_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(50),
	combout => \c_eth1|c_rx|decoder|data_buf~32_combout\);

-- Location: FF_X32_Y7_N7
\c_eth1|c_rx|decoder|data_buf[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(51));

-- Location: LCCOMB_X31_Y7_N26
\c_eth1|c_rx|decoder|data_buf~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~3_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(51),
	combout => \c_eth1|c_rx|decoder|data_buf~3_combout\);

-- Location: FF_X31_Y7_N27
\c_eth1|c_rx|decoder|data_buf[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(52));

-- Location: LCCOMB_X31_Y7_N2
\c_eth1|c_rx|decoder|data_buf~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~31_combout\ = (\c_eth1|c_rx|decoder|data_buf\(52) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(52),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~31_combout\);

-- Location: FF_X31_Y7_N3
\c_eth1|c_rx|decoder|data_buf[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(53));

-- Location: LCCOMB_X31_Y7_N0
\c_eth1|c_rx|decoder|data_buf~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~2_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(53))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(53),
	combout => \c_eth1|c_rx|decoder|data_buf~2_combout\);

-- Location: FF_X31_Y7_N1
\c_eth1|c_rx|decoder|data_buf[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(54));

-- Location: LCCOMB_X31_Y8_N16
\c_eth1|c_rx|decoder|data_buf~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~30_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(54),
	combout => \c_eth1|c_rx|decoder|data_buf~30_combout\);

-- Location: FF_X31_Y8_N17
\c_eth1|c_rx|decoder|data_buf[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(55));

-- Location: LCCOMB_X32_Y7_N26
\c_eth1|c_rx|decoder|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~9_combout\ = (\c_eth1|c_rx|decoder|data_buf\(53) & (\c_eth1|c_rx|decoder|data_buf\(49) & (\c_eth1|c_rx|decoder|data_buf\(55) & \c_eth1|c_rx|decoder|data_buf\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(53),
	datab => \c_eth1|c_rx|decoder|data_buf\(49),
	datac => \c_eth1|c_rx|decoder|data_buf\(55),
	datad => \c_eth1|c_rx|decoder|data_buf\(51),
	combout => \c_eth1|c_rx|decoder|Equal0~9_combout\);

-- Location: LCCOMB_X32_Y7_N20
\c_eth1|c_rx|decoder|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~10_combout\ = (\c_eth1|c_rx|decoder|data_buf\(41) & (\c_eth1|c_rx|decoder|data_buf\(43) & (\c_eth1|c_rx|decoder|data_buf\(45) & \c_eth1|c_rx|decoder|data_buf\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(41),
	datab => \c_eth1|c_rx|decoder|data_buf\(43),
	datac => \c_eth1|c_rx|decoder|data_buf\(45),
	datad => \c_eth1|c_rx|decoder|data_buf\(47),
	combout => \c_eth1|c_rx|decoder|Equal0~10_combout\);

-- Location: LCCOMB_X32_Y6_N26
\c_eth1|c_rx|decoder|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~12_combout\ = (\c_eth1|c_rx|decoder|data_buf\(27) & (\c_eth1|c_rx|decoder|data_buf\(29) & (\c_eth1|c_rx|decoder|data_buf\(31) & \c_eth1|c_rx|decoder|data_buf\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(27),
	datab => \c_eth1|c_rx|decoder|data_buf\(29),
	datac => \c_eth1|c_rx|decoder|data_buf\(31),
	datad => \c_eth1|c_rx|decoder|data_buf\(25),
	combout => \c_eth1|c_rx|decoder|Equal0~12_combout\);

-- Location: LCCOMB_X33_Y7_N2
\c_eth1|c_rx|decoder|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~11_combout\ = (\c_eth1|c_rx|decoder|data_buf\(35) & (\c_eth1|c_rx|decoder|data_buf\(37) & (\c_eth1|c_rx|decoder|data_buf\(39) & \c_eth1|c_rx|decoder|data_buf\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(35),
	datab => \c_eth1|c_rx|decoder|data_buf\(37),
	datac => \c_eth1|c_rx|decoder|data_buf\(39),
	datad => \c_eth1|c_rx|decoder|data_buf\(33),
	combout => \c_eth1|c_rx|decoder|Equal0~11_combout\);

-- Location: LCCOMB_X33_Y7_N12
\c_eth1|c_rx|decoder|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~13_combout\ = (\c_eth1|c_rx|decoder|Equal0~9_combout\ & (\c_eth1|c_rx|decoder|Equal0~10_combout\ & (\c_eth1|c_rx|decoder|Equal0~12_combout\ & \c_eth1|c_rx|decoder|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal0~9_combout\,
	datab => \c_eth1|c_rx|decoder|Equal0~10_combout\,
	datac => \c_eth1|c_rx|decoder|Equal0~12_combout\,
	datad => \c_eth1|c_rx|decoder|Equal0~11_combout\,
	combout => \c_eth1|c_rx|decoder|Equal0~13_combout\);

-- Location: LCCOMB_X30_Y7_N14
\c_eth1|c_rx|decoder|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~7_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(2) & (!\c_eth1|c_rx|decoder|data_buf\(4) & (!\c_eth1|c_rx|decoder|data_buf\(0) & !\c_eth1|c_rx|decoder|data_buf\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(2),
	datab => \c_eth1|c_rx|decoder|data_buf\(4),
	datac => \c_eth1|c_rx|decoder|data_buf\(0),
	datad => \c_eth1|c_rx|decoder|data_buf\(6),
	combout => \c_eth1|c_rx|decoder|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y7_N24
\c_eth1|c_rx|decoder|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~6_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(10) & (!\c_eth1|c_rx|decoder|data_buf\(12) & (!\c_eth1|c_rx|decoder|data_buf\(8) & !\c_eth1|c_rx|decoder|data_buf\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(10),
	datab => \c_eth1|c_rx|decoder|data_buf\(12),
	datac => \c_eth1|c_rx|decoder|data_buf\(8),
	datad => \c_eth1|c_rx|decoder|data_buf\(14),
	combout => \c_eth1|c_rx|decoder|Equal0~6_combout\);

-- Location: LCCOMB_X30_Y8_N8
\c_eth1|c_rx|decoder|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~5_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(18) & (!\c_eth1|c_rx|decoder|data_buf\(20) & (!\c_eth1|c_rx|decoder|data_buf\(16) & !\c_eth1|c_rx|decoder|data_buf\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(18),
	datab => \c_eth1|c_rx|decoder|data_buf\(20),
	datac => \c_eth1|c_rx|decoder|data_buf\(16),
	datad => \c_eth1|c_rx|decoder|data_buf\(22),
	combout => \c_eth1|c_rx|decoder|Equal0~5_combout\);

-- Location: LCCOMB_X31_Y7_N14
\c_eth1|c_rx|decoder|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~0_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(50) & (!\c_eth1|c_rx|decoder|data_buf\(54) & (!\c_eth1|c_rx|decoder|data_buf\(52) & !\c_eth1|c_rx|decoder|data_buf\(48))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(50),
	datab => \c_eth1|c_rx|decoder|data_buf\(54),
	datac => \c_eth1|c_rx|decoder|data_buf\(52),
	datad => \c_eth1|c_rx|decoder|data_buf\(48),
	combout => \c_eth1|c_rx|decoder|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y6_N0
\c_eth1|c_rx|decoder|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~3_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(28) & (!\c_eth1|c_rx|decoder|data_buf\(26) & (!\c_eth1|c_rx|decoder|data_buf\(24) & !\c_eth1|c_rx|decoder|data_buf\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(28),
	datab => \c_eth1|c_rx|decoder|data_buf\(26),
	datac => \c_eth1|c_rx|decoder|data_buf\(24),
	datad => \c_eth1|c_rx|decoder|data_buf\(30),
	combout => \c_eth1|c_rx|decoder|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y7_N18
\c_eth1|c_rx|decoder|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~1_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(44) & (!\c_eth1|c_rx|decoder|data_buf\(40) & (!\c_eth1|c_rx|decoder|data_buf\(42) & !\c_eth1|c_rx|decoder|data_buf\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(44),
	datab => \c_eth1|c_rx|decoder|data_buf\(40),
	datac => \c_eth1|c_rx|decoder|data_buf\(42),
	datad => \c_eth1|c_rx|decoder|data_buf\(46),
	combout => \c_eth1|c_rx|decoder|Equal0~1_combout\);

-- Location: LCCOMB_X33_Y7_N24
\c_eth1|c_rx|decoder|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~2_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(32) & (!\c_eth1|c_rx|decoder|data_buf\(34) & (!\c_eth1|c_rx|decoder|data_buf\(38) & !\c_eth1|c_rx|decoder|data_buf\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(32),
	datab => \c_eth1|c_rx|decoder|data_buf\(34),
	datac => \c_eth1|c_rx|decoder|data_buf\(38),
	datad => \c_eth1|c_rx|decoder|data_buf\(36),
	combout => \c_eth1|c_rx|decoder|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y7_N4
\c_eth1|c_rx|decoder|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~4_combout\ = (\c_eth1|c_rx|decoder|Equal0~0_combout\ & (\c_eth1|c_rx|decoder|Equal0~3_combout\ & (\c_eth1|c_rx|decoder|Equal0~1_combout\ & \c_eth1|c_rx|decoder|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal0~0_combout\,
	datab => \c_eth1|c_rx|decoder|Equal0~3_combout\,
	datac => \c_eth1|c_rx|decoder|Equal0~1_combout\,
	datad => \c_eth1|c_rx|decoder|Equal0~2_combout\,
	combout => \c_eth1|c_rx|decoder|Equal0~4_combout\);

-- Location: LCCOMB_X30_Y7_N0
\c_eth1|c_rx|decoder|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~8_combout\ = (\c_eth1|c_rx|decoder|Equal0~7_combout\ & (\c_eth1|c_rx|decoder|Equal0~6_combout\ & (\c_eth1|c_rx|decoder|Equal0~5_combout\ & \c_eth1|c_rx|decoder|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal0~7_combout\,
	datab => \c_eth1|c_rx|decoder|Equal0~6_combout\,
	datac => \c_eth1|c_rx|decoder|Equal0~5_combout\,
	datad => \c_eth1|c_rx|decoder|Equal0~4_combout\,
	combout => \c_eth1|c_rx|decoder|Equal0~8_combout\);

-- Location: LCCOMB_X30_Y8_N18
\c_eth1|c_rx|decoder|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~14_combout\ = (\c_eth1|c_rx|decoder|data_buf\(21) & (\c_eth1|c_rx|decoder|data_buf\(17) & (\c_eth1|c_rx|decoder|data_buf\(19) & \c_eth1|c_rx|decoder|data_buf\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(21),
	datab => \c_eth1|c_rx|decoder|data_buf\(17),
	datac => \c_eth1|c_rx|decoder|data_buf\(19),
	datad => \c_eth1|c_rx|decoder|data_buf\(23),
	combout => \c_eth1|c_rx|decoder|Equal0~14_combout\);

-- Location: LCCOMB_X30_Y7_N22
\c_eth1|c_rx|decoder|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~16_combout\ = (\c_eth1|c_rx|decoder|data_buf\(5) & \c_eth1|c_rx|decoder|data_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(5),
	datad => \c_eth1|c_rx|decoder|data_buf\(7),
	combout => \c_eth1|c_rx|decoder|Equal0~16_combout\);

-- Location: LCCOMB_X31_Y7_N4
\c_eth1|c_rx|decoder|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~15_combout\ = (\c_eth1|c_rx|decoder|data_buf\(9) & (\c_eth1|c_rx|decoder|data_buf\(15) & (\c_eth1|c_rx|decoder|data_buf\(11) & \c_eth1|c_rx|decoder|data_buf\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(9),
	datab => \c_eth1|c_rx|decoder|data_buf\(15),
	datac => \c_eth1|c_rx|decoder|data_buf\(11),
	datad => \c_eth1|c_rx|decoder|data_buf\(13),
	combout => \c_eth1|c_rx|decoder|Equal0~15_combout\);

-- Location: LCCOMB_X30_Y7_N20
\c_eth1|c_rx|decoder|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~17_combout\ = (\c_eth1|c_rx|decoder|data_buf\(1) & (\c_eth1|c_rx|decoder|data_buf\(3) & (\c_eth1|c_rx|decoder|Equal0~16_combout\ & \c_eth1|c_rx|decoder|Equal0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(1),
	datab => \c_eth1|c_rx|decoder|data_buf\(3),
	datac => \c_eth1|c_rx|decoder|Equal0~16_combout\,
	datad => \c_eth1|c_rx|decoder|Equal0~15_combout\,
	combout => \c_eth1|c_rx|decoder|Equal0~17_combout\);

-- Location: LCCOMB_X30_Y7_N6
\c_eth1|c_rx|decoder|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal0~18_combout\ = (\c_eth1|c_rx|decoder|Equal0~13_combout\ & (\c_eth1|c_rx|decoder|Equal0~8_combout\ & (\c_eth1|c_rx|decoder|Equal0~14_combout\ & \c_eth1|c_rx|decoder|Equal0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal0~13_combout\,
	datab => \c_eth1|c_rx|decoder|Equal0~8_combout\,
	datac => \c_eth1|c_rx|decoder|Equal0~14_combout\,
	datad => \c_eth1|c_rx|decoder|Equal0~17_combout\,
	combout => \c_eth1|c_rx|decoder|Equal0~18_combout\);

-- Location: LCCOMB_X30_Y7_N30
\c_eth1|c_rx|decoder|data_buf[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf[16]~58_combout\ = (\c_eth1|c_rx|decoder|timeout~q\) # ((!\c_eth1|c_rx|decoder|Equal0~18_combout\ & (\c_eth1|c_rx|decoder|manchester_prev~q\ $ (!\c_eth1|c_rx|f22|sync2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|manchester_prev~q\,
	datab => \c_eth1|c_rx|f22|sync2~q\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\);

-- Location: FF_X30_Y7_N15
\c_eth1|c_rx|decoder|data_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|decoder|data_buf~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(0));

-- Location: LCCOMB_X30_Y7_N10
\c_eth1|c_rx|decoder|data_buf~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~57_combout\ = (\c_eth1|c_rx|decoder|data_buf\(0) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|data_buf\(0),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~57_combout\);

-- Location: FF_X30_Y7_N11
\c_eth1|c_rx|decoder|data_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~57_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(1));

-- Location: LCCOMB_X30_Y7_N28
\c_eth1|c_rx|decoder|data_buf~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~28_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(1),
	combout => \c_eth1|c_rx|decoder|data_buf~28_combout\);

-- Location: FF_X30_Y7_N29
\c_eth1|c_rx|decoder|data_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(2));

-- Location: LCCOMB_X30_Y7_N24
\c_eth1|c_rx|decoder|data_buf~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~56_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(2),
	combout => \c_eth1|c_rx|decoder|data_buf~56_combout\);

-- Location: FF_X30_Y7_N25
\c_eth1|c_rx|decoder|data_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~56_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(3));

-- Location: LCCOMB_X30_Y7_N18
\c_eth1|c_rx|decoder|data_buf~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~27_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(3),
	combout => \c_eth1|c_rx|decoder|data_buf~27_combout\);

-- Location: FF_X30_Y7_N19
\c_eth1|c_rx|decoder|data_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(4));

-- Location: LCCOMB_X30_Y7_N12
\c_eth1|c_rx|decoder|data_buf~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~55_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(4),
	combout => \c_eth1|c_rx|decoder|data_buf~55_combout\);

-- Location: FF_X30_Y7_N13
\c_eth1|c_rx|decoder|data_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~55_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(5));

-- Location: LCCOMB_X30_Y7_N16
\c_eth1|c_rx|decoder|data_buf~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~26_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(5),
	combout => \c_eth1|c_rx|decoder|data_buf~26_combout\);

-- Location: FF_X30_Y7_N17
\c_eth1|c_rx|decoder|data_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(6));

-- Location: LCCOMB_X30_Y7_N2
\c_eth1|c_rx|decoder|data_buf~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~54_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(6),
	combout => \c_eth1|c_rx|decoder|data_buf~54_combout\);

-- Location: FF_X30_Y7_N3
\c_eth1|c_rx|decoder|data_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~54_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(7));

-- Location: LCCOMB_X31_Y7_N30
\c_eth1|c_rx|decoder|data_buf~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~25_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(7),
	combout => \c_eth1|c_rx|decoder|data_buf~25_combout\);

-- Location: FF_X31_Y7_N31
\c_eth1|c_rx|decoder|data_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(8));

-- Location: LCCOMB_X31_Y7_N10
\c_eth1|c_rx|decoder|data_buf~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~53_combout\ = (\c_eth1|c_rx|decoder|data_buf\(8) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(8),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~53_combout\);

-- Location: FF_X31_Y7_N11
\c_eth1|c_rx|decoder|data_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~53_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(9));

-- Location: LCCOMB_X31_Y7_N20
\c_eth1|c_rx|decoder|data_buf~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~24_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(9),
	combout => \c_eth1|c_rx|decoder|data_buf~24_combout\);

-- Location: FF_X31_Y7_N21
\c_eth1|c_rx|decoder|data_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(10));

-- Location: LCCOMB_X31_Y7_N8
\c_eth1|c_rx|decoder|data_buf~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~52_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(10),
	combout => \c_eth1|c_rx|decoder|data_buf~52_combout\);

-- Location: FF_X31_Y7_N9
\c_eth1|c_rx|decoder|data_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~52_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(11));

-- Location: LCCOMB_X31_Y7_N18
\c_eth1|c_rx|decoder|data_buf~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~23_combout\ = (\c_eth1|c_rx|decoder|data_buf\(11) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|data_buf\(11),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~23_combout\);

-- Location: FF_X31_Y7_N19
\c_eth1|c_rx|decoder|data_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(12));

-- Location: LCCOMB_X31_Y7_N6
\c_eth1|c_rx|decoder|data_buf~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~51_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(12),
	combout => \c_eth1|c_rx|decoder|data_buf~51_combout\);

-- Location: FF_X31_Y7_N7
\c_eth1|c_rx|decoder|data_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~51_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(13));

-- Location: LCCOMB_X31_Y7_N16
\c_eth1|c_rx|decoder|data_buf~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~22_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(13),
	combout => \c_eth1|c_rx|decoder|data_buf~22_combout\);

-- Location: FF_X31_Y7_N17
\c_eth1|c_rx|decoder|data_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(14));

-- Location: LCCOMB_X31_Y7_N28
\c_eth1|c_rx|decoder|data_buf~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~50_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(14),
	combout => \c_eth1|c_rx|decoder|data_buf~50_combout\);

-- Location: FF_X31_Y7_N29
\c_eth1|c_rx|decoder|data_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~50_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(15));

-- Location: LCCOMB_X30_Y8_N22
\c_eth1|c_rx|decoder|data_buf~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~21_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(15),
	combout => \c_eth1|c_rx|decoder|data_buf~21_combout\);

-- Location: FF_X30_Y8_N23
\c_eth1|c_rx|decoder|data_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(16));

-- Location: LCCOMB_X30_Y8_N24
\c_eth1|c_rx|decoder|data_buf~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~49_combout\ = (\c_eth1|c_rx|decoder|data_buf\(16) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(16),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~49_combout\);

-- Location: FF_X30_Y8_N25
\c_eth1|c_rx|decoder|data_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~49_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(17));

-- Location: LCCOMB_X30_Y8_N28
\c_eth1|c_rx|decoder|data_buf~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~20_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(17),
	combout => \c_eth1|c_rx|decoder|data_buf~20_combout\);

-- Location: FF_X30_Y8_N29
\c_eth1|c_rx|decoder|data_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(18));

-- Location: LCCOMB_X30_Y8_N30
\c_eth1|c_rx|decoder|data_buf~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~48_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(18),
	combout => \c_eth1|c_rx|decoder|data_buf~48_combout\);

-- Location: FF_X30_Y8_N31
\c_eth1|c_rx|decoder|data_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(19));

-- Location: LCCOMB_X30_Y8_N2
\c_eth1|c_rx|decoder|data_buf~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~19_combout\ = (\c_eth1|c_rx|decoder|data_buf\(19) & !\c_eth1|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(19),
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|data_buf~19_combout\);

-- Location: FF_X30_Y8_N3
\c_eth1|c_rx|decoder|data_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(20));

-- Location: LCCOMB_X30_Y8_N12
\c_eth1|c_rx|decoder|data_buf~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_buf~47_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|data_buf\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|data_buf\(20),
	combout => \c_eth1|c_rx|decoder|data_buf~47_combout\);

-- Location: FF_X30_Y8_N13
\c_eth1|c_rx|decoder|data_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_buf~47_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_buf\(21));

-- Location: LCCOMB_X30_Y8_N4
\c_eth1|c_rx|decoder|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~5_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(21) & (!\c_eth1|c_rx|decoder|data_buf\(17) & (!\c_eth1|c_rx|decoder|data_buf\(19) & !\c_eth1|c_rx|decoder|data_buf\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(21),
	datab => \c_eth1|c_rx|decoder|data_buf\(17),
	datac => \c_eth1|c_rx|decoder|data_buf\(19),
	datad => \c_eth1|c_rx|decoder|data_buf\(23),
	combout => \c_eth1|c_rx|decoder|Equal1~5_combout\);

-- Location: LCCOMB_X32_Y6_N4
\c_eth1|c_rx|decoder|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~3_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(27) & (!\c_eth1|c_rx|decoder|data_buf\(29) & (!\c_eth1|c_rx|decoder|data_buf\(31) & !\c_eth1|c_rx|decoder|data_buf\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(27),
	datab => \c_eth1|c_rx|decoder|data_buf\(29),
	datac => \c_eth1|c_rx|decoder|data_buf\(31),
	datad => \c_eth1|c_rx|decoder|data_buf\(25),
	combout => \c_eth1|c_rx|decoder|Equal1~3_combout\);

-- Location: LCCOMB_X32_Y7_N30
\c_eth1|c_rx|decoder|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~0_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(53) & (!\c_eth1|c_rx|decoder|data_buf\(49) & (!\c_eth1|c_rx|decoder|data_buf\(55) & !\c_eth1|c_rx|decoder|data_buf\(51))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(53),
	datab => \c_eth1|c_rx|decoder|data_buf\(49),
	datac => \c_eth1|c_rx|decoder|data_buf\(55),
	datad => \c_eth1|c_rx|decoder|data_buf\(51),
	combout => \c_eth1|c_rx|decoder|Equal1~0_combout\);

-- Location: LCCOMB_X33_Y7_N26
\c_eth1|c_rx|decoder|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~2_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(35) & (!\c_eth1|c_rx|decoder|data_buf\(37) & (!\c_eth1|c_rx|decoder|data_buf\(39) & !\c_eth1|c_rx|decoder|data_buf\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(35),
	datab => \c_eth1|c_rx|decoder|data_buf\(37),
	datac => \c_eth1|c_rx|decoder|data_buf\(39),
	datad => \c_eth1|c_rx|decoder|data_buf\(33),
	combout => \c_eth1|c_rx|decoder|Equal1~2_combout\);

-- Location: LCCOMB_X33_Y7_N16
\c_eth1|c_rx|decoder|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~1_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(45) & (!\c_eth1|c_rx|decoder|data_buf\(41) & (!\c_eth1|c_rx|decoder|data_buf\(43) & !\c_eth1|c_rx|decoder|data_buf\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(45),
	datab => \c_eth1|c_rx|decoder|data_buf\(41),
	datac => \c_eth1|c_rx|decoder|data_buf\(43),
	datad => \c_eth1|c_rx|decoder|data_buf\(47),
	combout => \c_eth1|c_rx|decoder|Equal1~1_combout\);

-- Location: LCCOMB_X33_Y7_N4
\c_eth1|c_rx|decoder|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~4_combout\ = (\c_eth1|c_rx|decoder|Equal1~3_combout\ & (\c_eth1|c_rx|decoder|Equal1~0_combout\ & (\c_eth1|c_rx|decoder|Equal1~2_combout\ & \c_eth1|c_rx|decoder|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal1~3_combout\,
	datab => \c_eth1|c_rx|decoder|Equal1~0_combout\,
	datac => \c_eth1|c_rx|decoder|Equal1~2_combout\,
	datad => \c_eth1|c_rx|decoder|Equal1~1_combout\,
	combout => \c_eth1|c_rx|decoder|Equal1~4_combout\);

-- Location: LCCOMB_X30_Y7_N8
\c_eth1|c_rx|decoder|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~7_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(5) & !\c_eth1|c_rx|decoder|data_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(5),
	datad => \c_eth1|c_rx|decoder|data_buf\(7),
	combout => \c_eth1|c_rx|decoder|Equal1~7_combout\);

-- Location: LCCOMB_X31_Y7_N22
\c_eth1|c_rx|decoder|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~6_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(9) & (!\c_eth1|c_rx|decoder|data_buf\(15) & (!\c_eth1|c_rx|decoder|data_buf\(11) & !\c_eth1|c_rx|decoder|data_buf\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(9),
	datab => \c_eth1|c_rx|decoder|data_buf\(15),
	datac => \c_eth1|c_rx|decoder|data_buf\(11),
	datad => \c_eth1|c_rx|decoder|data_buf\(13),
	combout => \c_eth1|c_rx|decoder|Equal1~6_combout\);

-- Location: LCCOMB_X30_Y7_N26
\c_eth1|c_rx|decoder|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~8_combout\ = (!\c_eth1|c_rx|decoder|data_buf\(1) & (!\c_eth1|c_rx|decoder|data_buf\(3) & (\c_eth1|c_rx|decoder|Equal1~7_combout\ & \c_eth1|c_rx|decoder|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|data_buf\(1),
	datab => \c_eth1|c_rx|decoder|data_buf\(3),
	datac => \c_eth1|c_rx|decoder|Equal1~7_combout\,
	datad => \c_eth1|c_rx|decoder|Equal1~6_combout\,
	combout => \c_eth1|c_rx|decoder|Equal1~8_combout\);

-- Location: LCCOMB_X30_Y7_N4
\c_eth1|c_rx|decoder|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal1~9_combout\ = (((!\c_eth1|c_rx|decoder|Equal1~8_combout\) # (!\c_eth1|c_rx|decoder|Equal1~4_combout\)) # (!\c_eth1|c_rx|decoder|Equal0~8_combout\)) # (!\c_eth1|c_rx|decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal1~5_combout\,
	datab => \c_eth1|c_rx|decoder|Equal0~8_combout\,
	datac => \c_eth1|c_rx|decoder|Equal1~4_combout\,
	datad => \c_eth1|c_rx|decoder|Equal1~8_combout\,
	combout => \c_eth1|c_rx|decoder|Equal1~9_combout\);

-- Location: LCCOMB_X28_Y7_N4
\c_eth1|c_rx|decoder|timeout_count[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|Equal1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\);

-- Location: FF_X28_Y7_N17
\c_eth1|c_rx|decoder|timeout_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[0]~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(0));

-- Location: LCCOMB_X28_Y7_N18
\c_eth1|c_rx|decoder|timeout_count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[1]~12_combout\ = (\c_eth1|c_rx|decoder|timeout_count\(1) & (!\c_eth1|c_rx|decoder|timeout_count[0]~10\)) # (!\c_eth1|c_rx|decoder|timeout_count\(1) & ((\c_eth1|c_rx|decoder|timeout_count[0]~10\) # (GND)))
-- \c_eth1|c_rx|decoder|timeout_count[1]~13\ = CARRY((!\c_eth1|c_rx|decoder|timeout_count[0]~10\) # (!\c_eth1|c_rx|decoder|timeout_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|timeout_count\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|decoder|timeout_count[0]~10\,
	combout => \c_eth1|c_rx|decoder|timeout_count[1]~12_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[1]~13\);

-- Location: FF_X28_Y7_N19
\c_eth1|c_rx|decoder|timeout_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[1]~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(1));

-- Location: LCCOMB_X28_Y7_N20
\c_eth1|c_rx|decoder|timeout_count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[2]~14_combout\ = (\c_eth1|c_rx|decoder|timeout_count\(2) & (\c_eth1|c_rx|decoder|timeout_count[1]~13\ $ (GND))) # (!\c_eth1|c_rx|decoder|timeout_count\(2) & (!\c_eth1|c_rx|decoder|timeout_count[1]~13\ & VCC))
-- \c_eth1|c_rx|decoder|timeout_count[2]~15\ = CARRY((\c_eth1|c_rx|decoder|timeout_count\(2) & !\c_eth1|c_rx|decoder|timeout_count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|timeout_count\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|decoder|timeout_count[1]~13\,
	combout => \c_eth1|c_rx|decoder|timeout_count[2]~14_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[2]~15\);

-- Location: FF_X28_Y7_N21
\c_eth1|c_rx|decoder|timeout_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[2]~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(2));

-- Location: LCCOMB_X28_Y7_N22
\c_eth1|c_rx|decoder|timeout_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[3]~16_combout\ = (\c_eth1|c_rx|decoder|timeout_count\(3) & (!\c_eth1|c_rx|decoder|timeout_count[2]~15\)) # (!\c_eth1|c_rx|decoder|timeout_count\(3) & ((\c_eth1|c_rx|decoder|timeout_count[2]~15\) # (GND)))
-- \c_eth1|c_rx|decoder|timeout_count[3]~17\ = CARRY((!\c_eth1|c_rx|decoder|timeout_count[2]~15\) # (!\c_eth1|c_rx|decoder|timeout_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout_count\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|decoder|timeout_count[2]~15\,
	combout => \c_eth1|c_rx|decoder|timeout_count[3]~16_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[3]~17\);

-- Location: FF_X28_Y7_N23
\c_eth1|c_rx|decoder|timeout_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[3]~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(3));

-- Location: LCCOMB_X28_Y7_N24
\c_eth1|c_rx|decoder|timeout_count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[4]~18_combout\ = (\c_eth1|c_rx|decoder|timeout_count\(4) & (\c_eth1|c_rx|decoder|timeout_count[3]~17\ $ (GND))) # (!\c_eth1|c_rx|decoder|timeout_count\(4) & (!\c_eth1|c_rx|decoder|timeout_count[3]~17\ & VCC))
-- \c_eth1|c_rx|decoder|timeout_count[4]~19\ = CARRY((\c_eth1|c_rx|decoder|timeout_count\(4) & !\c_eth1|c_rx|decoder|timeout_count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout_count\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|decoder|timeout_count[3]~17\,
	combout => \c_eth1|c_rx|decoder|timeout_count[4]~18_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[4]~19\);

-- Location: FF_X28_Y7_N25
\c_eth1|c_rx|decoder|timeout_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[4]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(4));

-- Location: LCCOMB_X28_Y7_N26
\c_eth1|c_rx|decoder|timeout_count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[5]~20_combout\ = (\c_eth1|c_rx|decoder|timeout_count\(5) & (!\c_eth1|c_rx|decoder|timeout_count[4]~19\)) # (!\c_eth1|c_rx|decoder|timeout_count\(5) & ((\c_eth1|c_rx|decoder|timeout_count[4]~19\) # (GND)))
-- \c_eth1|c_rx|decoder|timeout_count[5]~21\ = CARRY((!\c_eth1|c_rx|decoder|timeout_count[4]~19\) # (!\c_eth1|c_rx|decoder|timeout_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout_count\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|decoder|timeout_count[4]~19\,
	combout => \c_eth1|c_rx|decoder|timeout_count[5]~20_combout\,
	cout => \c_eth1|c_rx|decoder|timeout_count[5]~21\);

-- Location: FF_X28_Y7_N27
\c_eth1|c_rx|decoder|timeout_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[5]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(5));

-- Location: LCCOMB_X28_Y7_N28
\c_eth1|c_rx|decoder|timeout_count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout_count[6]~22_combout\ = \c_eth1|c_rx|decoder|timeout_count[5]~21\ $ (!\c_eth1|c_rx|decoder|timeout_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|decoder|timeout_count\(6),
	cin => \c_eth1|c_rx|decoder|timeout_count[5]~21\,
	combout => \c_eth1|c_rx|decoder|timeout_count[6]~22_combout\);

-- Location: FF_X28_Y7_N29
\c_eth1|c_rx|decoder|timeout_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout_count[6]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout_count[5]~24_combout\,
	ena => \c_eth1|c_rx|decoder|timeout_count[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout_count\(6));

-- Location: LCCOMB_X28_Y7_N0
\c_eth1|c_rx|decoder|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal2~0_combout\ = (((\c_eth1|c_rx|decoder|timeout_count\(0)) # (!\c_eth1|c_rx|decoder|timeout_count\(3))) # (!\c_eth1|c_rx|decoder|timeout_count\(1))) # (!\c_eth1|c_rx|decoder|timeout_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout_count\(2),
	datab => \c_eth1|c_rx|decoder|timeout_count\(1),
	datac => \c_eth1|c_rx|decoder|timeout_count\(3),
	datad => \c_eth1|c_rx|decoder|timeout_count\(0),
	combout => \c_eth1|c_rx|decoder|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y7_N10
\c_eth1|c_rx|decoder|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Equal2~1_combout\ = ((\c_eth1|c_rx|decoder|timeout_count\(6)) # ((\c_eth1|c_rx|decoder|timeout_count\(5)) # (\c_eth1|c_rx|decoder|Equal2~0_combout\))) # (!\c_eth1|c_rx|decoder|timeout_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout_count\(4),
	datab => \c_eth1|c_rx|decoder|timeout_count\(6),
	datac => \c_eth1|c_rx|decoder|timeout_count\(5),
	datad => \c_eth1|c_rx|decoder|Equal2~0_combout\,
	combout => \c_eth1|c_rx|decoder|Equal2~1_combout\);

-- Location: LCCOMB_X26_Y7_N16
\c_eth1|c_rx|decoder|timeout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|timeout~2_combout\ = (\c_eth1|c_rx|decoder|timeout~q\) # ((!\c_eth1|c_rx|decoder|Equal2~1_combout\ & (\c_eth1|c_rx|decoder|manchester_prev~q\ $ (\c_eth1|c_rx|f22|sync2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal2~1_combout\,
	datab => \c_eth1|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|f22|sync2~q\,
	combout => \c_eth1|c_rx|decoder|timeout~2_combout\);

-- Location: FF_X26_Y7_N17
\c_eth1|c_rx|decoder|timeout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|timeout~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout~q\,
	ena => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|timeout~q\);

-- Location: LCCOMB_X19_Y7_N14
\c_eth1|c_rx|pr_FSM|Selector5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~12_combout\ = (!\c_eth1|c_rx|pr_FSM|Selector5~6_combout\ & (!\c_eth1|c_rx|pr_FSM|Selector5~9_combout\ & ((!\c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\) # (!\c_eth1|c_rx|pr_FSM|SFD_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	datab => \c_eth1|c_rx|pr_FSM|SFD_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~9_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~12_combout\);

-- Location: LCCOMB_X28_Y7_N12
\c_eth1|c_rx|decoder|new_mid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~8_combout\ = (\c_eth1|c_rx|decoder|new_mid~2_combout\ & (!\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|f22|sync2~q\ $ (\c_eth1|c_rx|decoder|manchester_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|f22|sync2~q\,
	datab => \c_eth1|c_rx|decoder|new_mid~2_combout\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|manchester_prev~q\,
	combout => \c_eth1|c_rx|decoder|new_mid~8_combout\);

-- Location: LCCOMB_X29_Y7_N18
\c_eth1|c_rx|decoder|new_mid[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid[2]~5_combout\ = (\c_eth1|c_rx|decoder|timeout~q\) # (!\c_eth1|c_rx|decoder|Equal0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth1|c_rx|decoder|new_mid[2]~5_combout\);

-- Location: FF_X28_Y7_N13
\c_eth1|c_rx|decoder|new_mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|new_mid~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|new_mid[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|new_mid\(3));

-- Location: LCCOMB_X28_Y7_N30
\c_eth1|c_rx|decoder|new_mid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~3_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|f22|sync2~q\ $ (\c_eth1|c_rx|decoder|manchester_prev~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|f22|sync2~q\,
	datab => \c_eth1|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|new_mid~3_combout\);

-- Location: LCCOMB_X29_Y6_N10
\c_eth1|c_rx|decoder|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|process_0~0_combout\ = \c_eth1|c_rx|f22|sync2~q\ $ (\c_eth1|c_rx|decoder|manchester_prev~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|f22|sync2~q\,
	datad => \c_eth1|c_rx|decoder|manchester_prev~q\,
	combout => \c_eth1|c_rx|decoder|process_0~0_combout\);

-- Location: LCCOMB_X29_Y7_N26
\c_eth1|c_rx|decoder|new_mid~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~6_combout\ = (\c_eth1|c_rx|decoder|Equal0~18_combout\ & (((\c_eth1|c_rx|decoder|new_mid\(0))))) # (!\c_eth1|c_rx|decoder|Equal0~18_combout\ & (\c_eth1|c_rx|decoder|process_0~0_combout\ & (\c_eth1|c_rx|decoder|new_mid\(0) $ 
-- (\c_eth1|c_rx|decoder|Equal1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	datab => \c_eth1|c_rx|decoder|process_0~0_combout\,
	datac => \c_eth1|c_rx|decoder|new_mid\(0),
	datad => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth1|c_rx|decoder|new_mid~6_combout\);

-- Location: FF_X29_Y7_N27
\c_eth1|c_rx|decoder|new_mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|new_mid~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|new_mid\(0));

-- Location: LCCOMB_X28_Y7_N6
\c_eth1|c_rx|decoder|new_mid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~4_combout\ = (\c_eth1|c_rx|decoder|new_mid~3_combout\ & (\c_eth1|c_rx|decoder|new_mid\(1) $ (((\c_eth1|c_rx|decoder|new_mid\(0) & \c_eth1|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|new_mid~3_combout\,
	datab => \c_eth1|c_rx|decoder|new_mid\(0),
	datac => \c_eth1|c_rx|decoder|new_mid\(1),
	datad => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth1|c_rx|decoder|new_mid~4_combout\);

-- Location: FF_X28_Y7_N7
\c_eth1|c_rx|decoder|new_mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|new_mid~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|new_mid[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|new_mid\(1));

-- Location: LCCOMB_X28_Y7_N2
\c_eth1|c_rx|decoder|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Add0~0_combout\ = (\c_eth1|c_rx|decoder|new_mid\(1) & \c_eth1|c_rx|decoder|new_mid\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|new_mid\(1),
	datad => \c_eth1|c_rx|decoder|new_mid\(0),
	combout => \c_eth1|c_rx|decoder|Add0~0_combout\);

-- Location: LCCOMB_X28_Y7_N8
\c_eth1|c_rx|decoder|new_mid~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~7_combout\ = (\c_eth1|c_rx|decoder|new_mid~3_combout\ & (\c_eth1|c_rx|decoder|new_mid\(2) $ (((\c_eth1|c_rx|decoder|Add0~0_combout\ & \c_eth1|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|new_mid~3_combout\,
	datab => \c_eth1|c_rx|decoder|Add0~0_combout\,
	datac => \c_eth1|c_rx|decoder|new_mid\(2),
	datad => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth1|c_rx|decoder|new_mid~7_combout\);

-- Location: FF_X28_Y7_N9
\c_eth1|c_rx|decoder|new_mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|new_mid~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|new_mid[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|new_mid\(2));

-- Location: LCCOMB_X29_Y7_N12
\c_eth1|c_rx|decoder|new_mid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|new_mid~2_combout\ = \c_eth1|c_rx|decoder|new_mid\(3) $ (((\c_eth1|c_rx|decoder|new_mid\(2) & (\c_eth1|c_rx|decoder|Equal1~9_combout\ & \c_eth1|c_rx|decoder|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|new_mid\(3),
	datab => \c_eth1|c_rx|decoder|new_mid\(2),
	datac => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	datad => \c_eth1|c_rx|decoder|Add0~0_combout\,
	combout => \c_eth1|c_rx|decoder|new_mid~2_combout\);

-- Location: LCCOMB_X29_Y7_N10
\c_eth1|c_rx|decoder|mid_loc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_loc~2_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|new_mid~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|new_mid~2_combout\,
	combout => \c_eth1|c_rx|decoder|mid_loc~2_combout\);

-- Location: FF_X29_Y7_N11
\c_eth1|c_rx|decoder|mid_loc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_loc~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_loc\(3));

-- Location: LCCOMB_X29_Y7_N14
\c_eth1|c_rx|decoder|mid_loc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_loc~1_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|decoder|new_mid\(2) $ (((\c_eth1|c_rx|decoder|Add0~0_combout\ & \c_eth1|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|Add0~0_combout\,
	datab => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|new_mid\(2),
	combout => \c_eth1|c_rx|decoder|mid_loc~1_combout\);

-- Location: FF_X29_Y7_N15
\c_eth1|c_rx|decoder|mid_loc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_loc~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_loc\(2));

-- Location: LCCOMB_X30_Y8_N6
\c_eth1|c_rx|decoder|mid_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count~0_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & (!\c_eth1|c_rx|decoder|mid_count\(0) & \c_eth1|c_rx|decoder|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|timeout~q\,
	datac => \c_eth1|c_rx|decoder|mid_count\(0),
	datad => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	combout => \c_eth1|c_rx|decoder|mid_count~0_combout\);

-- Location: LCCOMB_X29_Y7_N2
\c_eth1|c_rx|decoder|mid_count[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count[2]~1_combout\ = (\c_eth1|c_rx|decoder|timeout~q\) # ((\c_eth1|c_rx|decoder|Equal0~18_combout\ & ((\c_eth1|c_rx|decoder|LessThan0~2_combout\) # (!\c_eth1|c_rx|decoder|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	datab => \c_eth1|c_rx|decoder|process_0~0_combout\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth1|c_rx|decoder|mid_count[2]~1_combout\);

-- Location: FF_X30_Y8_N7
\c_eth1|c_rx|decoder|mid_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_count~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|mid_count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_count\(0));

-- Location: LCCOMB_X30_Y8_N16
\c_eth1|c_rx|decoder|mid_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count~2_combout\ = (\c_eth1|c_rx|decoder|LessThan0~2_combout\ & (!\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|decoder|mid_count\(1) $ (\c_eth1|c_rx|decoder|mid_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	datab => \c_eth1|c_rx|decoder|timeout~q\,
	datac => \c_eth1|c_rx|decoder|mid_count\(1),
	datad => \c_eth1|c_rx|decoder|mid_count\(0),
	combout => \c_eth1|c_rx|decoder|mid_count~2_combout\);

-- Location: FF_X30_Y8_N17
\c_eth1|c_rx|decoder|mid_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_count~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|mid_count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_count\(1));

-- Location: LCCOMB_X29_Y7_N6
\c_eth1|c_rx|decoder|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Add2~0_combout\ = \c_eth1|c_rx|decoder|mid_count\(2) $ (((\c_eth1|c_rx|decoder|mid_count\(1) & \c_eth1|c_rx|decoder|mid_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|mid_count\(1),
	datac => \c_eth1|c_rx|decoder|mid_count\(2),
	datad => \c_eth1|c_rx|decoder|mid_count\(0),
	combout => \c_eth1|c_rx|decoder|Add2~0_combout\);

-- Location: LCCOMB_X29_Y7_N0
\c_eth1|c_rx|decoder|mid_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count~3_combout\ = (\c_eth1|c_rx|decoder|LessThan0~2_combout\ & (!\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|decoder|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|decoder|Add2~0_combout\,
	combout => \c_eth1|c_rx|decoder|mid_count~3_combout\);

-- Location: LCCOMB_X30_Y8_N26
\c_eth1|c_rx|decoder|mid_count[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count[2]~feeder_combout\ = \c_eth1|c_rx|decoder|mid_count~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|decoder|mid_count~3_combout\,
	combout => \c_eth1|c_rx|decoder|mid_count[2]~feeder_combout\);

-- Location: FF_X30_Y8_N27
\c_eth1|c_rx|decoder|mid_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_count[2]~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|mid_count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_count\(2));

-- Location: LCCOMB_X29_Y7_N20
\c_eth1|c_rx|decoder|mid_loc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_loc~0_combout\ = (!\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|decoder|new_mid\(1) $ (((\c_eth1|c_rx|decoder|new_mid\(0) & \c_eth1|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|new_mid\(0),
	datab => \c_eth1|c_rx|decoder|new_mid\(1),
	datac => \c_eth1|c_rx|decoder|Equal1~9_combout\,
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|mid_loc~0_combout\);

-- Location: FF_X29_Y7_N21
\c_eth1|c_rx|decoder|mid_loc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_loc~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|data_buf[16]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_loc\(1));

-- Location: LCCOMB_X29_Y7_N24
\c_eth1|c_rx|decoder|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|LessThan0~0_combout\ = (\c_eth1|c_rx|decoder|mid_count\(1) & (\c_eth1|c_rx|decoder|mid_loc\(1) & (!\c_eth1|c_rx|decoder|mid_loc\(2) & !\c_eth1|c_rx|decoder|mid_count\(0)))) # (!\c_eth1|c_rx|decoder|mid_count\(1) & 
-- (((\c_eth1|c_rx|decoder|mid_loc\(1) & !\c_eth1|c_rx|decoder|mid_count\(0))) # (!\c_eth1|c_rx|decoder|mid_loc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|mid_loc\(1),
	datab => \c_eth1|c_rx|decoder|mid_count\(1),
	datac => \c_eth1|c_rx|decoder|mid_loc\(2),
	datad => \c_eth1|c_rx|decoder|mid_count\(0),
	combout => \c_eth1|c_rx|decoder|LessThan0~0_combout\);

-- Location: LCCOMB_X29_Y7_N28
\c_eth1|c_rx|decoder|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|LessThan0~1_combout\ = (\c_eth1|c_rx|decoder|mid_count\(2) & (\c_eth1|c_rx|decoder|LessThan0~0_combout\ & (\c_eth1|c_rx|decoder|mid_loc\(3) $ (\c_eth1|c_rx|decoder|mid_loc\(2))))) # (!\c_eth1|c_rx|decoder|mid_count\(2) & 
-- ((\c_eth1|c_rx|decoder|LessThan0~0_combout\) # (\c_eth1|c_rx|decoder|mid_loc\(3) $ (\c_eth1|c_rx|decoder|mid_loc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|mid_loc\(3),
	datab => \c_eth1|c_rx|decoder|mid_loc\(2),
	datac => \c_eth1|c_rx|decoder|mid_count\(2),
	datad => \c_eth1|c_rx|decoder|LessThan0~0_combout\,
	combout => \c_eth1|c_rx|decoder|LessThan0~1_combout\);

-- Location: LCCOMB_X30_Y8_N14
\c_eth1|c_rx|decoder|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|Add2~1_combout\ = \c_eth1|c_rx|decoder|mid_count\(3) $ (((\c_eth1|c_rx|decoder|mid_count\(2) & (\c_eth1|c_rx|decoder|mid_count\(1) & \c_eth1|c_rx|decoder|mid_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|mid_count\(2),
	datab => \c_eth1|c_rx|decoder|mid_count\(1),
	datac => \c_eth1|c_rx|decoder|mid_count\(3),
	datad => \c_eth1|c_rx|decoder|mid_count\(0),
	combout => \c_eth1|c_rx|decoder|Add2~1_combout\);

-- Location: LCCOMB_X30_Y8_N20
\c_eth1|c_rx|decoder|mid_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|mid_count~4_combout\ = (\c_eth1|c_rx|decoder|LessThan0~2_combout\ & (\c_eth1|c_rx|decoder|Add2~1_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	datab => \c_eth1|c_rx|decoder|Add2~1_combout\,
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|decoder|mid_count~4_combout\);

-- Location: FF_X30_Y8_N21
\c_eth1|c_rx|decoder|mid_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|mid_count~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|decoder|mid_count[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|mid_count\(3));

-- Location: LCCOMB_X29_Y7_N22
\c_eth1|c_rx|decoder|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|LessThan0~2_combout\ = (\c_eth1|c_rx|decoder|LessThan0~1_combout\ & (((\c_eth1|c_rx|decoder|mid_loc\(3) & \c_eth1|c_rx|decoder|mid_loc\(2))) # (!\c_eth1|c_rx|decoder|mid_count\(3)))) # (!\c_eth1|c_rx|decoder|LessThan0~1_combout\ & 
-- (\c_eth1|c_rx|decoder|mid_loc\(3) & (\c_eth1|c_rx|decoder|mid_loc\(2) & !\c_eth1|c_rx|decoder|mid_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|mid_loc\(3),
	datab => \c_eth1|c_rx|decoder|LessThan0~1_combout\,
	datac => \c_eth1|c_rx|decoder|mid_loc\(2),
	datad => \c_eth1|c_rx|decoder|mid_count\(3),
	combout => \c_eth1|c_rx|decoder|LessThan0~2_combout\);

-- Location: LCCOMB_X29_Y7_N16
\c_eth1|c_rx|decoder|bit_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|bit_valid~0_combout\ = (\c_eth1|c_rx|decoder|LessThan0~2_combout\ & ((\c_eth1|c_rx|decoder|Equal0~18_combout\) # (\c_eth1|c_rx|decoder|manchester_prev~q\ $ (\c_eth1|c_rx|f22|sync2~q\)))) # (!\c_eth1|c_rx|decoder|LessThan0~2_combout\ & 
-- (\c_eth1|c_rx|decoder|manchester_prev~q\ $ ((\c_eth1|c_rx|f22|sync2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|LessThan0~2_combout\,
	datab => \c_eth1|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth1|c_rx|f22|sync2~q\,
	datad => \c_eth1|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth1|c_rx|decoder|bit_valid~0_combout\);

-- Location: LCCOMB_X26_Y7_N20
\c_eth1|c_rx|decoder|bit_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|bit_valid~1_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1|c_rx|decoder|timeout~q\ & (\c_eth1|c_rx|decoder|bit_valid~q\)) # (!\c_eth1|c_rx|decoder|timeout~q\ & ((!\c_eth1|c_rx|decoder|bit_valid~0_combout\))))) # 
-- (!\c_reset_ctrl|r_resetn~q\ & (((\c_eth1|c_rx|decoder|bit_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1|c_rx|decoder|timeout~q\,
	datac => \c_eth1|c_rx|decoder|bit_valid~q\,
	datad => \c_eth1|c_rx|decoder|bit_valid~0_combout\,
	combout => \c_eth1|c_rx|decoder|bit_valid~1_combout\);

-- Location: FF_X26_Y7_N21
\c_eth1|c_rx|decoder|bit_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|bit_valid~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|bit_valid~q\);

-- Location: LCCOMB_X26_Y10_N12
\c_eth1|c_rx|sipo|cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|cnt[0]~4_combout\ = (\c_eth1|c_rx|sipo|cnt\(0) & (\c_eth1|c_rx|decoder|bit_valid~q\ $ (VCC))) # (!\c_eth1|c_rx|sipo|cnt\(0) & (\c_eth1|c_rx|decoder|bit_valid~q\ & VCC))
-- \c_eth1|c_rx|sipo|cnt[0]~5\ = CARRY((\c_eth1|c_rx|sipo|cnt\(0) & \c_eth1|c_rx|decoder|bit_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|cnt\(0),
	datab => \c_eth1|c_rx|decoder|bit_valid~q\,
	datad => VCC,
	combout => \c_eth1|c_rx|sipo|cnt[0]~4_combout\,
	cout => \c_eth1|c_rx|sipo|cnt[0]~5\);

-- Location: FF_X26_Y10_N13
\c_eth1|c_rx|sipo|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|cnt[0]~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|cnt\(0));

-- Location: LCCOMB_X26_Y10_N14
\c_eth1|c_rx|sipo|cnt[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|cnt[1]~6_combout\ = (\c_eth1|c_rx|sipo|cnt\(1) & (!\c_eth1|c_rx|sipo|cnt[0]~5\)) # (!\c_eth1|c_rx|sipo|cnt\(1) & ((\c_eth1|c_rx|sipo|cnt[0]~5\) # (GND)))
-- \c_eth1|c_rx|sipo|cnt[1]~7\ = CARRY((!\c_eth1|c_rx|sipo|cnt[0]~5\) # (!\c_eth1|c_rx|sipo|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|sipo|cnt\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|sipo|cnt[0]~5\,
	combout => \c_eth1|c_rx|sipo|cnt[1]~6_combout\,
	cout => \c_eth1|c_rx|sipo|cnt[1]~7\);

-- Location: FF_X26_Y10_N15
\c_eth1|c_rx|sipo|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|cnt[1]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|cnt\(1));

-- Location: LCCOMB_X26_Y10_N16
\c_eth1|c_rx|sipo|cnt[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|cnt[2]~8_combout\ = (\c_eth1|c_rx|sipo|cnt\(2) & (\c_eth1|c_rx|sipo|cnt[1]~7\ $ (GND))) # (!\c_eth1|c_rx|sipo|cnt\(2) & (!\c_eth1|c_rx|sipo|cnt[1]~7\ & VCC))
-- \c_eth1|c_rx|sipo|cnt[2]~9\ = CARRY((\c_eth1|c_rx|sipo|cnt\(2) & !\c_eth1|c_rx|sipo|cnt[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|sipo|cnt\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|sipo|cnt[1]~7\,
	combout => \c_eth1|c_rx|sipo|cnt[2]~8_combout\,
	cout => \c_eth1|c_rx|sipo|cnt[2]~9\);

-- Location: FF_X26_Y10_N17
\c_eth1|c_rx|sipo|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|cnt[2]~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|cnt\(2));

-- Location: LCCOMB_X26_Y10_N18
\c_eth1|c_rx|sipo|cnt[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|cnt[3]~10_combout\ = \c_eth1|c_rx|sipo|cnt\(3) $ (\c_eth1|c_rx|sipo|cnt[2]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|sipo|cnt\(3),
	cin => \c_eth1|c_rx|sipo|cnt[2]~9\,
	combout => \c_eth1|c_rx|sipo|cnt[3]~10_combout\);

-- Location: FF_X26_Y10_N19
\c_eth1|c_rx|sipo|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|cnt[3]~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|cnt\(3));

-- Location: LCCOMB_X26_Y10_N0
\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ = (!\c_eth1|c_rx|sipo|cnt\(0) & (\c_eth1|c_rx|sipo|cnt\(3) & (!\c_eth1|c_rx|sipo|cnt\(1) & !\c_eth1|c_rx|sipo|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|cnt\(0),
	datab => \c_eth1|c_rx|sipo|cnt\(3),
	datac => \c_eth1|c_rx|sipo|cnt\(1),
	datad => \c_eth1|c_rx|sipo|cnt\(2),
	combout => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\);

-- Location: LCCOMB_X26_Y10_N6
\c_eth1|c_rx|sipo|next_state.SIPO_DATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\ = (!\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ & ((\c_eth1|c_rx|decoder|timeout~q\) # (\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|decoder|timeout~q\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\);

-- Location: LCCOMB_X26_Y10_N26
\c_eth1|c_rx|sipo|current_state.SIPO_DATA~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\ = \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	combout => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\);

-- Location: FF_X26_Y10_N27
\c_eth1|c_rx|sipo|current_state.SIPO_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\);

-- Location: LCCOMB_X26_Y7_N10
\c_eth1|c_rx|decoder|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|decoder|data_out~0_combout\ = (\c_eth1|c_rx|decoder|bit_valid~0_combout\ & ((\c_eth1|c_rx|decoder|data_out~q\))) # (!\c_eth1|c_rx|decoder|bit_valid~0_combout\ & (!\c_eth1|c_rx|f22|sync2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|f22|sync2~q\,
	datac => \c_eth1|c_rx|decoder|data_out~q\,
	datad => \c_eth1|c_rx|decoder|bit_valid~0_combout\,
	combout => \c_eth1|c_rx|decoder|data_out~0_combout\);

-- Location: FF_X26_Y7_N11
\c_eth1|c_rx|decoder|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|decoder|data_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|decoder|data_out~q\);

-- Location: LCCOMB_X22_Y8_N26
\c_eth1|c_rx|sipo|byte_buf~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~8_combout\ = (\c_eth1|c_rx|decoder|data_out~q\ & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|decoder|timeout~q\ & !\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datab => \c_eth1|c_rx|decoder|data_out~q\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|sipo|byte_buf~8_combout\);

-- Location: LCCOMB_X22_Y8_N30
\c_eth1|c_rx|sipo|byte_buf[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\ = (\c_eth1|c_rx|decoder|bit_valid~q\) # ((!\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ & ((\c_eth1|c_rx|decoder|timeout~q\) # (\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datab => \c_eth1|c_rx|decoder|bit_valid~q\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\);

-- Location: FF_X22_Y8_N27
\c_eth1|c_rx|sipo|byte_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(7));

-- Location: LCCOMB_X22_Y8_N8
\c_eth1|c_rx|sipo|byte_buf~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~0_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(7) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(7),
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|sipo|byte_buf~0_combout\);

-- Location: FF_X22_Y8_N9
\c_eth1|c_rx|sipo|byte_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(6));

-- Location: LCCOMB_X22_Y8_N4
\c_eth1|c_rx|sipo|byte_buf~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~3_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(6) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|decoder|timeout~q\ & !\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(6),
	combout => \c_eth1|c_rx|sipo|byte_buf~3_combout\);

-- Location: FF_X22_Y8_N5
\c_eth1|c_rx|sipo|byte_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(5));

-- Location: LCCOMB_X22_Y8_N10
\c_eth1|c_rx|sipo|byte_buf~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~2_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(5) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(5),
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|sipo|byte_buf~2_combout\);

-- Location: FF_X22_Y8_N11
\c_eth1|c_rx|sipo|byte_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(4));

-- Location: LCCOMB_X22_Y8_N22
\c_eth1|c_rx|sipo|byte_buf~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~4_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(4) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|byte_buf\(4),
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|sipo|byte_buf~4_combout\);

-- Location: FF_X22_Y8_N23
\c_eth1|c_rx|sipo|byte_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(3));

-- Location: LCCOMB_X22_Y8_N18
\c_eth1|c_rx|sipo|byte_buf~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~5_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(3) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(3),
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|sipo|byte_buf~5_combout\);

-- Location: FF_X22_Y8_N19
\c_eth1|c_rx|sipo|byte_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(2));

-- Location: LCCOMB_X22_Y8_N14
\c_eth1|c_rx|sipo|byte_buf~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~7_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(2) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|decoder|timeout~q\ & !\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|decoder|timeout~q\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(2),
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|sipo|byte_buf~7_combout\);

-- Location: FF_X22_Y8_N15
\c_eth1|c_rx|sipo|byte_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(1));

-- Location: LCCOMB_X22_Y8_N12
\c_eth1|c_rx|sipo|byte_buf~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|sipo|byte_buf~6_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(1) & ((\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(1),
	datad => \c_eth1|c_rx|decoder|timeout~q\,
	combout => \c_eth1|c_rx|sipo|byte_buf~6_combout\);

-- Location: FF_X22_Y8_N13
\c_eth1|c_rx|sipo|byte_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|sipo|byte_buf~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|sipo|byte_buf[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|sipo|byte_buf\(0));

-- Location: LCCOMB_X22_Y8_N16
\c_eth1|c_rx|pr_FSM|preamble_detect~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~1_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(4) & (!\c_eth1|c_rx|sipo|byte_buf\(5) & (!\c_eth1|c_rx|sipo|byte_buf\(3) & \c_eth1|c_rx|sipo|byte_buf\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|byte_buf\(4),
	datab => \c_eth1|c_rx|sipo|byte_buf\(5),
	datac => \c_eth1|c_rx|sipo|byte_buf\(3),
	datad => \c_eth1|c_rx|sipo|byte_buf\(6),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~1_combout\);

-- Location: LCCOMB_X22_Y8_N0
\c_eth1|c_rx|pr_FSM|preamble_detect~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(0) & (\c_eth1|c_rx|pr_FSM|preamble_detect~1_combout\ & (!\c_eth1|c_rx|sipo|byte_buf\(1) & \c_eth1|c_rx|sipo|byte_buf\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|byte_buf\(0),
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~1_combout\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(1),
	datad => \c_eth1|c_rx|sipo|byte_buf\(2),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\);

-- Location: LCCOMB_X22_Y8_N6
\c_eth1|c_rx|pr_FSM|data_reg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~45_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(6) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(6),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~45_combout\);

-- Location: LCCOMB_X22_Y8_N28
\c_eth1|c_rx|pr_FSM|data_reg[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\ = (!\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & ((\c_eth1|c_rx|pr_FSM|preamble_detect~q\) # ((!\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ & \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\);

-- Location: FF_X22_Y8_N7
\c_eth1|c_rx|pr_FSM|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(6));

-- Location: LCCOMB_X24_Y8_N24
\c_eth1|c_rx|pr_FSM|data_reg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~37_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(6) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(6),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~37_combout\);

-- Location: FF_X24_Y8_N25
\c_eth1|c_rx|pr_FSM|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~37_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(14));

-- Location: LCCOMB_X24_Y8_N6
\c_eth1|c_rx|pr_FSM|data_reg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~29_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(14) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(14),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~29_combout\);

-- Location: FF_X23_Y8_N17
\c_eth1|c_rx|pr_FSM|data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|pr_FSM|data_reg~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(22));

-- Location: LCCOMB_X23_Y7_N8
\c_eth1|c_rx|pr_FSM|data_reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~21_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(22) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(22),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~21_combout\);

-- Location: FF_X23_Y7_N9
\c_eth1|c_rx|pr_FSM|data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(30));

-- Location: LCCOMB_X23_Y7_N28
\c_eth1|c_rx|pr_FSM|data_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~13_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(30) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(30),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~13_combout\);

-- Location: FF_X23_Y7_N29
\c_eth1|c_rx|pr_FSM|data_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(38));

-- Location: LCCOMB_X22_Y8_N24
\c_eth1|c_rx|pr_FSM|data_reg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~48_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(3) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(3),
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~48_combout\);

-- Location: FF_X22_Y8_N25
\c_eth1|c_rx|pr_FSM|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(3));

-- Location: LCCOMB_X23_Y8_N4
\c_eth1|c_rx|pr_FSM|data_reg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~40_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(3) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(3),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~40_combout\);

-- Location: FF_X23_Y8_N5
\c_eth1|c_rx|pr_FSM|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(11));

-- Location: LCCOMB_X23_Y8_N6
\c_eth1|c_rx|pr_FSM|data_reg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~32_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(11) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(11),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~32_combout\);

-- Location: FF_X23_Y8_N7
\c_eth1|c_rx|pr_FSM|data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(19));

-- Location: LCCOMB_X23_Y7_N4
\c_eth1|c_rx|pr_FSM|data_reg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~24_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(19) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(19),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~24_combout\);

-- Location: FF_X23_Y7_N5
\c_eth1|c_rx|pr_FSM|data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(27));

-- Location: LCCOMB_X23_Y7_N18
\c_eth1|c_rx|pr_FSM|data_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~16_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(27) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(27),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~16_combout\);

-- Location: FF_X23_Y7_N19
\c_eth1|c_rx|pr_FSM|data_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(35));

-- Location: LCCOMB_X23_Y8_N8
\c_eth1|c_rx|pr_FSM|data_reg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~46_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(4) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(4),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~46_combout\);

-- Location: FF_X23_Y8_N9
\c_eth1|c_rx|pr_FSM|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(4));

-- Location: LCCOMB_X23_Y8_N24
\c_eth1|c_rx|pr_FSM|data_reg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~38_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(4) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(4),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~38_combout\);

-- Location: FF_X23_Y8_N25
\c_eth1|c_rx|pr_FSM|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(12));

-- Location: LCCOMB_X23_Y8_N10
\c_eth1|c_rx|pr_FSM|data_reg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~30_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(12) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(12),
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~30_combout\);

-- Location: FF_X23_Y8_N11
\c_eth1|c_rx|pr_FSM|data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(20));

-- Location: LCCOMB_X23_Y8_N30
\c_eth1|c_rx|pr_FSM|data_reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~22_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(20) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(20),
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~22_combout\);

-- Location: FF_X23_Y8_N31
\c_eth1|c_rx|pr_FSM|data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(28));

-- Location: LCCOMB_X23_Y7_N14
\c_eth1|c_rx|pr_FSM|data_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~14_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(28) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(28),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~14_combout\);

-- Location: FF_X23_Y7_N15
\c_eth1|c_rx|pr_FSM|data_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(36));

-- Location: LCCOMB_X23_Y8_N2
\c_eth1|c_rx|pr_FSM|data_reg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~47_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(5) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|sipo|byte_buf\(5),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~47_combout\);

-- Location: FF_X23_Y8_N3
\c_eth1|c_rx|pr_FSM|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~47_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(5));

-- Location: LCCOMB_X23_Y8_N26
\c_eth1|c_rx|pr_FSM|data_reg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~39_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(5) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(5),
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~39_combout\);

-- Location: FF_X23_Y8_N27
\c_eth1|c_rx|pr_FSM|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(13));

-- Location: LCCOMB_X23_Y8_N28
\c_eth1|c_rx|pr_FSM|data_reg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~31_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(13) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(13),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~31_combout\);

-- Location: FF_X23_Y8_N29
\c_eth1|c_rx|pr_FSM|data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(21));

-- Location: LCCOMB_X23_Y7_N26
\c_eth1|c_rx|pr_FSM|data_reg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~23_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(21) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(21),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~23_combout\);

-- Location: FF_X23_Y7_N27
\c_eth1|c_rx|pr_FSM|data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(29));

-- Location: LCCOMB_X23_Y7_N16
\c_eth1|c_rx|pr_FSM|data_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~15_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(29) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(29),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~15_combout\);

-- Location: FF_X23_Y7_N17
\c_eth1|c_rx|pr_FSM|data_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(37));

-- Location: LCCOMB_X23_Y7_N12
\c_eth1|c_rx|pr_FSM|preamble_detect~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~6_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(38) & (!\c_eth1|c_rx|pr_FSM|data_reg\(35) & (\c_eth1|c_rx|pr_FSM|data_reg\(36) & !\c_eth1|c_rx|pr_FSM|data_reg\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(38),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(35),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(36),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(37),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~6_combout\);

-- Location: LCCOMB_X23_Y7_N10
\c_eth1|c_rx|pr_FSM|data_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~5_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(38) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(38),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~5_combout\);

-- Location: FF_X23_Y7_N11
\c_eth1|c_rx|pr_FSM|data_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(46));

-- Location: LCCOMB_X23_Y7_N24
\c_eth1|c_rx|pr_FSM|data_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~8_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(35) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(35),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~8_combout\);

-- Location: FF_X23_Y7_N25
\c_eth1|c_rx|pr_FSM|data_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(43));

-- Location: LCCOMB_X23_Y7_N30
\c_eth1|c_rx|pr_FSM|data_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~7_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(37) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(37),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~7_combout\);

-- Location: FF_X23_Y7_N31
\c_eth1|c_rx|pr_FSM|data_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(45));

-- Location: LCCOMB_X23_Y7_N20
\c_eth1|c_rx|pr_FSM|data_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~6_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(36) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(36),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~6_combout\);

-- Location: FF_X23_Y7_N21
\c_eth1|c_rx|pr_FSM|data_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(44));

-- Location: LCCOMB_X23_Y7_N2
\c_eth1|c_rx|pr_FSM|preamble_detect~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~4_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(46) & (!\c_eth1|c_rx|pr_FSM|data_reg\(43) & (!\c_eth1|c_rx|pr_FSM|data_reg\(45) & \c_eth1|c_rx|pr_FSM|data_reg\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(46),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(43),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(45),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(44),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~4_combout\);

-- Location: LCCOMB_X24_Y8_N0
\c_eth1|c_rx|pr_FSM|data_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~2_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(0) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(0),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~2_combout\);

-- Location: FF_X24_Y8_N1
\c_eth1|c_rx|pr_FSM|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(0));

-- Location: LCCOMB_X24_Y8_N4
\c_eth1|c_rx|pr_FSM|data_reg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~42_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(0) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(0),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~42_combout\);

-- Location: FF_X24_Y8_N5
\c_eth1|c_rx|pr_FSM|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(8));

-- Location: LCCOMB_X24_Y8_N16
\c_eth1|c_rx|pr_FSM|data_reg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~34_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(8) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(8),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~34_combout\);

-- Location: FF_X24_Y8_N17
\c_eth1|c_rx|pr_FSM|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(16));

-- Location: LCCOMB_X24_Y7_N22
\c_eth1|c_rx|pr_FSM|data_reg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~26_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(16) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(16),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~26_combout\);

-- Location: FF_X24_Y7_N23
\c_eth1|c_rx|pr_FSM|data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(24));

-- Location: LCCOMB_X24_Y7_N14
\c_eth1|c_rx|pr_FSM|data_reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~18_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(24) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(24),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~18_combout\);

-- Location: FF_X24_Y7_N15
\c_eth1|c_rx|pr_FSM|data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(32));

-- Location: LCCOMB_X24_Y7_N12
\c_eth1|c_rx|pr_FSM|data_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~10_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(32) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(32),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~10_combout\);

-- Location: FF_X24_Y7_N13
\c_eth1|c_rx|pr_FSM|data_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(40));

-- Location: LCCOMB_X23_Y8_N18
\c_eth1|c_rx|pr_FSM|data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~0_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(2) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(2),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~0_combout\);

-- Location: FF_X23_Y8_N19
\c_eth1|c_rx|pr_FSM|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(2));

-- Location: LCCOMB_X24_Y8_N26
\c_eth1|c_rx|pr_FSM|data_reg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~41_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(2) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(2),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~41_combout\);

-- Location: FF_X24_Y8_N27
\c_eth1|c_rx|pr_FSM|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(10));

-- Location: LCCOMB_X24_Y8_N30
\c_eth1|c_rx|pr_FSM|data_reg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~33_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(10) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(10),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~33_combout\);

-- Location: FF_X24_Y8_N31
\c_eth1|c_rx|pr_FSM|data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~33_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(18));

-- Location: LCCOMB_X24_Y8_N20
\c_eth1|c_rx|pr_FSM|data_reg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~25_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(18) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(18),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~25_combout\);

-- Location: FF_X24_Y8_N21
\c_eth1|c_rx|pr_FSM|data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(26));

-- Location: LCCOMB_X24_Y7_N4
\c_eth1|c_rx|pr_FSM|data_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~17_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(26) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(26),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~17_combout\);

-- Location: FF_X24_Y7_N5
\c_eth1|c_rx|pr_FSM|data_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(34));

-- Location: LCCOMB_X24_Y7_N2
\c_eth1|c_rx|pr_FSM|data_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~9_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(34) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(34),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~9_combout\);

-- Location: FF_X24_Y7_N3
\c_eth1|c_rx|pr_FSM|data_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(42));

-- Location: LCCOMB_X23_Y8_N12
\c_eth1|c_rx|pr_FSM|data_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~3_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(1) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(1),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~3_combout\);

-- Location: FF_X23_Y8_N13
\c_eth1|c_rx|pr_FSM|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(1));

-- Location: LCCOMB_X24_Y8_N14
\c_eth1|c_rx|pr_FSM|data_reg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~43_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(1) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(1),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~43_combout\);

-- Location: FF_X24_Y8_N15
\c_eth1|c_rx|pr_FSM|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(9));

-- Location: LCCOMB_X24_Y8_N2
\c_eth1|c_rx|pr_FSM|data_reg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~35_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(9) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(9),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~35_combout\);

-- Location: FF_X24_Y8_N3
\c_eth1|c_rx|pr_FSM|data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~35_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(17));

-- Location: LCCOMB_X24_Y7_N16
\c_eth1|c_rx|pr_FSM|data_reg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~27_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(17) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(17),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~27_combout\);

-- Location: FF_X24_Y7_N17
\c_eth1|c_rx|pr_FSM|data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(25));

-- Location: LCCOMB_X24_Y7_N8
\c_eth1|c_rx|pr_FSM|data_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~19_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(25) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(25),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~19_combout\);

-- Location: FF_X24_Y7_N9
\c_eth1|c_rx|pr_FSM|data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(33));

-- Location: LCCOMB_X24_Y7_N30
\c_eth1|c_rx|pr_FSM|data_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~11_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(33) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(33),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~11_combout\);

-- Location: FF_X24_Y7_N31
\c_eth1|c_rx|pr_FSM|data_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(41));

-- Location: LCCOMB_X24_Y8_N8
\c_eth1|c_rx|pr_FSM|data_reg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~44_combout\ = (\c_eth1|c_rx|sipo|byte_buf\(7) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|byte_buf\(7),
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~44_combout\);

-- Location: FF_X24_Y8_N9
\c_eth1|c_rx|pr_FSM|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(7));

-- Location: LCCOMB_X24_Y8_N12
\c_eth1|c_rx|pr_FSM|data_reg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~36_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(7) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(7),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~36_combout\);

-- Location: FF_X24_Y8_N13
\c_eth1|c_rx|pr_FSM|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(15));

-- Location: LCCOMB_X24_Y7_N26
\c_eth1|c_rx|pr_FSM|data_reg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~28_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(15) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(15),
	combout => \c_eth1|c_rx|pr_FSM|data_reg~28_combout\);

-- Location: FF_X24_Y7_N27
\c_eth1|c_rx|pr_FSM|data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(23));

-- Location: LCCOMB_X24_Y7_N18
\c_eth1|c_rx|pr_FSM|data_reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~20_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(23) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(23),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~20_combout\);

-- Location: FF_X24_Y7_N19
\c_eth1|c_rx|pr_FSM|data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(31));

-- Location: LCCOMB_X24_Y7_N0
\c_eth1|c_rx|pr_FSM|data_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~12_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(31) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(31),
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~12_combout\);

-- Location: FF_X24_Y7_N1
\c_eth1|c_rx|pr_FSM|data_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(39));

-- Location: LCCOMB_X24_Y7_N10
\c_eth1|c_rx|pr_FSM|preamble_detect~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~5_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(40) & (\c_eth1|c_rx|pr_FSM|data_reg\(42) & (!\c_eth1|c_rx|pr_FSM|data_reg\(41) & !\c_eth1|c_rx|pr_FSM|data_reg\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(40),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(42),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(41),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(39),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~5_combout\);

-- Location: LCCOMB_X24_Y7_N24
\c_eth1|c_rx|pr_FSM|data_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_reg~4_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(39) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(39),
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_reg~4_combout\);

-- Location: FF_X24_Y7_N25
\c_eth1|c_rx|pr_FSM|data_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_reg~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|data_reg[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_reg\(47));

-- Location: LCCOMB_X23_Y7_N0
\c_eth1|c_rx|pr_FSM|preamble_detect~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~3_combout\ = (!\c_eth1|c_rx|pr_FSM|preamble_detect~q\ & (!\c_eth1|c_rx|sipo|byte_buf\(7) & (!\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & !\c_eth1|c_rx|pr_FSM|data_reg\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(7),
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(47),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~3_combout\);

-- Location: LCCOMB_X23_Y7_N22
\c_eth1|c_rx|pr_FSM|preamble_detect~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~7_combout\ = (\c_eth1|c_rx|pr_FSM|preamble_detect~6_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~4_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~5_combout\ & \c_eth1|c_rx|pr_FSM|preamble_detect~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~6_combout\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~4_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~5_combout\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~7_combout\);

-- Location: LCCOMB_X22_Y8_N20
\c_eth1|c_rx|pr_FSM|preamble_detect~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~8_combout\ = (!\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~7_combout\ & \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~7_combout\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~8_combout\);

-- Location: LCCOMB_X24_Y7_N28
\c_eth1|c_rx|pr_FSM|preamble_detect~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~11_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(24) & (!\c_eth1|c_rx|pr_FSM|data_reg\(25) & (!\c_eth1|c_rx|pr_FSM|data_reg\(23) & \c_eth1|c_rx|pr_FSM|data_reg\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(24),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(25),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(23),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(26),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~11_combout\);

-- Location: LCCOMB_X23_Y7_N6
\c_eth1|c_rx|pr_FSM|preamble_detect~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~10_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(28) & (\c_eth1|c_rx|pr_FSM|data_reg\(30) & (!\c_eth1|c_rx|pr_FSM|data_reg\(27) & !\c_eth1|c_rx|pr_FSM|data_reg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(28),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(30),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(27),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(29),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~10_combout\);

-- Location: LCCOMB_X23_Y8_N16
\c_eth1|c_rx|pr_FSM|preamble_detect~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~12_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(20) & (!\c_eth1|c_rx|pr_FSM|data_reg\(21) & (\c_eth1|c_rx|pr_FSM|data_reg\(22) & !\c_eth1|c_rx|pr_FSM|data_reg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(20),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(21),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(22),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(19),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~12_combout\);

-- Location: LCCOMB_X24_Y7_N20
\c_eth1|c_rx|pr_FSM|preamble_detect~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~9_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(32) & (\c_eth1|c_rx|pr_FSM|data_reg\(34) & (!\c_eth1|c_rx|pr_FSM|data_reg\(33) & !\c_eth1|c_rx|pr_FSM|data_reg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(32),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(34),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(33),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(31),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~9_combout\);

-- Location: LCCOMB_X24_Y7_N6
\c_eth1|c_rx|pr_FSM|preamble_detect~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~13_combout\ = (\c_eth1|c_rx|pr_FSM|preamble_detect~11_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~10_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~12_combout\ & \c_eth1|c_rx|pr_FSM|preamble_detect~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~11_combout\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~10_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~12_combout\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~9_combout\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~13_combout\);

-- Location: LCCOMB_X23_Y8_N14
\c_eth1|c_rx|pr_FSM|preamble_detect~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~15_combout\ = (!\c_eth1|c_rx|pr_FSM|data_reg\(13) & (\c_eth1|c_rx|pr_FSM|data_reg\(12) & (!\c_eth1|c_rx|pr_FSM|data_reg\(11) & \c_eth1|c_rx|pr_FSM|data_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(13),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(12),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(11),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(14),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~15_combout\);

-- Location: LCCOMB_X23_Y8_N20
\c_eth1|c_rx|pr_FSM|preamble_detect~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~17_combout\ = (!\c_eth1|c_rx|pr_FSM|data_reg\(3) & (\c_eth1|c_rx|pr_FSM|data_reg\(4) & (\c_eth1|c_rx|pr_FSM|data_reg\(6) & !\c_eth1|c_rx|pr_FSM|data_reg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(3),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(4),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(6),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(5),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~17_combout\);

-- Location: LCCOMB_X24_Y8_N22
\c_eth1|c_rx|pr_FSM|preamble_detect~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~14_combout\ = (!\c_eth1|c_rx|pr_FSM|data_reg\(15) & (!\c_eth1|c_rx|pr_FSM|data_reg\(17) & (\c_eth1|c_rx|pr_FSM|data_reg\(18) & \c_eth1|c_rx|pr_FSM|data_reg\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(15),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(17),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(18),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(16),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~14_combout\);

-- Location: LCCOMB_X24_Y8_N18
\c_eth1|c_rx|pr_FSM|preamble_detect~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~16_combout\ = (\c_eth1|c_rx|pr_FSM|data_reg\(10) & (!\c_eth1|c_rx|pr_FSM|data_reg\(9) & (\c_eth1|c_rx|pr_FSM|data_reg\(8) & !\c_eth1|c_rx|pr_FSM|data_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(10),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(9),
	datac => \c_eth1|c_rx|pr_FSM|data_reg\(8),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(7),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~16_combout\);

-- Location: LCCOMB_X24_Y8_N28
\c_eth1|c_rx|pr_FSM|preamble_detect~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~18_combout\ = (\c_eth1|c_rx|pr_FSM|preamble_detect~15_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~17_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~14_combout\ & \c_eth1|c_rx|pr_FSM|preamble_detect~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~15_combout\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~17_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~14_combout\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~16_combout\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~18_combout\);

-- Location: LCCOMB_X23_Y8_N22
\c_eth1|c_rx|pr_FSM|preamble_detect~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\ = (\c_eth1|c_rx|pr_FSM|preamble_detect~8_combout\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~13_combout\ & \c_eth1|c_rx|pr_FSM|preamble_detect~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~8_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~13_combout\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~18_combout\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\);

-- Location: LCCOMB_X24_Y8_N10
\c_eth1|c_rx|pr_FSM|preamble_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~0_combout\ = (!\c_eth1|c_rx|pr_FSM|data_reg\(1) & (\c_eth1|c_rx|pr_FSM|data_reg\(2) & \c_eth1|c_rx|pr_FSM|data_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_reg\(1),
	datab => \c_eth1|c_rx|pr_FSM|data_reg\(2),
	datad => \c_eth1|c_rx|pr_FSM|data_reg\(0),
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~0_combout\);

-- Location: LCCOMB_X23_Y8_N0
\c_eth1|c_rx|pr_FSM|preamble_detect~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|preamble_detect~20_combout\ = (\c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\ & ((\c_eth1|c_rx|pr_FSM|preamble_detect~0_combout\) # ((\c_eth1|c_rx|pr_FSM|preamble_detect~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\)))) # 
-- (!\c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\ & (((\c_eth1|c_rx|pr_FSM|preamble_detect~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|preamble_detect~19_combout\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~0_combout\,
	datac => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth1|c_rx|pr_FSM|preamble_detect~20_combout\);

-- Location: FF_X23_Y8_N1
\c_eth1|c_rx|pr_FSM|preamble_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|preamble_detect~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|preamble_detect~q\);

-- Location: LCCOMB_X19_Y7_N8
\c_eth1|c_rx|pr_FSM|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector0~0_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & (!\c_eth1|c_rx|pr_FSM|packet_hand~q\ & ((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (\c_eth1|c_rx|pr_FSM|preamble_detect~q\)))) # 
-- (!\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & (((\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (\c_eth1|c_rx|pr_FSM|preamble_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datab => \c_eth1|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector0~0_combout\);

-- Location: FF_X19_Y7_N9
\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Selector0~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\);

-- Location: LCCOMB_X19_Y7_N10
\c_eth1|c_rx|pr_FSM|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~7_combout\ = (!\c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & \c_eth1|c_rx|pr_FSM|preamble_detect~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~7_combout\);

-- Location: LCCOMB_X19_Y7_N6
\c_eth1|c_rx|pr_FSM|Selector5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~10_combout\ = (!\c_eth1|c_rx|pr_FSM|Selector5~9_combout\ & (!\c_eth1|c_rx|pr_FSM|Selector5~8_combout\ & (!\c_eth1|c_rx|pr_FSM|Selector5~6_combout\ & !\c_eth1|c_rx|pr_FSM|Selector5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~9_combout\,
	datab => \c_eth1|c_rx|pr_FSM|Selector5~8_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~7_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~10_combout\);

-- Location: LCCOMB_X19_Y7_N30
\c_eth1|c_rx|pr_FSM|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector1~1_combout\ = (\c_eth1|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\))) # (!\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth1|c_rx|pr_FSM|Selector5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	datab => \c_eth1|c_rx|pr_FSM|Selector5~12_combout\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~10_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector1~1_combout\);

-- Location: FF_X19_Y7_N31
\c_eth1|c_rx|pr_FSM|current_state.RX_SFD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Selector1~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\);

-- Location: LCCOMB_X19_Y7_N4
\c_eth1|c_rx|pr_FSM|SFD_detect~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|SFD_detect~1_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\ & (\c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\ & (!\c_eth1|c_rx|pr_FSM|SFD_detect~q\ & \c_eth1|c_rx|sipo|byte_buf\(7)))) # 
-- (!\c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\ & (((\c_eth1|c_rx|pr_FSM|SFD_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datab => \c_eth1|c_rx|pr_FSM|preamble_detect~2_combout\,
	datac => \c_eth1|c_rx|pr_FSM|SFD_detect~q\,
	datad => \c_eth1|c_rx|sipo|byte_buf\(7),
	combout => \c_eth1|c_rx|pr_FSM|SFD_detect~1_combout\);

-- Location: FF_X19_Y7_N5
\c_eth1|c_rx|pr_FSM|SFD_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|SFD_detect~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|SFD_detect~q\);

-- Location: LCCOMB_X19_Y7_N16
\c_eth1|c_rx|pr_FSM|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~8_combout\ = (\c_eth1|c_rx|pr_FSM|SFD_detect~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|SFD_detect~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SFD~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~8_combout\);

-- Location: LCCOMB_X19_Y7_N18
\c_eth1|c_rx|pr_FSM|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector2~1_combout\ = (\c_eth1|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\))) # (!\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth1|c_rx|pr_FSM|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	datab => \c_eth1|c_rx|pr_FSM|Selector5~8_combout\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~10_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector2~1_combout\);

-- Location: FF_X19_Y7_N19
\c_eth1|c_rx|pr_FSM|current_state.RX_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Selector2~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\);

-- Location: LCCOMB_X19_Y7_N12
\c_eth1|c_rx|pr_FSM|Selector5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~9_combout\ = (\c_eth1|c_rx|decoder|timeout~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|decoder|timeout~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~9_combout\);

-- Location: LCCOMB_X19_Y7_N20
\c_eth1|c_rx|pr_FSM|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector3~0_combout\ = (\c_eth1|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\))) # (!\c_eth1|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth1|c_rx|pr_FSM|Selector5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~9_combout\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~10_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector3~0_combout\);

-- Location: FF_X19_Y7_N29
\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|pr_FSM|Selector3~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\);

-- Location: LCCOMB_X19_Y7_N2
\c_eth1|c_rx|pr_FSM|SIZE_lower~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|SIZE_lower~0_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & ((!\c_eth1|c_rx|pr_FSM|Selector4~3_combout\))) # (!\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & (\c_eth1|c_rx|pr_FSM|SIZE_lower~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector4~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|SIZE_lower~0_combout\);

-- Location: FF_X19_Y7_N3
\c_eth1|c_rx|pr_FSM|SIZE_lower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|SIZE_lower~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\);

-- Location: LCCOMB_X19_Y7_N22
\c_eth1|c_rx|pr_FSM|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~6_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & \c_eth1|c_rx|pr_FSM|SIZE_lower~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\);

-- Location: LCCOMB_X19_Y7_N0
\c_eth1|c_rx|pr_FSM|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector4~3_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & (!\c_eth1|c_rx|pr_FSM|packet_hand~q\ & ((\c_eth1|c_rx|pr_FSM|Selector5~6_combout\) # (\c_eth1|c_rx|pr_FSM|Selector5~10_combout\)))) # 
-- (!\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & (\c_eth1|c_rx|pr_FSM|Selector5~6_combout\ & ((!\c_eth1|c_rx|pr_FSM|Selector5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	datab => \c_eth1|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~10_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Selector4~3_combout\);

-- Location: FF_X19_Y7_N1
\c_eth1|c_rx|pr_FSM|current_state.RX_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Selector4~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\);

-- Location: LCCOMB_X12_Y12_N4
\c_eth1|c_rx|axi_FSM|counter[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[0]~13_combout\ = \c_eth1|c_rx|axi_FSM|counter\(0) $ (VCC)
-- \c_eth1|c_rx|axi_FSM|counter[0]~14\ = CARRY(\c_eth1|c_rx|axi_FSM|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|axi_FSM|counter[0]~13_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[0]~14\);

-- Location: FF_X12_Y12_N1
\c_eth1|c_rx|axi_FSM|counter_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	sload => VCC,
	ena => \c_reset_ctrl|r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter_en~q\);

-- Location: LCCOMB_X12_Y13_N30
\c_eth1|c_rx|axi_FSM|counter[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_eth1|c_rx|axi_FSM|counter_en~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1|c_rx|axi_FSM|counter_en~q\,
	combout => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\);

-- Location: FF_X12_Y12_N5
\c_eth1|c_rx|axi_FSM|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[0]~13_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(0));

-- Location: LCCOMB_X12_Y12_N6
\c_eth1|c_rx|axi_FSM|counter[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[1]~16_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(1) & (!\c_eth1|c_rx|axi_FSM|counter[0]~14\)) # (!\c_eth1|c_rx|axi_FSM|counter\(1) & ((\c_eth1|c_rx|axi_FSM|counter[0]~14\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[1]~17\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[0]~14\) # (!\c_eth1|c_rx|axi_FSM|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[0]~14\,
	combout => \c_eth1|c_rx|axi_FSM|counter[1]~16_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[1]~17\);

-- Location: FF_X12_Y12_N7
\c_eth1|c_rx|axi_FSM|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[1]~16_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(1));

-- Location: LCCOMB_X12_Y12_N8
\c_eth1|c_rx|axi_FSM|counter[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[2]~18_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(2) & (\c_eth1|c_rx|axi_FSM|counter[1]~17\ $ (GND))) # (!\c_eth1|c_rx|axi_FSM|counter\(2) & (!\c_eth1|c_rx|axi_FSM|counter[1]~17\ & VCC))
-- \c_eth1|c_rx|axi_FSM|counter[2]~19\ = CARRY((\c_eth1|c_rx|axi_FSM|counter\(2) & !\c_eth1|c_rx|axi_FSM|counter[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[1]~17\,
	combout => \c_eth1|c_rx|axi_FSM|counter[2]~18_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[2]~19\);

-- Location: FF_X12_Y12_N9
\c_eth1|c_rx|axi_FSM|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[2]~18_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(2));

-- Location: LCCOMB_X12_Y12_N10
\c_eth1|c_rx|axi_FSM|counter[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[3]~20_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(3) & (!\c_eth1|c_rx|axi_FSM|counter[2]~19\)) # (!\c_eth1|c_rx|axi_FSM|counter\(3) & ((\c_eth1|c_rx|axi_FSM|counter[2]~19\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[3]~21\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[2]~19\) # (!\c_eth1|c_rx|axi_FSM|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[2]~19\,
	combout => \c_eth1|c_rx|axi_FSM|counter[3]~20_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[3]~21\);

-- Location: FF_X12_Y12_N11
\c_eth1|c_rx|axi_FSM|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[3]~20_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(3));

-- Location: LCCOMB_X12_Y12_N12
\c_eth1|c_rx|axi_FSM|counter[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[4]~22_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(4) & (\c_eth1|c_rx|axi_FSM|counter[3]~21\ $ (GND))) # (!\c_eth1|c_rx|axi_FSM|counter\(4) & (!\c_eth1|c_rx|axi_FSM|counter[3]~21\ & VCC))
-- \c_eth1|c_rx|axi_FSM|counter[4]~23\ = CARRY((\c_eth1|c_rx|axi_FSM|counter\(4) & !\c_eth1|c_rx|axi_FSM|counter[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[3]~21\,
	combout => \c_eth1|c_rx|axi_FSM|counter[4]~22_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[4]~23\);

-- Location: FF_X12_Y12_N13
\c_eth1|c_rx|axi_FSM|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[4]~22_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(4));

-- Location: LCCOMB_X12_Y12_N14
\c_eth1|c_rx|axi_FSM|counter[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[5]~24_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(5) & (!\c_eth1|c_rx|axi_FSM|counter[4]~23\)) # (!\c_eth1|c_rx|axi_FSM|counter\(5) & ((\c_eth1|c_rx|axi_FSM|counter[4]~23\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[5]~25\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[4]~23\) # (!\c_eth1|c_rx|axi_FSM|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[4]~23\,
	combout => \c_eth1|c_rx|axi_FSM|counter[5]~24_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[5]~25\);

-- Location: FF_X12_Y12_N15
\c_eth1|c_rx|axi_FSM|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[5]~24_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(5));

-- Location: LCCOMB_X12_Y12_N16
\c_eth1|c_rx|axi_FSM|counter[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[6]~26_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(6) & (\c_eth1|c_rx|axi_FSM|counter[5]~25\ $ (GND))) # (!\c_eth1|c_rx|axi_FSM|counter\(6) & (!\c_eth1|c_rx|axi_FSM|counter[5]~25\ & VCC))
-- \c_eth1|c_rx|axi_FSM|counter[6]~27\ = CARRY((\c_eth1|c_rx|axi_FSM|counter\(6) & !\c_eth1|c_rx|axi_FSM|counter[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[5]~25\,
	combout => \c_eth1|c_rx|axi_FSM|counter[6]~26_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[6]~27\);

-- Location: FF_X12_Y12_N17
\c_eth1|c_rx|axi_FSM|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[6]~26_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(6));

-- Location: LCCOMB_X12_Y12_N2
\c_eth1|c_rx|axi_FSM|current_state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~22_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(4) & (\c_eth1|c_rx|axi_FSM|counter\(6) & (\c_eth1|c_rx|axi_FSM|counter\(5) & \c_eth1|c_rx|axi_FSM|counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(4),
	datab => \c_eth1|c_rx|axi_FSM|counter\(6),
	datac => \c_eth1|c_rx|axi_FSM|counter\(5),
	datad => \c_eth1|c_rx|axi_FSM|counter\(3),
	combout => \c_eth1|c_rx|axi_FSM|current_state~22_combout\);

-- Location: LCCOMB_X12_Y12_N18
\c_eth1|c_rx|axi_FSM|counter[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[7]~28_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(7) & (!\c_eth1|c_rx|axi_FSM|counter[6]~27\)) # (!\c_eth1|c_rx|axi_FSM|counter\(7) & ((\c_eth1|c_rx|axi_FSM|counter[6]~27\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[7]~29\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[6]~27\) # (!\c_eth1|c_rx|axi_FSM|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[6]~27\,
	combout => \c_eth1|c_rx|axi_FSM|counter[7]~28_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[7]~29\);

-- Location: FF_X12_Y12_N19
\c_eth1|c_rx|axi_FSM|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[7]~28_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(7));

-- Location: LCCOMB_X12_Y12_N20
\c_eth1|c_rx|axi_FSM|counter[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[8]~30_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(8) & (\c_eth1|c_rx|axi_FSM|counter[7]~29\ $ (GND))) # (!\c_eth1|c_rx|axi_FSM|counter\(8) & (!\c_eth1|c_rx|axi_FSM|counter[7]~29\ & VCC))
-- \c_eth1|c_rx|axi_FSM|counter[8]~31\ = CARRY((\c_eth1|c_rx|axi_FSM|counter\(8) & !\c_eth1|c_rx|axi_FSM|counter[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[7]~29\,
	combout => \c_eth1|c_rx|axi_FSM|counter[8]~30_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[8]~31\);

-- Location: FF_X12_Y12_N21
\c_eth1|c_rx|axi_FSM|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[8]~30_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(8));

-- Location: LCCOMB_X12_Y12_N22
\c_eth1|c_rx|axi_FSM|counter[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[9]~32_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(9) & (!\c_eth1|c_rx|axi_FSM|counter[8]~31\)) # (!\c_eth1|c_rx|axi_FSM|counter\(9) & ((\c_eth1|c_rx|axi_FSM|counter[8]~31\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[9]~33\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[8]~31\) # (!\c_eth1|c_rx|axi_FSM|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[8]~31\,
	combout => \c_eth1|c_rx|axi_FSM|counter[9]~32_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[9]~33\);

-- Location: FF_X12_Y12_N23
\c_eth1|c_rx|axi_FSM|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[9]~32_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(9));

-- Location: LCCOMB_X12_Y12_N24
\c_eth1|c_rx|axi_FSM|counter[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[10]~34_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(10) & (\c_eth1|c_rx|axi_FSM|counter[9]~33\ $ (GND))) # (!\c_eth1|c_rx|axi_FSM|counter\(10) & (!\c_eth1|c_rx|axi_FSM|counter[9]~33\ & VCC))
-- \c_eth1|c_rx|axi_FSM|counter[10]~35\ = CARRY((\c_eth1|c_rx|axi_FSM|counter\(10) & !\c_eth1|c_rx|axi_FSM|counter[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|counter\(10),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[9]~33\,
	combout => \c_eth1|c_rx|axi_FSM|counter[10]~34_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[10]~35\);

-- Location: FF_X12_Y12_N25
\c_eth1|c_rx|axi_FSM|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[10]~34_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(10));

-- Location: LCCOMB_X12_Y12_N30
\c_eth1|c_rx|axi_FSM|current_state~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~23_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(8) & (\c_eth1|c_rx|axi_FSM|counter\(10) & (\c_eth1|c_rx|axi_FSM|counter\(9) & \c_eth1|c_rx|axi_FSM|counter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(8),
	datab => \c_eth1|c_rx|axi_FSM|counter\(10),
	datac => \c_eth1|c_rx|axi_FSM|counter\(9),
	datad => \c_eth1|c_rx|axi_FSM|counter\(7),
	combout => \c_eth1|c_rx|axi_FSM|current_state~23_combout\);

-- Location: LCCOMB_X12_Y12_N0
\c_eth1|c_rx|axi_FSM|current_state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~21_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(1) & (\c_eth1|c_rx|axi_FSM|counter\(2) & (\c_eth1|c_rx|axi_FSM|counter_en~q\ & \c_eth1|c_rx|axi_FSM|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(1),
	datab => \c_eth1|c_rx|axi_FSM|counter\(2),
	datac => \c_eth1|c_rx|axi_FSM|counter_en~q\,
	datad => \c_eth1|c_rx|axi_FSM|counter\(0),
	combout => \c_eth1|c_rx|axi_FSM|current_state~21_combout\);

-- Location: LCCOMB_X12_Y12_N26
\c_eth1|c_rx|axi_FSM|counter[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[11]~36_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(11) & (!\c_eth1|c_rx|axi_FSM|counter[10]~35\)) # (!\c_eth1|c_rx|axi_FSM|counter\(11) & ((\c_eth1|c_rx|axi_FSM|counter[10]~35\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|counter[11]~37\ = CARRY((!\c_eth1|c_rx|axi_FSM|counter[10]~35\) # (!\c_eth1|c_rx|axi_FSM|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|counter\(11),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|counter[10]~35\,
	combout => \c_eth1|c_rx|axi_FSM|counter[11]~36_combout\,
	cout => \c_eth1|c_rx|axi_FSM|counter[11]~37\);

-- Location: FF_X12_Y12_N27
\c_eth1|c_rx|axi_FSM|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[11]~36_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(11));

-- Location: LCCOMB_X12_Y12_N28
\c_eth1|c_rx|axi_FSM|counter[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|counter[12]~38_combout\ = \c_eth1|c_rx|axi_FSM|counter[11]~37\ $ (!\c_eth1|c_rx|axi_FSM|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|axi_FSM|counter\(12),
	cin => \c_eth1|c_rx|axi_FSM|counter[11]~37\,
	combout => \c_eth1|c_rx|axi_FSM|counter[12]~38_combout\);

-- Location: FF_X12_Y12_N29
\c_eth1|c_rx|axi_FSM|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|counter[12]~38_combout\,
	ena => \c_eth1|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|counter\(12));

-- Location: LCCOMB_X13_Y12_N24
\c_eth1|c_rx|axi_FSM|current_state~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~24_combout\ = (\c_eth1|c_rx|axi_FSM|counter\(11) & \c_eth1|c_rx|axi_FSM|counter\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|axi_FSM|counter\(11),
	datad => \c_eth1|c_rx|axi_FSM|counter\(12),
	combout => \c_eth1|c_rx|axi_FSM|current_state~24_combout\);

-- Location: LCCOMB_X13_Y12_N26
\c_eth1|c_rx|axi_FSM|current_state~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~25_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~22_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~23_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~21_combout\ & \c_eth1|c_rx|axi_FSM|current_state~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~22_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~23_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state~21_combout\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~24_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~25_combout\);

-- Location: LCCOMB_X19_Y7_N28
\c_eth1|c_rx|pr_FSM|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|WideNor0~combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth1|c_rx|pr_FSM|WideNor0~combout\);

-- Location: LCCOMB_X19_Y8_N6
\c_eth1|c_rx|pr_FSM|SIZE_upper~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|SIZE_upper~2_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & (!\c_eth1|c_rx|pr_FSM|SIZE_lower~q\ & ((\c_eth1|c_rx|pr_FSM|SIZE_upper~q\) # (\c_eth1|c_rx|pr_FSM|Selector3~0_combout\)))) # 
-- (!\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & (((\c_eth1|c_rx|pr_FSM|SIZE_upper~q\) # (\c_eth1|c_rx|pr_FSM|Selector3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datab => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\,
	datac => \c_eth1|c_rx|pr_FSM|SIZE_upper~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector3~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|SIZE_upper~2_combout\);

-- Location: FF_X19_Y8_N7
\c_eth1|c_rx|pr_FSM|SIZE_upper\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|SIZE_upper~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|SIZE_upper~q\);

-- Location: LCCOMB_X19_Y8_N20
\c_eth1|c_rx|pr_FSM|cnt_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ = (\c_eth1|c_rx|pr_FSM|SIZE_upper~q\) # (!\c_eth1|c_rx|pr_FSM|Selector3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Selector3~0_combout\,
	datad => \c_eth1|c_rx|pr_FSM|SIZE_upper~q\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\);

-- Location: LCCOMB_X21_Y7_N20
\c_eth1|c_rx|pr_FSM|cnt_size[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[10]~38_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(10) & (\c_eth1|c_rx|pr_FSM|cnt_size[9]~37\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(10) & (!\c_eth1|c_rx|pr_FSM|cnt_size[9]~37\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[10]~39\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(10) & !\c_eth1|c_rx|pr_FSM|cnt_size[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(10),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[9]~37\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[10]~38_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[10]~39\);

-- Location: LCCOMB_X21_Y7_N22
\c_eth1|c_rx|pr_FSM|cnt_size[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[11]~40_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(11) & (!\c_eth1|c_rx|pr_FSM|cnt_size[10]~39\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(11) & ((\c_eth1|c_rx|pr_FSM|cnt_size[10]~39\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[11]~41\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[10]~39\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(11),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[10]~39\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[11]~40_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[11]~41\);

-- Location: LCCOMB_X13_Y13_N30
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X19_Y8_N10
\c_eth1|c_rx|pr_FSM|cnt_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~5_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & !\c_eth1|c_rx|pr_FSM|SIZE_lower~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~5_combout\);

-- Location: LCCOMB_X19_Y8_N0
\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ = (!\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & ((\c_eth1|c_rx|pr_FSM|SIZE_upper~q\) # (!\c_eth1|c_rx|pr_FSM|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|SIZE_upper~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector3~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\);

-- Location: LCCOMB_X18_Y8_N6
\c_eth1|c_rx|pr_FSM|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~0_combout\ = \c_eth1|c_rx|pr_FSM|cnt_addr\(0) $ (VCC)
-- \c_eth1|c_rx|pr_FSM|Add0~1\ = CARRY(\c_eth1|c_rx|pr_FSM|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|pr_FSM|Add0~0_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~1\);

-- Location: LCCOMB_X18_Y8_N4
\c_eth1|c_rx|pr_FSM|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Equal2~2_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(1)) # ((\c_eth1|c_rx|pr_FSM|cnt_addr\(0)) # (\c_eth1|c_rx|pr_FSM|cnt_addr\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(1),
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(0),
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr\(2),
	combout => \c_eth1|c_rx|pr_FSM|Equal2~2_combout\);

-- Location: LCCOMB_X18_Y8_N12
\c_eth1|c_rx|pr_FSM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~6_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(3) & (!\c_eth1|c_rx|pr_FSM|Add0~5\)) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(3) & ((\c_eth1|c_rx|pr_FSM|Add0~5\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|Add0~7\ = CARRY((!\c_eth1|c_rx|pr_FSM|Add0~5\) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~5\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~6_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~7\);

-- Location: LCCOMB_X18_Y8_N14
\c_eth1|c_rx|pr_FSM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~8_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(4) & (\c_eth1|c_rx|pr_FSM|Add0~7\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(4) & (!\c_eth1|c_rx|pr_FSM|Add0~7\ & VCC))
-- \c_eth1|c_rx|pr_FSM|Add0~9\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_addr\(4) & !\c_eth1|c_rx|pr_FSM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~7\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~8_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~9\);

-- Location: LCCOMB_X19_Y8_N12
\c_eth1|c_rx|pr_FSM|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~28_combout\ = (\c_eth1|c_rx|pr_FSM|Add0~8_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & \c_eth1|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Add0~8_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~28_combout\);

-- Location: LCCOMB_X22_Y8_N2
\c_eth1|c_rx|pr_FSM|cnt_addr[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\ = ((\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\ & (!\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\ & \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\);

-- Location: FF_X19_Y8_N13
\c_eth1|c_rx|pr_FSM|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(4));

-- Location: LCCOMB_X18_Y8_N16
\c_eth1|c_rx|pr_FSM|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~10_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(5) & (!\c_eth1|c_rx|pr_FSM|Add0~9\)) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(5) & ((\c_eth1|c_rx|pr_FSM|Add0~9\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|Add0~11\ = CARRY((!\c_eth1|c_rx|pr_FSM|Add0~9\) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~9\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~10_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~11\);

-- Location: LCCOMB_X19_Y8_N26
\c_eth1|c_rx|pr_FSM|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~27_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~10_combout\ & \c_eth1|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~10_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~27_combout\);

-- Location: FF_X19_Y8_N27
\c_eth1|c_rx|pr_FSM|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(5));

-- Location: LCCOMB_X18_Y8_N18
\c_eth1|c_rx|pr_FSM|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~12_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(6) & (\c_eth1|c_rx|pr_FSM|Add0~11\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(6) & (!\c_eth1|c_rx|pr_FSM|Add0~11\ & VCC))
-- \c_eth1|c_rx|pr_FSM|Add0~13\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_addr\(6) & !\c_eth1|c_rx|pr_FSM|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~11\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~12_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~13\);

-- Location: LCCOMB_X19_Y8_N8
\c_eth1|c_rx|pr_FSM|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~26_combout\ = (\c_eth1|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~12_combout\ & \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~12_combout\,
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~26_combout\);

-- Location: FF_X19_Y8_N9
\c_eth1|c_rx|pr_FSM|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(6));

-- Location: LCCOMB_X18_Y8_N20
\c_eth1|c_rx|pr_FSM|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~14_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(7) & (!\c_eth1|c_rx|pr_FSM|Add0~13\)) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(7) & ((\c_eth1|c_rx|pr_FSM|Add0~13\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|Add0~15\ = CARRY((!\c_eth1|c_rx|pr_FSM|Add0~13\) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~13\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~14_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~15\);

-- Location: LCCOMB_X19_Y8_N14
\c_eth1|c_rx|pr_FSM|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~25_combout\ = (\c_eth1|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~14_combout\ & \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~14_combout\,
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~25_combout\);

-- Location: FF_X19_Y8_N15
\c_eth1|c_rx|pr_FSM|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(7));

-- Location: LCCOMB_X18_Y8_N22
\c_eth1|c_rx|pr_FSM|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~16_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(8) & (\c_eth1|c_rx|pr_FSM|Add0~15\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(8) & (!\c_eth1|c_rx|pr_FSM|Add0~15\ & VCC))
-- \c_eth1|c_rx|pr_FSM|Add0~17\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_addr\(8) & !\c_eth1|c_rx|pr_FSM|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~15\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~16_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~17\);

-- Location: LCCOMB_X19_Y8_N4
\c_eth1|c_rx|pr_FSM|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~24_combout\ = (\c_eth1|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~16_combout\ & \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~16_combout\,
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~24_combout\);

-- Location: FF_X19_Y8_N5
\c_eth1|c_rx|pr_FSM|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(8));

-- Location: LCCOMB_X18_Y8_N24
\c_eth1|c_rx|pr_FSM|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~18_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(9) & (!\c_eth1|c_rx|pr_FSM|Add0~17\)) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(9) & ((\c_eth1|c_rx|pr_FSM|Add0~17\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|Add0~19\ = CARRY((!\c_eth1|c_rx|pr_FSM|Add0~17\) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~17\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~18_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~19\);

-- Location: LCCOMB_X19_Y8_N18
\c_eth1|c_rx|pr_FSM|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~23_combout\ = (\c_eth1|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~18_combout\ & \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~18_combout\,
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~23_combout\);

-- Location: FF_X19_Y8_N19
\c_eth1|c_rx|pr_FSM|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(9));

-- Location: LCCOMB_X18_Y8_N26
\c_eth1|c_rx|pr_FSM|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~20_combout\ = \c_eth1|c_rx|pr_FSM|Add0~19\ $ (!\c_eth1|c_rx|pr_FSM|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr\(10),
	cin => \c_eth1|c_rx|pr_FSM|Add0~19\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~20_combout\);

-- Location: LCCOMB_X19_Y8_N24
\c_eth1|c_rx|pr_FSM|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~22_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~20_combout\ & \c_eth1|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~20_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~22_combout\);

-- Location: FF_X19_Y8_N25
\c_eth1|c_rx|pr_FSM|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(10));

-- Location: LCCOMB_X18_Y8_N0
\c_eth1|c_rx|pr_FSM|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Equal2~0_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(8)) # ((\c_eth1|c_rx|pr_FSM|cnt_addr\(9)) # ((\c_eth1|c_rx|pr_FSM|cnt_addr\(7)) # (\c_eth1|c_rx|pr_FSM|cnt_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(8),
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(9),
	datac => \c_eth1|c_rx|pr_FSM|cnt_addr\(7),
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr\(10),
	combout => \c_eth1|c_rx|pr_FSM|Equal2~0_combout\);

-- Location: LCCOMB_X18_Y8_N30
\c_eth1|c_rx|pr_FSM|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Equal2~3_combout\ = (\c_eth1|c_rx|pr_FSM|Equal2~1_combout\) # ((\c_eth1|c_rx|pr_FSM|Equal2~2_combout\) # (\c_eth1|c_rx|pr_FSM|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|Equal2~1_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Equal2~2_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\);

-- Location: LCCOMB_X19_Y8_N28
\c_eth1|c_rx|pr_FSM|cnt_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~6_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~5_combout\) # ((\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & (\c_eth1|c_rx|pr_FSM|Add0~0_combout\ & \c_eth1|c_rx|pr_FSM|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~5_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Add0~0_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~6_combout\);

-- Location: FF_X19_Y8_N29
\c_eth1|c_rx|pr_FSM|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_addr~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(0));

-- Location: LCCOMB_X18_Y8_N8
\c_eth1|c_rx|pr_FSM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~2_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(1) & (!\c_eth1|c_rx|pr_FSM|Add0~1\)) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(1) & ((\c_eth1|c_rx|pr_FSM|Add0~1\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|Add0~3\ = CARRY((!\c_eth1|c_rx|pr_FSM|Add0~1\) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~1\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~2_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~3\);

-- Location: LCCOMB_X19_Y8_N2
\c_eth1|c_rx|pr_FSM|cnt_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~4_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & ((\c_eth1|c_rx|pr_FSM|Add0~2_combout\) # (!\c_eth1|c_rx|pr_FSM|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Add0~2_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~4_combout\);

-- Location: FF_X19_Y8_N3
\c_eth1|c_rx|pr_FSM|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_addr~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(1));

-- Location: LCCOMB_X18_Y8_N10
\c_eth1|c_rx|pr_FSM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~4_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(2) & (\c_eth1|c_rx|pr_FSM|Add0~3\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr\(2) & (!\c_eth1|c_rx|pr_FSM|Add0~3\ & VCC))
-- \c_eth1|c_rx|pr_FSM|Add0~5\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_addr\(2) & !\c_eth1|c_rx|pr_FSM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|Add0~3\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~4_combout\,
	cout => \c_eth1|c_rx|pr_FSM|Add0~5\);

-- Location: LCCOMB_X19_Y8_N16
\c_eth1|c_rx|pr_FSM|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Add0~29_combout\ = (\c_eth1|c_rx|pr_FSM|Add0~4_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & \c_eth1|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Add0~4_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|Add0~29_combout\);

-- Location: FF_X19_Y8_N17
\c_eth1|c_rx|pr_FSM|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|Add0~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(2));

-- Location: LCCOMB_X19_Y8_N30
\c_eth1|c_rx|pr_FSM|cnt_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~3_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\ & ((\c_eth1|c_rx|pr_FSM|Add0~6_combout\) # (!\c_eth1|c_rx|pr_FSM|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Add0~6_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~1_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~3_combout\);

-- Location: FF_X19_Y8_N31
\c_eth1|c_rx|pr_FSM|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_addr~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_addr\(3));

-- Location: LCCOMB_X18_Y8_N2
\c_eth1|c_rx|pr_FSM|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Equal2~1_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr\(3)) # ((\c_eth1|c_rx|pr_FSM|cnt_addr\(4)) # ((\c_eth1|c_rx|pr_FSM|cnt_addr\(6)) # (\c_eth1|c_rx|pr_FSM|cnt_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr\(3),
	datab => \c_eth1|c_rx|pr_FSM|cnt_addr\(4),
	datac => \c_eth1|c_rx|pr_FSM|cnt_addr\(6),
	datad => \c_eth1|c_rx|pr_FSM|cnt_addr\(5),
	combout => \c_eth1|c_rx|pr_FSM|Equal2~1_combout\);

-- Location: LCCOMB_X18_Y8_N28
\c_eth1|c_rx|pr_FSM|cnt_size~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\ = ((!\c_eth1|c_rx|pr_FSM|Equal2~1_combout\ & (!\c_eth1|c_rx|pr_FSM|Equal2~2_combout\ & !\c_eth1|c_rx|pr_FSM|Equal2~0_combout\))) # (!\c_eth1|c_rx|pr_FSM|Selector5~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	datab => \c_eth1|c_rx|pr_FSM|Equal2~1_combout\,
	datac => \c_eth1|c_rx|pr_FSM|Equal2~2_combout\,
	datad => \c_eth1|c_rx|pr_FSM|Equal2~0_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\);

-- Location: LCCOMB_X26_Y10_N4
\c_eth1|c_rx|pr_FSM|cnt_size[14]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\ = ((\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\ & (\c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\))) # (!\c_eth1|c_rx|pr_FSM|Selector5~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth1|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth1|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\);

-- Location: FF_X21_Y7_N23
\c_eth1|c_rx|pr_FSM|cnt_size[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[11]~40_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(11));

-- Location: LCCOMB_X21_Y7_N24
\c_eth1|c_rx|pr_FSM|cnt_size[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[12]~42_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(12) & (\c_eth1|c_rx|pr_FSM|cnt_size[11]~41\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(12) & (!\c_eth1|c_rx|pr_FSM|cnt_size[11]~41\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[12]~43\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(12) & !\c_eth1|c_rx|pr_FSM|cnt_size[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(12),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[11]~41\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[12]~42_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[12]~43\);

-- Location: FF_X21_Y7_N25
\c_eth1|c_rx|pr_FSM|cnt_size[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[12]~42_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(12));

-- Location: LCCOMB_X21_Y8_N18
\c_eth1|c_rx|pr_FSM|data_buf[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[4]~4_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|sipo|byte_buf\(4))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|pr_FSM|cnt_size\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(4),
	datad => \c_eth1|c_rx|pr_FSM|cnt_size\(12),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[4]~4_combout\);

-- Location: LCCOMB_X19_Y8_N22
\c_eth1|c_rx|pr_FSM|cnt_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\ = (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\ & !\c_eth1|c_rx|pr_FSM|SIZE_lower~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth1|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\);

-- Location: FF_X21_Y8_N19
\c_eth1|c_rx|pr_FSM|data_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[4]~4_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(4),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(4));

-- Location: LCCOMB_X21_Y8_N2
\c_eth1|c_rx|pr_FSM|data_out[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[4]~5_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(4) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(4),
	combout => \c_eth1|c_rx|pr_FSM|data_out[4]~5_combout\);

-- Location: LCCOMB_X28_Y9_N6
\c_eth1|c_rx|addr_reader|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~0_combout\ = \c_eth1|c_rx|addr_reader|addr_reg\(0) $ (VCC)
-- \c_eth1|c_rx|addr_reader|Add4~1\ = CARRY(\c_eth1|c_rx|addr_reader|addr_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|addr_reader|Add4~0_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~1\);

-- Location: FF_X26_Y8_N31
\c_eth1|c_rx|addr_reader|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Selector0~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|state.IDLE~q\);

-- Location: LCCOMB_X26_Y8_N16
\c_eth1|c_rx|addr_reader|Selector0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector0~15_combout\ = (\c_eth1|c_rx|crc|fcs_reg~q\ & \c_eth1|c_rx|addr_reader|state.CRC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|fcs_reg~q\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|Selector0~15_combout\);

-- Location: LCCOMB_X26_Y8_N30
\c_eth1|c_rx|addr_reader|Selector0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector0~16_combout\ = (\c_eth1|c_rx|addr_reader|Selector0~15_combout\) # ((\c_eth1|c_rx|addr_reader|Selector0~14_combout\ & (\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth1|c_rx|addr_reader|state.IDLE~q\)) # 
-- (!\c_eth1|c_rx|addr_reader|Selector0~14_combout\ & ((\c_eth1|c_rx|addr_reader|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Selector0~14_combout\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datac => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	datad => \c_eth1|c_rx|addr_reader|Selector0~15_combout\,
	combout => \c_eth1|c_rx|addr_reader|Selector0~16_combout\);

-- Location: LCCOMB_X26_Y8_N20
\c_eth1|c_rx|addr_reader|addr_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~10_combout\ = (\c_eth1|c_rx|addr_reader|state.AXI~q\ & (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & ((\c_eth1|c_rx|addr_reader|Selector0~16_combout\) # (!\c_eth1|c_rx|addr_reader|state.IDLE~q\)))) # 
-- (!\c_eth1|c_rx|addr_reader|state.AXI~q\ & (((\c_eth1|c_rx|addr_reader|Selector0~16_combout\) # (!\c_eth1|c_rx|addr_reader|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	datab => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth1|c_rx|addr_reader|Selector0~16_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~10_combout\);

-- Location: LCCOMB_X19_Y9_N6
\c_eth1|c_rx|addr_reader|size_lat[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[0]~13_combout\ = \c_eth1|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth1|c_rx|addr_reader|size_lat[0]~14\ = CARRY(\c_eth1|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|addr_reader|size_lat[0]~13_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[0]~14\);

-- Location: LCCOMB_X19_Y9_N8
\c_eth1|c_rx|addr_reader|size_lat[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[1]~16_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth1|c_rx|addr_reader|size_lat[0]~14\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth1|c_rx|addr_reader|size_lat[0]~14\) # (GND)))
-- \c_eth1|c_rx|addr_reader|size_lat[1]~17\ = CARRY((!\c_eth1|c_rx|addr_reader|size_lat[0]~14\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[0]~14\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[1]~16_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[1]~17\);

-- Location: LCCOMB_X19_Y9_N10
\c_eth1|c_rx|addr_reader|size_lat[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[2]~18_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (\c_eth1|c_rx|addr_reader|size_lat[1]~17\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth1|c_rx|addr_reader|size_lat[1]~17\ & VCC))
-- \c_eth1|c_rx|addr_reader|size_lat[2]~19\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(2) & !\c_eth1|c_rx|addr_reader|size_lat[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[1]~17\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[2]~18_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[2]~19\);

-- Location: LCCOMB_X19_Y9_N12
\c_eth1|c_rx|addr_reader|size_lat[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[3]~20_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(3) & (\c_eth1|c_rx|addr_reader|size_lat[2]~19\ & VCC)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth1|c_rx|addr_reader|size_lat[2]~19\))
-- \c_eth1|c_rx|addr_reader|size_lat[3]~21\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size\(3) & !\c_eth1|c_rx|addr_reader|size_lat[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[2]~19\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[3]~20_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[3]~21\);

-- Location: LCCOMB_X19_Y9_N14
\c_eth1|c_rx|addr_reader|size_lat[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[4]~22_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(4) & ((GND) # (!\c_eth1|c_rx|addr_reader|size_lat[3]~21\))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(4) & (\c_eth1|c_rx|addr_reader|size_lat[3]~21\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|size_lat[4]~23\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(4)) # (!\c_eth1|c_rx|addr_reader|size_lat[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[3]~21\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[4]~22_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[4]~23\);

-- Location: LCCOMB_X19_Y9_N16
\c_eth1|c_rx|addr_reader|size_lat[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[5]~24_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(5) & (\c_eth1|c_rx|addr_reader|size_lat[4]~23\ & VCC)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth1|c_rx|addr_reader|size_lat[4]~23\))
-- \c_eth1|c_rx|addr_reader|size_lat[5]~25\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size\(5) & !\c_eth1|c_rx|addr_reader|size_lat[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[4]~23\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[5]~24_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[5]~25\);

-- Location: LCCOMB_X19_Y9_N18
\c_eth1|c_rx|addr_reader|size_lat[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[6]~26_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(6) & ((GND) # (!\c_eth1|c_rx|addr_reader|size_lat[5]~25\))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(6) & (\c_eth1|c_rx|addr_reader|size_lat[5]~25\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|size_lat[6]~27\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(6)) # (!\c_eth1|c_rx|addr_reader|size_lat[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[5]~25\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[6]~26_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[6]~27\);

-- Location: LCCOMB_X19_Y9_N20
\c_eth1|c_rx|addr_reader|size_lat[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[7]~28_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(7) & (\c_eth1|c_rx|addr_reader|size_lat[6]~27\ & VCC)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth1|c_rx|addr_reader|size_lat[6]~27\))
-- \c_eth1|c_rx|addr_reader|size_lat[7]~29\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size\(7) & !\c_eth1|c_rx|addr_reader|size_lat[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[6]~27\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[7]~28_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[7]~29\);

-- Location: LCCOMB_X19_Y9_N22
\c_eth1|c_rx|addr_reader|size_lat[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[8]~30_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(8) & ((GND) # (!\c_eth1|c_rx|addr_reader|size_lat[7]~29\))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(8) & (\c_eth1|c_rx|addr_reader|size_lat[7]~29\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|size_lat[8]~31\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(8)) # (!\c_eth1|c_rx|addr_reader|size_lat[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[7]~29\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[8]~30_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[8]~31\);

-- Location: LCCOMB_X19_Y9_N24
\c_eth1|c_rx|addr_reader|size_lat[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[9]~32_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(9) & (\c_eth1|c_rx|addr_reader|size_lat[8]~31\ & VCC)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth1|c_rx|addr_reader|size_lat[8]~31\))
-- \c_eth1|c_rx|addr_reader|size_lat[9]~33\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size\(9) & !\c_eth1|c_rx|addr_reader|size_lat[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|size_lat[8]~31\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[9]~32_combout\,
	cout => \c_eth1|c_rx|addr_reader|size_lat[9]~33\);

-- Location: LCCOMB_X19_Y9_N26
\c_eth1|c_rx|addr_reader|size_lat[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[10]~34_combout\ = \c_eth1|c_rx|pr_FSM|cnt_size\(10) $ (\c_eth1|c_rx|addr_reader|size_lat[9]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(10),
	cin => \c_eth1|c_rx|addr_reader|size_lat[9]~33\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[10]~34_combout\);

-- Location: LCCOMB_X26_Y8_N12
\c_eth1|c_rx|addr_reader|cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[0]~7_combout\ = (\c_eth1|c_rx|addr_reader|cnt\(0) & (((!\c_eth1|c_rx|addr_reader|state.CRC~q\)))) # (!\c_eth1|c_rx|addr_reader|cnt\(0) & (\c_eth1|c_rx|addr_reader|Selector0~16_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|Selector2~0_combout\ & \c_eth1|c_rx|addr_reader|state.CRC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Selector0~16_combout\,
	datab => \c_eth1|c_rx|addr_reader|cnt\(0),
	datac => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|cnt[0]~7_combout\);

-- Location: LCCOMB_X26_Y8_N26
\c_eth1|c_rx|addr_reader|cnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[1]~3_combout\ = (\c_eth1|c_rx|addr_reader|Selector0~16_combout\ & !\c_eth1|c_rx|addr_reader|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Selector0~16_combout\,
	datac => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	combout => \c_eth1|c_rx|addr_reader|cnt[1]~3_combout\);

-- Location: LCCOMB_X23_Y9_N26
\c_eth1|c_rx|addr_reader|cnt[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[1]~4_combout\ = (\c_eth1|c_rx|addr_reader|state.CRC~q\ & (\c_eth1|c_rx|addr_reader|cnt[1]~3_combout\ & (\c_eth1|c_rx|addr_reader|cnt\(0) $ (\c_eth1|c_rx|addr_reader|cnt\(1))))) # (!\c_eth1|c_rx|addr_reader|state.CRC~q\ & 
-- (((\c_eth1|c_rx|addr_reader|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt[1]~3_combout\,
	datab => \c_eth1|c_rx|addr_reader|cnt\(0),
	datac => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth1|c_rx|addr_reader|cnt\(1),
	combout => \c_eth1|c_rx|addr_reader|cnt[1]~4_combout\);

-- Location: LCCOMB_X26_Y8_N0
\c_eth1|c_rx|addr_reader|cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ = (!\c_eth1|c_rx|crc|fcs_reg~q\ & ((\c_eth1|c_rx|addr_reader|cnt\(0)) # (!\c_eth1|c_rx|addr_reader|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|cnt\(0),
	datac => \c_eth1|c_rx|crc|fcs_reg~q\,
	datad => \c_eth1|c_rx|addr_reader|cnt\(1),
	combout => \c_eth1|c_rx|addr_reader|cnt[0]~2_combout\);

-- Location: LCCOMB_X26_Y9_N26
\c_eth1|c_rx|addr_reader|cnt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[1]~5_combout\ = (\c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg~18_combout\ & ((\c_eth1|c_rx|addr_reader|cnt\(1)))) # (!\c_eth1|c_rx|addr_reader|addr_reg~18_combout\ & 
-- (\c_eth1|c_rx|addr_reader|cnt[1]~4_combout\)))) # (!\c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ & (\c_eth1|c_rx|addr_reader|cnt[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt[1]~4_combout\,
	datab => \c_eth1|c_rx|addr_reader|cnt[0]~2_combout\,
	datac => \c_eth1|c_rx|addr_reader|cnt\(1),
	datad => \c_eth1|c_rx|addr_reader|addr_reg~18_combout\,
	combout => \c_eth1|c_rx|addr_reader|cnt[1]~5_combout\);

-- Location: FF_X26_Y9_N27
\c_eth1|c_rx|addr_reader|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|cnt[1]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|cnt\(1));

-- Location: LCCOMB_X22_Y9_N26
\c_eth1|c_rx|addr_reader|begin_fcs~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\ = (!\c_eth1|c_rx|addr_reader|cnt\(0) & !\c_eth1|c_rx|addr_reader|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt\(0),
	datad => \c_eth1|c_rx|addr_reader|cnt\(1),
	combout => \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\);

-- Location: LCCOMB_X22_Y9_N0
\c_eth1|c_rx|addr_reader|size_lat[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\ = (\c_eth1|c_rx|addr_reader|size_lat~15_combout\) # ((\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth1|c_rx|addr_reader|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datab => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	combout => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\);

-- Location: FF_X22_Y9_N7
\c_eth1|c_rx|addr_reader|size_lat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[3]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(3));

-- Location: FF_X22_Y9_N27
\c_eth1|c_rx|addr_reader|size_lat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[2]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(2));

-- Location: FF_X22_Y9_N1
\c_eth1|c_rx|addr_reader|size_lat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[1]~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(1));

-- Location: LCCOMB_X22_Y9_N4
\c_eth1|c_rx|addr_reader|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~0_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(2) & (\c_eth1|c_rx|addr_reader|size_lat\(1) $ (VCC))) # (!\c_eth1|c_rx|addr_reader|size_lat\(2) & (\c_eth1|c_rx|addr_reader|size_lat\(1) & VCC))
-- \c_eth1|c_rx|addr_reader|Add1~1\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(2) & \c_eth1|c_rx|addr_reader|size_lat\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(2),
	datab => \c_eth1|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	combout => \c_eth1|c_rx|addr_reader|Add1~0_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~1\);

-- Location: LCCOMB_X22_Y9_N6
\c_eth1|c_rx|addr_reader|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~2_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(3) & (\c_eth1|c_rx|addr_reader|Add1~1\ & VCC)) # (!\c_eth1|c_rx|addr_reader|size_lat\(3) & (!\c_eth1|c_rx|addr_reader|Add1~1\))
-- \c_eth1|c_rx|addr_reader|Add1~3\ = CARRY((!\c_eth1|c_rx|addr_reader|size_lat\(3) & !\c_eth1|c_rx|addr_reader|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~1\,
	combout => \c_eth1|c_rx|addr_reader|Add1~2_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~3\);

-- Location: LCCOMB_X23_Y9_N0
\c_eth1|c_rx|addr_reader|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~1_cout\ = CARRY((!\c_eth1|c_rx|addr_reader|size_lat\(1) & \c_eth1|c_rx|addr_reader|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(1),
	datab => \c_eth1|c_rx|addr_reader|Add1~0_combout\,
	datad => VCC,
	cout => \c_eth1|c_rx|addr_reader|Add2~1_cout\);

-- Location: LCCOMB_X23_Y9_N2
\c_eth1|c_rx|addr_reader|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~2_combout\ = (\c_eth1|c_rx|addr_reader|Add1~2_combout\ & (\c_eth1|c_rx|addr_reader|Add2~1_cout\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~2_combout\ & (!\c_eth1|c_rx|addr_reader|Add2~1_cout\))
-- \c_eth1|c_rx|addr_reader|Add2~3\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~2_combout\ & !\c_eth1|c_rx|addr_reader|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~2_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~1_cout\,
	combout => \c_eth1|c_rx|addr_reader|Add2~2_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~3\);

-- Location: FF_X22_Y9_N13
\c_eth1|c_rx|addr_reader|size_lat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[6]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(6));

-- Location: FF_X22_Y9_N11
\c_eth1|c_rx|addr_reader|size_lat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[5]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(5));

-- Location: FF_X22_Y9_N9
\c_eth1|c_rx|addr_reader|size_lat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[4]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(4));

-- Location: LCCOMB_X22_Y9_N8
\c_eth1|c_rx|addr_reader|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~4_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(4) & (\c_eth1|c_rx|addr_reader|Add1~3\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|size_lat\(4) & (!\c_eth1|c_rx|addr_reader|Add1~3\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add1~5\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(4) & !\c_eth1|c_rx|addr_reader|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|size_lat\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~3\,
	combout => \c_eth1|c_rx|addr_reader|Add1~4_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~5\);

-- Location: LCCOMB_X22_Y9_N10
\c_eth1|c_rx|addr_reader|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~6_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(5) & (!\c_eth1|c_rx|addr_reader|Add1~5\)) # (!\c_eth1|c_rx|addr_reader|size_lat\(5) & ((\c_eth1|c_rx|addr_reader|Add1~5\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add1~7\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~5\) # (!\c_eth1|c_rx|addr_reader|size_lat\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~5\,
	combout => \c_eth1|c_rx|addr_reader|Add1~6_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~7\);

-- Location: LCCOMB_X22_Y9_N12
\c_eth1|c_rx|addr_reader|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~8_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(6) & (\c_eth1|c_rx|addr_reader|Add1~7\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|size_lat\(6) & (!\c_eth1|c_rx|addr_reader|Add1~7\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add1~9\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(6) & !\c_eth1|c_rx|addr_reader|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~7\,
	combout => \c_eth1|c_rx|addr_reader|Add1~8_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~9\);

-- Location: LCCOMB_X23_Y9_N4
\c_eth1|c_rx|addr_reader|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~4_combout\ = (\c_eth1|c_rx|addr_reader|Add1~4_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add2~3\))) # (!\c_eth1|c_rx|addr_reader|Add1~4_combout\ & (\c_eth1|c_rx|addr_reader|Add2~3\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add2~5\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~4_combout\) # (!\c_eth1|c_rx|addr_reader|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~4_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~3\,
	combout => \c_eth1|c_rx|addr_reader|Add2~4_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~5\);

-- Location: LCCOMB_X23_Y9_N6
\c_eth1|c_rx|addr_reader|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~6_combout\ = (\c_eth1|c_rx|addr_reader|Add1~6_combout\ & (\c_eth1|c_rx|addr_reader|Add2~5\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~6_combout\ & (!\c_eth1|c_rx|addr_reader|Add2~5\))
-- \c_eth1|c_rx|addr_reader|Add2~7\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~6_combout\ & !\c_eth1|c_rx|addr_reader|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~6_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~5\,
	combout => \c_eth1|c_rx|addr_reader|Add2~6_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~7\);

-- Location: LCCOMB_X23_Y9_N8
\c_eth1|c_rx|addr_reader|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~8_combout\ = (\c_eth1|c_rx|addr_reader|Add1~8_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add2~7\))) # (!\c_eth1|c_rx|addr_reader|Add1~8_combout\ & (\c_eth1|c_rx|addr_reader|Add2~7\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add2~9\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~8_combout\) # (!\c_eth1|c_rx|addr_reader|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~8_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~7\,
	combout => \c_eth1|c_rx|addr_reader|Add2~8_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~9\);

-- Location: LCCOMB_X26_Y9_N22
\c_eth1|c_rx|addr_reader|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~2_combout\ = (\c_eth1|c_rx|addr_reader|Add2~2_combout\ & (!\c_eth1|c_rx|addr_reader|addr_reg\(3) & (\c_eth1|c_rx|addr_reader|addr_reg\(6) $ (!\c_eth1|c_rx|addr_reader|Add2~8_combout\)))) # 
-- (!\c_eth1|c_rx|addr_reader|Add2~2_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(3) & (\c_eth1|c_rx|addr_reader|addr_reg\(6) $ (!\c_eth1|c_rx|addr_reader|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~2_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	datad => \c_eth1|c_rx|addr_reader|Add2~8_combout\,
	combout => \c_eth1|c_rx|addr_reader|Equal0~2_combout\);

-- Location: FF_X21_Y9_N25
\c_eth1|c_rx|addr_reader|size_lat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[0]~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(0));

-- Location: LCCOMB_X28_Y9_N8
\c_eth1|c_rx|addr_reader|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~2_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(1) & ((\c_eth1|c_rx|addr_reader|Add4~1\) # (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(1) & (!\c_eth1|c_rx|addr_reader|Add4~1\))
-- \c_eth1|c_rx|addr_reader|Add4~3\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(1)) # (!\c_eth1|c_rx|addr_reader|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~1\,
	combout => \c_eth1|c_rx|addr_reader|Add4~2_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~3\);

-- Location: LCCOMB_X26_Y8_N18
\c_eth1|c_rx|addr_reader|addr_reg[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\ = (!\c_eth1|c_rx|crc|fcs_reg~q\ & (\c_eth1|c_rx|addr_reader|state.CRC~q\ & ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (!\c_eth1|c_rx|addr_reader|state.AXI~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	datab => \c_eth1|c_rx|crc|fcs_reg~q\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\);

-- Location: LCCOMB_X28_Y9_N10
\c_eth1|c_rx|addr_reader|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~4_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(2) & (\c_eth1|c_rx|addr_reader|Add4~3\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(2) & (!\c_eth1|c_rx|addr_reader|Add4~3\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add4~5\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(2) & !\c_eth1|c_rx|addr_reader|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~3\,
	combout => \c_eth1|c_rx|addr_reader|Add4~4_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~5\);

-- Location: LCCOMB_X28_Y9_N20
\c_eth1|c_rx|addr_reader|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~18_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(7) & (!\c_eth1|c_rx|addr_reader|Add4~16\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(7) & ((\c_eth1|c_rx|addr_reader|Add4~16\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add4~19\ = CARRY((!\c_eth1|c_rx|addr_reader|Add4~16\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~16\,
	combout => \c_eth1|c_rx|addr_reader|Add4~18_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~19\);

-- Location: LCCOMB_X28_Y9_N22
\c_eth1|c_rx|addr_reader|Add4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~21_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(8) & (\c_eth1|c_rx|addr_reader|Add4~19\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(8) & (!\c_eth1|c_rx|addr_reader|Add4~19\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add4~22\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(8) & !\c_eth1|c_rx|addr_reader|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~19\,
	combout => \c_eth1|c_rx|addr_reader|Add4~21_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~22\);

-- Location: LCCOMB_X24_Y9_N28
\c_eth1|c_rx|addr_reader|Add4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~23_combout\ = (\c_eth1|c_rx|addr_reader|Add4~21_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add4~21_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~23_combout\);

-- Location: LCCOMB_X26_Y8_N6
\c_eth1|c_rx|addr_reader|addr_reg[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\ = (\c_eth1|c_rx|addr_reader|state.CRC~q\) # (((\c_eth1|c_rx|addr_reader|Selector1~2_combout\ & !\c_eth1|c_rx|addr_reader|state.IDLE~q\)) # (!\c_eth1|c_rx|addr_reader|addr_reg~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg~10_combout\,
	datac => \c_eth1|c_rx|addr_reader|Selector1~2_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\);

-- Location: FF_X24_Y9_N29
\c_eth1|c_rx|addr_reader|addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(8));

-- Location: LCCOMB_X28_Y9_N24
\c_eth1|c_rx|addr_reader|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~24_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(9) & (!\c_eth1|c_rx|addr_reader|Add4~22\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(9) & ((\c_eth1|c_rx|addr_reader|Add4~22\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add4~25\ = CARRY((!\c_eth1|c_rx|addr_reader|Add4~22\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~22\,
	combout => \c_eth1|c_rx|addr_reader|Add4~24_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~25\);

-- Location: LCCOMB_X28_Y9_N0
\c_eth1|c_rx|addr_reader|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~26_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\ & \c_eth1|c_rx|addr_reader|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	datad => \c_eth1|c_rx|addr_reader|Add4~24_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~26_combout\);

-- Location: FF_X28_Y9_N1
\c_eth1|c_rx|addr_reader|addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(9));

-- Location: LCCOMB_X28_Y9_N26
\c_eth1|c_rx|addr_reader|Add4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~27_combout\ = \c_eth1|c_rx|addr_reader|Add4~25\ $ (!\c_eth1|c_rx|addr_reader|addr_reg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	cin => \c_eth1|c_rx|addr_reader|Add4~25\,
	combout => \c_eth1|c_rx|addr_reader|Add4~27_combout\);

-- Location: LCCOMB_X28_Y9_N2
\c_eth1|c_rx|addr_reader|Add4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~29_combout\ = (\c_eth1|c_rx|addr_reader|Add4~27_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add4~27_combout\,
	datac => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~29_combout\);

-- Location: FF_X28_Y9_N3
\c_eth1|c_rx|addr_reader|addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(10));

-- Location: FF_X19_Y9_N25
\c_eth1|c_rx|addr_reader|size_lat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|size_lat[9]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(9));

-- Location: FF_X22_Y9_N17
\c_eth1|c_rx|addr_reader|size_lat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[8]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(8));

-- Location: FF_X22_Y9_N15
\c_eth1|c_rx|addr_reader|size_lat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|addr_reader|size_lat[7]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(7));

-- Location: LCCOMB_X22_Y9_N14
\c_eth1|c_rx|addr_reader|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~10_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(7) & (!\c_eth1|c_rx|addr_reader|Add1~9\)) # (!\c_eth1|c_rx|addr_reader|size_lat\(7) & ((\c_eth1|c_rx|addr_reader|Add1~9\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add1~11\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~9\) # (!\c_eth1|c_rx|addr_reader|size_lat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|size_lat\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~9\,
	combout => \c_eth1|c_rx|addr_reader|Add1~10_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~11\);

-- Location: LCCOMB_X22_Y9_N16
\c_eth1|c_rx|addr_reader|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~12_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(8) & (\c_eth1|c_rx|addr_reader|Add1~11\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|size_lat\(8) & (!\c_eth1|c_rx|addr_reader|Add1~11\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add1~13\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(8) & !\c_eth1|c_rx|addr_reader|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|size_lat\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~11\,
	combout => \c_eth1|c_rx|addr_reader|Add1~12_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~13\);

-- Location: LCCOMB_X22_Y9_N18
\c_eth1|c_rx|addr_reader|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~14_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(9) & (!\c_eth1|c_rx|addr_reader|Add1~13\)) # (!\c_eth1|c_rx|addr_reader|size_lat\(9) & ((\c_eth1|c_rx|addr_reader|Add1~13\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add1~15\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~13\) # (!\c_eth1|c_rx|addr_reader|size_lat\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|size_lat\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add1~13\,
	combout => \c_eth1|c_rx|addr_reader|Add1~14_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add1~15\);

-- Location: LCCOMB_X23_Y9_N10
\c_eth1|c_rx|addr_reader|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~10_combout\ = (\c_eth1|c_rx|addr_reader|Add1~10_combout\ & (\c_eth1|c_rx|addr_reader|Add2~9\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~10_combout\ & (!\c_eth1|c_rx|addr_reader|Add2~9\))
-- \c_eth1|c_rx|addr_reader|Add2~11\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~10_combout\ & !\c_eth1|c_rx|addr_reader|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~10_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~9\,
	combout => \c_eth1|c_rx|addr_reader|Add2~10_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~11\);

-- Location: LCCOMB_X23_Y9_N12
\c_eth1|c_rx|addr_reader|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~12_combout\ = (\c_eth1|c_rx|addr_reader|Add1~12_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add2~11\))) # (!\c_eth1|c_rx|addr_reader|Add1~12_combout\ & (\c_eth1|c_rx|addr_reader|Add2~11\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add2~13\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~12_combout\) # (!\c_eth1|c_rx|addr_reader|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~12_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~11\,
	combout => \c_eth1|c_rx|addr_reader|Add2~12_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~13\);

-- Location: LCCOMB_X23_Y9_N14
\c_eth1|c_rx|addr_reader|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~14_combout\ = (\c_eth1|c_rx|addr_reader|Add1~14_combout\ & (\c_eth1|c_rx|addr_reader|Add2~13\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~14_combout\ & (!\c_eth1|c_rx|addr_reader|Add2~13\))
-- \c_eth1|c_rx|addr_reader|Add2~15\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~14_combout\ & !\c_eth1|c_rx|addr_reader|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~14_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add2~13\,
	combout => \c_eth1|c_rx|addr_reader|Add2~14_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add2~15\);

-- Location: LCCOMB_X23_Y9_N22
\c_eth1|c_rx|addr_reader|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~5_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(9) & (\c_eth1|c_rx|addr_reader|Add2~14_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth1|c_rx|addr_reader|Add2~12_combout\)))) # 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(9) & (!\c_eth1|c_rx|addr_reader|Add2~14_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth1|c_rx|addr_reader|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	datac => \c_eth1|c_rx|addr_reader|Add2~14_combout\,
	datad => \c_eth1|c_rx|addr_reader|Add2~12_combout\,
	combout => \c_eth1|c_rx|addr_reader|Equal0~5_combout\);

-- Location: LCCOMB_X23_Y9_N24
\c_eth1|c_rx|addr_reader|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~6_combout\ = (\c_eth1|c_rx|addr_reader|Equal0~5_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(10) $ (!\c_eth1|c_rx|addr_reader|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	datac => \c_eth1|c_rx|addr_reader|Equal0~5_combout\,
	datad => \c_eth1|c_rx|addr_reader|Add2~16_combout\,
	combout => \c_eth1|c_rx|addr_reader|Equal0~6_combout\);

-- Location: LCCOMB_X21_Y9_N2
\c_eth1|c_rx|addr_reader|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~0_combout\ = \c_eth1|c_rx|addr_reader|size_lat\(0) $ (VCC)
-- \c_eth1|c_rx|addr_reader|Add3~1\ = CARRY(\c_eth1|c_rx|addr_reader|size_lat\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|size_lat\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|addr_reader|Add3~0_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~1\);

-- Location: LCCOMB_X21_Y9_N4
\c_eth1|c_rx|addr_reader|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~2_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(1) & (!\c_eth1|c_rx|addr_reader|Add3~1\)) # (!\c_eth1|c_rx|addr_reader|size_lat\(1) & (\c_eth1|c_rx|addr_reader|Add3~1\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add3~3\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(1) & !\c_eth1|c_rx|addr_reader|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~1\,
	combout => \c_eth1|c_rx|addr_reader|Add3~2_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~3\);

-- Location: LCCOMB_X21_Y9_N6
\c_eth1|c_rx|addr_reader|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~4_combout\ = (\c_eth1|c_rx|addr_reader|Add1~0_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add3~3\))) # (!\c_eth1|c_rx|addr_reader|Add1~0_combout\ & (\c_eth1|c_rx|addr_reader|Add3~3\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add3~5\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~0_combout\) # (!\c_eth1|c_rx|addr_reader|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~0_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~3\,
	combout => \c_eth1|c_rx|addr_reader|Add3~4_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~5\);

-- Location: LCCOMB_X21_Y9_N8
\c_eth1|c_rx|addr_reader|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~6_combout\ = (\c_eth1|c_rx|addr_reader|Add1~2_combout\ & (\c_eth1|c_rx|addr_reader|Add3~5\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~2_combout\ & (!\c_eth1|c_rx|addr_reader|Add3~5\))
-- \c_eth1|c_rx|addr_reader|Add3~7\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~2_combout\ & !\c_eth1|c_rx|addr_reader|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~2_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~5\,
	combout => \c_eth1|c_rx|addr_reader|Add3~6_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~7\);

-- Location: LCCOMB_X21_Y9_N10
\c_eth1|c_rx|addr_reader|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~8_combout\ = (\c_eth1|c_rx|addr_reader|Add1~4_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add3~7\))) # (!\c_eth1|c_rx|addr_reader|Add1~4_combout\ & (\c_eth1|c_rx|addr_reader|Add3~7\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add3~9\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~4_combout\) # (!\c_eth1|c_rx|addr_reader|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~4_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~7\,
	combout => \c_eth1|c_rx|addr_reader|Add3~8_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~9\);

-- Location: LCCOMB_X21_Y9_N12
\c_eth1|c_rx|addr_reader|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~10_combout\ = (\c_eth1|c_rx|addr_reader|Add1~6_combout\ & (\c_eth1|c_rx|addr_reader|Add3~9\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~6_combout\ & (!\c_eth1|c_rx|addr_reader|Add3~9\))
-- \c_eth1|c_rx|addr_reader|Add3~11\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~6_combout\ & !\c_eth1|c_rx|addr_reader|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~6_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~9\,
	combout => \c_eth1|c_rx|addr_reader|Add3~10_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~11\);

-- Location: LCCOMB_X21_Y9_N14
\c_eth1|c_rx|addr_reader|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~12_combout\ = (\c_eth1|c_rx|addr_reader|Add1~8_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add3~11\))) # (!\c_eth1|c_rx|addr_reader|Add1~8_combout\ & (\c_eth1|c_rx|addr_reader|Add3~11\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add3~13\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~8_combout\) # (!\c_eth1|c_rx|addr_reader|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~8_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~11\,
	combout => \c_eth1|c_rx|addr_reader|Add3~12_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~13\);

-- Location: LCCOMB_X21_Y9_N16
\c_eth1|c_rx|addr_reader|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~14_combout\ = (\c_eth1|c_rx|addr_reader|Add1~10_combout\ & (\c_eth1|c_rx|addr_reader|Add3~13\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~10_combout\ & (!\c_eth1|c_rx|addr_reader|Add3~13\))
-- \c_eth1|c_rx|addr_reader|Add3~15\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~10_combout\ & !\c_eth1|c_rx|addr_reader|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~10_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~13\,
	combout => \c_eth1|c_rx|addr_reader|Add3~14_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~15\);

-- Location: LCCOMB_X21_Y9_N18
\c_eth1|c_rx|addr_reader|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~16_combout\ = (\c_eth1|c_rx|addr_reader|Add1~12_combout\ & ((GND) # (!\c_eth1|c_rx|addr_reader|Add3~15\))) # (!\c_eth1|c_rx|addr_reader|Add1~12_combout\ & (\c_eth1|c_rx|addr_reader|Add3~15\ $ (GND)))
-- \c_eth1|c_rx|addr_reader|Add3~17\ = CARRY((\c_eth1|c_rx|addr_reader|Add1~12_combout\) # (!\c_eth1|c_rx|addr_reader|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~12_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~15\,
	combout => \c_eth1|c_rx|addr_reader|Add3~16_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~17\);

-- Location: LCCOMB_X21_Y9_N20
\c_eth1|c_rx|addr_reader|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~18_combout\ = (\c_eth1|c_rx|addr_reader|Add1~14_combout\ & (\c_eth1|c_rx|addr_reader|Add3~17\ & VCC)) # (!\c_eth1|c_rx|addr_reader|Add1~14_combout\ & (!\c_eth1|c_rx|addr_reader|Add3~17\))
-- \c_eth1|c_rx|addr_reader|Add3~19\ = CARRY((!\c_eth1|c_rx|addr_reader|Add1~14_combout\ & !\c_eth1|c_rx|addr_reader|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add1~14_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add3~17\,
	combout => \c_eth1|c_rx|addr_reader|Add3~18_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add3~19\);

-- Location: LCCOMB_X21_Y9_N22
\c_eth1|c_rx|addr_reader|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add3~20_combout\ = \c_eth1|c_rx|addr_reader|Add1~16_combout\ $ (\c_eth1|c_rx|addr_reader|Add3~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add1~16_combout\,
	cin => \c_eth1|c_rx|addr_reader|Add3~19\,
	combout => \c_eth1|c_rx|addr_reader|Add3~20_combout\);

-- Location: LCCOMB_X25_Y9_N0
\c_eth1|c_rx|addr_reader|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~1_cout\ = CARRY((!\c_eth1|c_rx|addr_reader|addr_reg\(0) & \c_eth1|c_rx|addr_reader|Add3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datab => \c_eth1|c_rx|addr_reader|Add3~0_combout\,
	datad => VCC,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~1_cout\);

-- Location: LCCOMB_X25_Y9_N2
\c_eth1|c_rx|addr_reader|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~3_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(1) & (!\c_eth1|c_rx|addr_reader|Add3~2_combout\ & !\c_eth1|c_rx|addr_reader|LessThan1~1_cout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(1) & 
-- ((!\c_eth1|c_rx|addr_reader|LessThan1~1_cout\) # (!\c_eth1|c_rx|addr_reader|Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	datab => \c_eth1|c_rx|addr_reader|Add3~2_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~1_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~3_cout\);

-- Location: LCCOMB_X25_Y9_N4
\c_eth1|c_rx|addr_reader|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~5_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add3~4_combout\ & ((!\c_eth1|c_rx|addr_reader|LessThan1~3_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(2)))) # (!\c_eth1|c_rx|addr_reader|Add3~4_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(2) & !\c_eth1|c_rx|addr_reader|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add3~4_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~3_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~5_cout\);

-- Location: LCCOMB_X25_Y9_N6
\c_eth1|c_rx|addr_reader|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~7_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add3~6_combout\ & (!\c_eth1|c_rx|addr_reader|addr_reg\(3) & !\c_eth1|c_rx|addr_reader|LessThan1~5_cout\)) # (!\c_eth1|c_rx|addr_reader|Add3~6_combout\ & 
-- ((!\c_eth1|c_rx|addr_reader|LessThan1~5_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add3~6_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~5_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~7_cout\);

-- Location: LCCOMB_X25_Y9_N8
\c_eth1|c_rx|addr_reader|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~9_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(4) & (\c_eth1|c_rx|addr_reader|Add3~8_combout\ & !\c_eth1|c_rx|addr_reader|LessThan1~7_cout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(4) & 
-- ((\c_eth1|c_rx|addr_reader|Add3~8_combout\) # (!\c_eth1|c_rx|addr_reader|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth1|c_rx|addr_reader|Add3~8_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~7_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~9_cout\);

-- Location: LCCOMB_X25_Y9_N10
\c_eth1|c_rx|addr_reader|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~11_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(5) & ((!\c_eth1|c_rx|addr_reader|LessThan1~9_cout\) # (!\c_eth1|c_rx|addr_reader|Add3~10_combout\))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(5) & 
-- (!\c_eth1|c_rx|addr_reader|Add3~10_combout\ & !\c_eth1|c_rx|addr_reader|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datab => \c_eth1|c_rx|addr_reader|Add3~10_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~9_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~11_cout\);

-- Location: LCCOMB_X25_Y9_N12
\c_eth1|c_rx|addr_reader|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~13_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add3~12_combout\ & ((!\c_eth1|c_rx|addr_reader|LessThan1~11_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(6)))) # (!\c_eth1|c_rx|addr_reader|Add3~12_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(6) & !\c_eth1|c_rx|addr_reader|LessThan1~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add3~12_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~11_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~13_cout\);

-- Location: LCCOMB_X25_Y9_N14
\c_eth1|c_rx|addr_reader|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~15_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add3~14_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(7) & !\c_eth1|c_rx|addr_reader|LessThan1~13_cout\)) # (!\c_eth1|c_rx|addr_reader|Add3~14_combout\ & 
-- ((\c_eth1|c_rx|addr_reader|addr_reg\(7)) # (!\c_eth1|c_rx|addr_reader|LessThan1~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add3~14_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~13_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~15_cout\);

-- Location: LCCOMB_X25_Y9_N16
\c_eth1|c_rx|addr_reader|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~17_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(8) & (\c_eth1|c_rx|addr_reader|Add3~16_combout\ & !\c_eth1|c_rx|addr_reader|LessThan1~15_cout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(8) & 
-- ((\c_eth1|c_rx|addr_reader|Add3~16_combout\) # (!\c_eth1|c_rx|addr_reader|LessThan1~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	datab => \c_eth1|c_rx|addr_reader|Add3~16_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~15_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~17_cout\);

-- Location: LCCOMB_X25_Y9_N18
\c_eth1|c_rx|addr_reader|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~19_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add3~18_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(9) & !\c_eth1|c_rx|addr_reader|LessThan1~17_cout\)) # (!\c_eth1|c_rx|addr_reader|Add3~18_combout\ & 
-- ((\c_eth1|c_rx|addr_reader|addr_reg\(9)) # (!\c_eth1|c_rx|addr_reader|LessThan1~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add3~18_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~17_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan1~19_cout\);

-- Location: LCCOMB_X25_Y9_N20
\c_eth1|c_rx|addr_reader|LessThan1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan1~20_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(10) & (!\c_eth1|c_rx|addr_reader|LessThan1~19_cout\ & \c_eth1|c_rx|addr_reader|Add3~20_combout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(10) & 
-- ((\c_eth1|c_rx|addr_reader|Add3~20_combout\) # (!\c_eth1|c_rx|addr_reader|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	datad => \c_eth1|c_rx|addr_reader|Add3~20_combout\,
	cin => \c_eth1|c_rx|addr_reader|LessThan1~19_cout\,
	combout => \c_eth1|c_rx|addr_reader|LessThan1~20_combout\);

-- Location: LCCOMB_X25_Y9_N24
\c_eth1|c_rx|addr_reader|addr_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~7_combout\ = (\c_eth1|c_rx|addr_reader|LessThan0~20_combout\) # (\c_eth1|c_rx|addr_reader|LessThan1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|LessThan0~20_combout\,
	datad => \c_eth1|c_rx|addr_reader|LessThan1~20_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~7_combout\);

-- Location: LCCOMB_X25_Y9_N26
\c_eth1|c_rx|addr_reader|addr_reg[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~8_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg~7_combout\) # ((\c_eth1|c_rx|addr_reader|Equal0~4_combout\ & \c_eth1|c_rx|addr_reader|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\,
	datab => \c_eth1|c_rx|addr_reader|Equal0~4_combout\,
	datac => \c_eth1|c_rx|addr_reader|Equal0~6_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg~7_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~8_combout\);

-- Location: LCCOMB_X25_Y9_N28
\c_eth1|c_rx|addr_reader|addr_reg[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\ = (!\c_eth1|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\) # ((\c_eth1|c_rx|addr_reader|begin_fcs~3_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\,
	datab => \c_eth1|c_rx|addr_reader|process_0~6_combout\,
	datac => \c_eth1|c_rx|addr_reader|addr_reg[7]~8_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\);

-- Location: LCCOMB_X25_Y9_N30
\c_eth1|c_rx|addr_reader|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~6_combout\ = (\c_eth1|c_rx|addr_reader|Add4~4_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|Add4~4_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~6_combout\);

-- Location: FF_X25_Y9_N31
\c_eth1|c_rx|addr_reader|addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(2));

-- Location: LCCOMB_X24_Y9_N4
\c_eth1|c_rx|addr_reader|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal2~1_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(4)) # ((\c_eth1|c_rx|addr_reader|addr_reg\(5)) # ((\c_eth1|c_rx|addr_reader|addr_reg\(6)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	combout => \c_eth1|c_rx|addr_reader|Equal2~1_combout\);

-- Location: LCCOMB_X28_Y9_N28
\c_eth1|c_rx|addr_reader|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal2~2_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(2)) # (((\c_eth1|c_rx|addr_reader|Equal2~1_combout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(1))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datac => \c_eth1|c_rx|addr_reader|Equal2~1_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth1|c_rx|addr_reader|Equal2~2_combout\);

-- Location: LCCOMB_X28_Y9_N4
\c_eth1|c_rx|addr_reader|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal2~0_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(7)) # ((\c_eth1|c_rx|addr_reader|addr_reg\(10)) # ((\c_eth1|c_rx|addr_reader|addr_reg\(9)) # (\c_eth1|c_rx|addr_reader|addr_reg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	combout => \c_eth1|c_rx|addr_reader|Equal2~0_combout\);

-- Location: LCCOMB_X28_Y9_N30
\c_eth1|c_rx|addr_reader|addr_reg[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\ = (!\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & (\c_eth1|c_rx|addr_reader|state.AXI~q\ & ((\c_eth1|c_rx|addr_reader|Equal2~2_combout\) # (\c_eth1|c_rx|addr_reader|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_eth1|c_rx|addr_reader|Equal2~2_combout\,
	datac => \c_eth1|c_rx|addr_reader|Equal2~0_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\);

-- Location: LCCOMB_X26_Y9_N0
\c_eth1|c_rx|addr_reader|addr_reg[7]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\) # ((\c_eth1|c_rx|addr_reader|addr_reg~19_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\ & \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg~19_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\,
	datac => \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\);

-- Location: LCCOMB_X26_Y9_N2
\c_eth1|c_rx|addr_reader|addr_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~16_combout\ = (!\c_eth1|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ & ((!\c_eth1|c_rx|addr_reader|Add4~2_combout\))) # (!\c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ & 
-- (\c_eth1|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|process_0~6_combout\,
	datab => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datac => \c_eth1|c_rx|addr_reader|Add4~2_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~16_combout\);

-- Location: FF_X26_Y9_N3
\c_eth1|c_rx|addr_reader|addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|addr_reg~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(1));

-- Location: LCCOMB_X26_Y9_N4
\c_eth1|c_rx|addr_reader|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~0_combout\ = (\c_eth1|c_rx|addr_reader|size_lat\(0) & (\c_eth1|c_rx|addr_reader|addr_reg\(0) & (\c_eth1|c_rx|addr_reader|size_lat\(1) $ (\c_eth1|c_rx|addr_reader|addr_reg\(1))))) # (!\c_eth1|c_rx|addr_reader|size_lat\(0) & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(0) & (\c_eth1|c_rx|addr_reader|size_lat\(1) $ (\c_eth1|c_rx|addr_reader|addr_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(0),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datac => \c_eth1|c_rx|addr_reader|size_lat\(1),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth1|c_rx|addr_reader|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y9_N8
\c_eth1|c_rx|addr_reader|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~3_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(2) & (!\c_eth1|c_rx|addr_reader|size_lat\(2) & (\c_eth1|c_rx|addr_reader|Add2~10_combout\ $ (!\c_eth1|c_rx|addr_reader|addr_reg\(7))))) # 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(2) & (\c_eth1|c_rx|addr_reader|size_lat\(2) & (\c_eth1|c_rx|addr_reader|Add2~10_combout\ $ (!\c_eth1|c_rx|addr_reader|addr_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datab => \c_eth1|c_rx|addr_reader|size_lat\(2),
	datac => \c_eth1|c_rx|addr_reader|Add2~10_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	combout => \c_eth1|c_rx|addr_reader|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y9_N28
\c_eth1|c_rx|addr_reader|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~1_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(4) & (\c_eth1|c_rx|addr_reader|Add2~4_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(5) $ (!\c_eth1|c_rx|addr_reader|Add2~6_combout\)))) # 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(4) & (!\c_eth1|c_rx|addr_reader|Add2~4_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(5) $ (!\c_eth1|c_rx|addr_reader|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datac => \c_eth1|c_rx|addr_reader|Add2~4_combout\,
	datad => \c_eth1|c_rx|addr_reader|Add2~6_combout\,
	combout => \c_eth1|c_rx|addr_reader|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y9_N18
\c_eth1|c_rx|addr_reader|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Equal0~4_combout\ = (\c_eth1|c_rx|addr_reader|Equal0~2_combout\ & (\c_eth1|c_rx|addr_reader|Equal0~0_combout\ & (\c_eth1|c_rx|addr_reader|Equal0~3_combout\ & \c_eth1|c_rx|addr_reader|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Equal0~2_combout\,
	datab => \c_eth1|c_rx|addr_reader|Equal0~0_combout\,
	datac => \c_eth1|c_rx|addr_reader|Equal0~3_combout\,
	datad => \c_eth1|c_rx|addr_reader|Equal0~1_combout\,
	combout => \c_eth1|c_rx|addr_reader|Equal0~4_combout\);

-- Location: LCCOMB_X25_Y9_N22
\c_eth1|c_rx|addr_reader|addr_reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~18_combout\ = (\c_eth1|c_rx|addr_reader|begin_fcs~3_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg~7_combout\) # ((\c_eth1|c_rx|addr_reader|Equal0~4_combout\ & \c_eth1|c_rx|addr_reader|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\,
	datab => \c_eth1|c_rx|addr_reader|Equal0~4_combout\,
	datac => \c_eth1|c_rx|addr_reader|Equal0~6_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg~7_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~18_combout\);

-- Location: LCCOMB_X26_Y8_N2
\c_eth1|c_rx|addr_reader|cnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|cnt[0]~6_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg~18_combout\ & ((\c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ & ((\c_eth1|c_rx|addr_reader|cnt\(0)))) # (!\c_eth1|c_rx|addr_reader|cnt[0]~2_combout\ & 
-- (\c_eth1|c_rx|addr_reader|cnt[0]~7_combout\)))) # (!\c_eth1|c_rx|addr_reader|addr_reg~18_combout\ & (\c_eth1|c_rx|addr_reader|cnt[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt[0]~7_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg~18_combout\,
	datac => \c_eth1|c_rx|addr_reader|cnt\(0),
	datad => \c_eth1|c_rx|addr_reader|cnt[0]~2_combout\,
	combout => \c_eth1|c_rx|addr_reader|cnt[0]~6_combout\);

-- Location: FF_X26_Y8_N3
\c_eth1|c_rx|addr_reader|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|cnt[0]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|cnt\(0));

-- Location: LCCOMB_X22_Y9_N2
\c_eth1|c_rx|addr_reader|size_lat~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|size_lat~15_combout\ = (\c_eth1|c_rx|addr_reader|state.CRC~q\ & ((\c_eth1|c_rx|crc|fcs_reg~q\) # ((!\c_eth1|c_rx|addr_reader|cnt\(0) & \c_eth1|c_rx|addr_reader|cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt\(0),
	datab => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datac => \c_eth1|c_rx|crc|fcs_reg~q\,
	datad => \c_eth1|c_rx|addr_reader|cnt\(1),
	combout => \c_eth1|c_rx|addr_reader|size_lat~15_combout\);

-- Location: FF_X19_Y9_N27
\c_eth1|c_rx|addr_reader|size_lat[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|size_lat[10]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	ena => \c_eth1|c_rx|addr_reader|size_lat[5]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|size_lat\(10));

-- Location: LCCOMB_X22_Y9_N20
\c_eth1|c_rx|addr_reader|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add1~16_combout\ = \c_eth1|c_rx|addr_reader|Add1~15\ $ (!\c_eth1|c_rx|addr_reader|size_lat\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|addr_reader|size_lat\(10),
	cin => \c_eth1|c_rx|addr_reader|Add1~15\,
	combout => \c_eth1|c_rx|addr_reader|Add1~16_combout\);

-- Location: LCCOMB_X23_Y9_N16
\c_eth1|c_rx|addr_reader|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add2~16_combout\ = \c_eth1|c_rx|addr_reader|Add2~15\ $ (\c_eth1|c_rx|addr_reader|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|addr_reader|Add1~16_combout\,
	cin => \c_eth1|c_rx|addr_reader|Add2~15\,
	combout => \c_eth1|c_rx|addr_reader|Add2~16_combout\);

-- Location: LCCOMB_X24_Y9_N6
\c_eth1|c_rx|addr_reader|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~1_cout\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(0) & !\c_eth1|c_rx|addr_reader|addr_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(0),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datad => VCC,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~1_cout\);

-- Location: LCCOMB_X24_Y9_N8
\c_eth1|c_rx|addr_reader|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~3_cout\ = CARRY((\c_eth1|c_rx|addr_reader|size_lat\(1) & (!\c_eth1|c_rx|addr_reader|addr_reg\(1) & !\c_eth1|c_rx|addr_reader|LessThan0~1_cout\)) # (!\c_eth1|c_rx|addr_reader|size_lat\(1) & 
-- ((!\c_eth1|c_rx|addr_reader|LessThan0~1_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|size_lat\(1),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~1_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~3_cout\);

-- Location: LCCOMB_X24_Y9_N10
\c_eth1|c_rx|addr_reader|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~5_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(2) & (!\c_eth1|c_rx|addr_reader|size_lat\(2) & !\c_eth1|c_rx|addr_reader|LessThan0~3_cout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(2) & 
-- ((!\c_eth1|c_rx|addr_reader|LessThan0~3_cout\) # (!\c_eth1|c_rx|addr_reader|size_lat\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datab => \c_eth1|c_rx|addr_reader|size_lat\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~3_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~5_cout\);

-- Location: LCCOMB_X24_Y9_N12
\c_eth1|c_rx|addr_reader|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~7_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add2~2_combout\ & (!\c_eth1|c_rx|addr_reader|addr_reg\(3) & !\c_eth1|c_rx|addr_reader|LessThan0~5_cout\)) # (!\c_eth1|c_rx|addr_reader|Add2~2_combout\ & 
-- ((!\c_eth1|c_rx|addr_reader|LessThan0~5_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~2_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~5_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~7_cout\);

-- Location: LCCOMB_X24_Y9_N14
\c_eth1|c_rx|addr_reader|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~9_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(4) & (\c_eth1|c_rx|addr_reader|Add2~4_combout\ & !\c_eth1|c_rx|addr_reader|LessThan0~7_cout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(4) & 
-- ((\c_eth1|c_rx|addr_reader|Add2~4_combout\) # (!\c_eth1|c_rx|addr_reader|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth1|c_rx|addr_reader|Add2~4_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~7_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~9_cout\);

-- Location: LCCOMB_X24_Y9_N16
\c_eth1|c_rx|addr_reader|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~11_cout\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(5) & ((!\c_eth1|c_rx|addr_reader|LessThan0~9_cout\) # (!\c_eth1|c_rx|addr_reader|Add2~6_combout\))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(5) & 
-- (!\c_eth1|c_rx|addr_reader|Add2~6_combout\ & !\c_eth1|c_rx|addr_reader|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datab => \c_eth1|c_rx|addr_reader|Add2~6_combout\,
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~9_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~11_cout\);

-- Location: LCCOMB_X24_Y9_N18
\c_eth1|c_rx|addr_reader|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~13_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add2~8_combout\ & ((!\c_eth1|c_rx|addr_reader|LessThan0~11_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(6)))) # (!\c_eth1|c_rx|addr_reader|Add2~8_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(6) & !\c_eth1|c_rx|addr_reader|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~8_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~11_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~13_cout\);

-- Location: LCCOMB_X24_Y9_N20
\c_eth1|c_rx|addr_reader|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~15_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add2~10_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(7) & !\c_eth1|c_rx|addr_reader|LessThan0~13_cout\)) # (!\c_eth1|c_rx|addr_reader|Add2~10_combout\ & 
-- ((\c_eth1|c_rx|addr_reader|addr_reg\(7)) # (!\c_eth1|c_rx|addr_reader|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~10_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~13_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~15_cout\);

-- Location: LCCOMB_X24_Y9_N22
\c_eth1|c_rx|addr_reader|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~17_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add2~12_combout\ & ((!\c_eth1|c_rx|addr_reader|LessThan0~15_cout\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(8)))) # (!\c_eth1|c_rx|addr_reader|Add2~12_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(8) & !\c_eth1|c_rx|addr_reader|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~12_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~15_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~17_cout\);

-- Location: LCCOMB_X24_Y9_N24
\c_eth1|c_rx|addr_reader|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~19_cout\ = CARRY((\c_eth1|c_rx|addr_reader|Add2~14_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg\(9) & !\c_eth1|c_rx|addr_reader|LessThan0~17_cout\)) # (!\c_eth1|c_rx|addr_reader|Add2~14_combout\ & 
-- ((\c_eth1|c_rx|addr_reader|addr_reg\(9)) # (!\c_eth1|c_rx|addr_reader|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~14_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|LessThan0~17_cout\,
	cout => \c_eth1|c_rx|addr_reader|LessThan0~19_cout\);

-- Location: LCCOMB_X24_Y9_N26
\c_eth1|c_rx|addr_reader|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|LessThan0~20_combout\ = (\c_eth1|c_rx|addr_reader|Add2~16_combout\ & ((!\c_eth1|c_rx|addr_reader|addr_reg\(10)) # (!\c_eth1|c_rx|addr_reader|LessThan0~19_cout\))) # (!\c_eth1|c_rx|addr_reader|Add2~16_combout\ & 
-- (!\c_eth1|c_rx|addr_reader|LessThan0~19_cout\ & !\c_eth1|c_rx|addr_reader|addr_reg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add2~16_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	cin => \c_eth1|c_rx|addr_reader|LessThan0~19_cout\,
	combout => \c_eth1|c_rx|addr_reader|LessThan0~20_combout\);

-- Location: LCCOMB_X26_Y9_N10
\c_eth1|c_rx|addr_reader|addr_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~19_combout\ = (\c_eth1|c_rx|addr_reader|LessThan0~20_combout\) # ((\c_eth1|c_rx|addr_reader|LessThan1~20_combout\) # ((\c_eth1|c_rx|addr_reader|Equal0~4_combout\ & \c_eth1|c_rx|addr_reader|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|LessThan0~20_combout\,
	datab => \c_eth1|c_rx|addr_reader|Equal0~4_combout\,
	datac => \c_eth1|c_rx|addr_reader|Equal0~6_combout\,
	datad => \c_eth1|c_rx|addr_reader|LessThan1~20_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~19_combout\);

-- Location: LCCOMB_X26_Y9_N20
\c_eth1|c_rx|addr_reader|addr_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~11_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\) # ((!\c_eth1|c_rx|crc|fcs_reg~q\ & \c_eth1|c_rx|addr_reader|state.CRC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|fcs_reg~q\,
	datab => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~5_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~11_combout\);

-- Location: LCCOMB_X26_Y9_N30
\c_eth1|c_rx|addr_reader|addr_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~12_combout\ = (!\c_eth1|c_rx|addr_reader|addr_reg~11_combout\ & (((!\c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\) # (!\c_eth1|c_rx|addr_reader|begin_fcs~3_combout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg~19_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg~11_combout\,
	datac => \c_eth1|c_rx|addr_reader|begin_fcs~3_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~6_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~12_combout\);

-- Location: LCCOMB_X26_Y9_N16
\c_eth1|c_rx|addr_reader|addr_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~13_combout\ = (\c_eth1|c_rx|addr_reader|Add4~0_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\) # ((\c_eth1|c_rx|addr_reader|addr_reg~10_combout\ & \c_eth1|c_rx|addr_reader|addr_reg~12_combout\)))) # 
-- (!\c_eth1|c_rx|addr_reader|Add4~0_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg~10_combout\ & (\c_eth1|c_rx|addr_reader|addr_reg~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Add4~0_combout\,
	datab => \c_eth1|c_rx|addr_reader|addr_reg~10_combout\,
	datac => \c_eth1|c_rx|addr_reader|addr_reg~12_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~13_combout\);

-- Location: FF_X26_Y9_N17
\c_eth1|c_rx|addr_reader|addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|addr_reg~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(0));

-- Location: LCCOMB_X28_Y8_N0
\c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ = !\c_eth1|c_rx|addr_reader|addr_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth1|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\);

-- Location: LCCOMB_X26_Y9_N12
\c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ = !\c_eth1|c_rx|addr_reader|addr_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	combout => \c_eth1|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\);

-- Location: LCCOMB_X21_Y7_N26
\c_eth1|c_rx|pr_FSM|cnt_size[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[13]~44_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(13) & (!\c_eth1|c_rx|pr_FSM|cnt_size[12]~43\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(13) & ((\c_eth1|c_rx|pr_FSM|cnt_size[12]~43\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[13]~45\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[12]~43\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(13),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[12]~43\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[13]~44_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[13]~45\);

-- Location: FF_X21_Y7_N27
\c_eth1|c_rx|pr_FSM|cnt_size[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[13]~44_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(13));

-- Location: LCCOMB_X21_Y8_N16
\c_eth1|c_rx|pr_FSM|data_buf[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[5]~5_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|sipo|byte_buf\(5)))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_size\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(13),
	datad => \c_eth1|c_rx|sipo|byte_buf\(5),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[5]~5_combout\);

-- Location: FF_X21_Y8_N17
\c_eth1|c_rx|pr_FSM|data_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[5]~5_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(5),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(5));

-- Location: LCCOMB_X21_Y8_N24
\c_eth1|c_rx|pr_FSM|data_out[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[5]~4_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(5) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(5),
	combout => \c_eth1|c_rx|pr_FSM|data_out[5]~4_combout\);

-- Location: LCCOMB_X21_Y7_N28
\c_eth1|c_rx|pr_FSM|cnt_size[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[14]~46_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(14) & (\c_eth1|c_rx|pr_FSM|cnt_size[13]~45\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(14) & (!\c_eth1|c_rx|pr_FSM|cnt_size[13]~45\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[14]~47\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(14) & !\c_eth1|c_rx|pr_FSM|cnt_size[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(14),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[13]~45\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[14]~46_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[14]~47\);

-- Location: FF_X21_Y7_N29
\c_eth1|c_rx|pr_FSM|cnt_size[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[14]~46_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(14));

-- Location: LCCOMB_X21_Y8_N22
\c_eth1|c_rx|pr_FSM|data_buf[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[6]~6_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|sipo|byte_buf\(6))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|pr_FSM|cnt_size\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(6),
	datad => \c_eth1|c_rx|pr_FSM|cnt_size\(14),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[6]~6_combout\);

-- Location: FF_X21_Y8_N23
\c_eth1|c_rx|pr_FSM|data_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[6]~6_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(6),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(6));

-- Location: LCCOMB_X21_Y8_N30
\c_eth1|c_rx|pr_FSM|data_out[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[6]~7_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(6) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|data_buf\(6),
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth1|c_rx|pr_FSM|data_out[6]~7_combout\);

-- Location: LCCOMB_X21_Y7_N30
\c_eth1|c_rx|pr_FSM|cnt_size[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[15]~48_combout\ = \c_eth1|c_rx|pr_FSM|cnt_size\(15) $ (\c_eth1|c_rx|pr_FSM|cnt_size[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(15),
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[14]~47\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[15]~48_combout\);

-- Location: FF_X21_Y7_N31
\c_eth1|c_rx|pr_FSM|cnt_size[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[15]~48_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(15));

-- Location: LCCOMB_X21_Y8_N28
\c_eth1|c_rx|pr_FSM|data_buf[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[7]~7_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|sipo|byte_buf\(7))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|pr_FSM|cnt_size\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(7),
	datad => \c_eth1|c_rx|pr_FSM|cnt_size\(15),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[7]~7_combout\);

-- Location: FF_X21_Y8_N29
\c_eth1|c_rx|pr_FSM|data_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[7]~7_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(7),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(7));

-- Location: LCCOMB_X21_Y8_N20
\c_eth1|c_rx|pr_FSM|data_out[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[7]~6_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(7) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(7),
	combout => \c_eth1|c_rx|pr_FSM|data_out[7]~6_combout\);

-- Location: M9K_X27_Y8_N0
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1|c_rx|pr_FSM|WideNor0~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth1|c_rx|pr_FSM|WideNor0~combout\,
	portadatain => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y11_N22
\c_eth1|c_rx|crc|crc_existing[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[7]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth1|c_rx|crc|crc_existing[7]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N0
\c_eth1|c_rx|crc|crc_reset\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reset~combout\ = (!\c_reset_ctrl|r_resetn~q\) # (!\c_eth1|c_rx|addr_reader|state.CRC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth1|c_rx|crc|crc_reset~combout\);

-- Location: LCCOMB_X22_Y9_N30
\c_eth1|c_rx|addr_reader|begin_fcs~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|begin_fcs~6_combout\ = (!\c_eth1|c_rx|addr_reader|cnt\(0) & (!\c_eth1|c_rx|addr_reader|cnt\(1) & (!\c_eth1|c_rx|addr_reader|LessThan0~20_combout\ & \c_eth1|c_rx|addr_reader|state.CRC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|cnt\(0),
	datab => \c_eth1|c_rx|addr_reader|cnt\(1),
	datac => \c_eth1|c_rx|addr_reader|LessThan0~20_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|begin_fcs~6_combout\);

-- Location: LCCOMB_X22_Y9_N28
\c_eth1|c_rx|addr_reader|begin_fcs~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|begin_fcs~4_combout\ = (\c_eth1|c_rx|addr_reader|Equal0~6_combout\ & (\c_eth1|c_rx|addr_reader|begin_fcs~6_combout\ & \c_eth1|c_rx|addr_reader|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Equal0~6_combout\,
	datac => \c_eth1|c_rx|addr_reader|begin_fcs~6_combout\,
	datad => \c_eth1|c_rx|addr_reader|Equal0~4_combout\,
	combout => \c_eth1|c_rx|addr_reader|begin_fcs~4_combout\);

-- Location: LCCOMB_X22_Y9_N24
\c_eth1|c_rx|addr_reader|begin_fcs~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|begin_fcs~5_combout\ = (!\c_eth1|c_rx|addr_reader|size_lat~15_combout\ & ((\c_eth1|c_rx|addr_reader|begin_fcs~4_combout\) # ((\c_eth1|c_rx|addr_reader|state.IDLE~q\ & \c_eth1|c_rx|addr_reader|begin_fcs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	datab => \c_eth1|c_rx|addr_reader|size_lat~15_combout\,
	datac => \c_eth1|c_rx|addr_reader|begin_fcs~q\,
	datad => \c_eth1|c_rx|addr_reader|begin_fcs~4_combout\,
	combout => \c_eth1|c_rx|addr_reader|begin_fcs~5_combout\);

-- Location: FF_X22_Y9_N25
\c_eth1|c_rx|addr_reader|begin_fcs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|begin_fcs~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|begin_fcs~q\);

-- Location: LCCOMB_X25_Y8_N18
\c_eth1|c_rx|crc|final~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|final~0_combout\ = (\c_eth1|c_rx|crc|final~q\) # (\c_eth1|c_rx|addr_reader|begin_fcs~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|final~q\,
	datad => \c_eth1|c_rx|addr_reader|begin_fcs~q\,
	combout => \c_eth1|c_rx|crc|final~0_combout\);

-- Location: FF_X25_Y8_N19
\c_eth1|c_rx|crc|final\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|final~0_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|final~q\);

-- Location: LCCOMB_X21_Y8_N10
\c_eth1|c_rx|pr_FSM|data_buf[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[0]~0_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|sipo|byte_buf\(0))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|pr_FSM|cnt_size\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|sipo|byte_buf\(0),
	datad => \c_eth1|c_rx|pr_FSM|cnt_size\(8),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[0]~0_combout\);

-- Location: FF_X21_Y8_N11
\c_eth1|c_rx|pr_FSM|data_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[0]~0_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(0));

-- Location: LCCOMB_X21_Y8_N26
\c_eth1|c_rx|pr_FSM|data_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[0]~1_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(0) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(0),
	combout => \c_eth1|c_rx|pr_FSM|data_out[0]~1_combout\);

-- Location: LCCOMB_X21_Y8_N8
\c_eth1|c_rx|pr_FSM|data_buf[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[1]~1_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|sipo|byte_buf\(1)))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_size\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(9),
	datad => \c_eth1|c_rx|sipo|byte_buf\(1),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[1]~1_combout\);

-- Location: FF_X21_Y8_N9
\c_eth1|c_rx|pr_FSM|data_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[1]~1_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(1),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(1));

-- Location: LCCOMB_X21_Y8_N0
\c_eth1|c_rx|pr_FSM|data_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[1]~0_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(1) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|data_buf\(1),
	combout => \c_eth1|c_rx|pr_FSM|data_out[1]~0_combout\);

-- Location: LCCOMB_X21_Y8_N6
\c_eth1|c_rx|pr_FSM|data_buf[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[2]~2_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|sipo|byte_buf\(2)))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_size\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(10),
	datad => \c_eth1|c_rx|sipo|byte_buf\(2),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[2]~2_combout\);

-- Location: FF_X21_Y8_N7
\c_eth1|c_rx|pr_FSM|data_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[2]~2_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(2));

-- Location: LCCOMB_X21_Y8_N14
\c_eth1|c_rx|pr_FSM|data_out[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[2]~3_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(2) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(2),
	combout => \c_eth1|c_rx|pr_FSM|data_out[2]~3_combout\);

-- Location: LCCOMB_X21_Y8_N12
\c_eth1|c_rx|pr_FSM|data_buf[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_buf[3]~3_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth1|c_rx|sipo|byte_buf\(3)))) # (!\c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth1|c_rx|pr_FSM|cnt_size\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_addr~7_combout\,
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(11),
	datad => \c_eth1|c_rx|sipo|byte_buf\(3),
	combout => \c_eth1|c_rx|pr_FSM|data_buf[3]~3_combout\);

-- Location: FF_X21_Y8_N13
\c_eth1|c_rx|pr_FSM|data_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|data_buf[3]~3_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|cnt_size\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_addr[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|data_buf\(3));

-- Location: LCCOMB_X21_Y8_N4
\c_eth1|c_rx|pr_FSM|data_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|data_out[3]~2_combout\ = (\c_eth1|c_rx|pr_FSM|data_buf\(3) & ((\c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth1|c_rx|pr_FSM|data_buf\(3),
	combout => \c_eth1|c_rx|pr_FSM|data_out[3]~2_combout\);

-- Location: M9K_X27_Y9_N0
\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth1|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1|c_rx|pr_FSM|WideNor0~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth1|c_rx|pr_FSM|WideNor0~combout\,
	portadatain => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X24_Y11_N30
\c_eth1|c_rx|crc|crc_existing[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[3]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth1|c_rx|crc|crc_existing[3]~feeder_combout\);

-- Location: FF_X24_Y11_N31
\c_eth1|c_rx|crc|crc_existing[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[3]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(3));

-- Location: LCCOMB_X24_Y11_N0
\c_eth1|c_rx|crc|crc_existing[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[2]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_existing[2]~feeder_combout\);

-- Location: FF_X24_Y11_N1
\c_eth1|c_rx|crc|crc_existing[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[2]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(2));

-- Location: FF_X24_Y11_N21
\c_eth1|c_rx|crc|crc_existing[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(0));

-- Location: LCCOMB_X24_Y11_N18
\c_eth1|c_rx|crc|crc_existing[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[1]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth1|c_rx|crc|crc_existing[1]~feeder_combout\);

-- Location: FF_X24_Y11_N19
\c_eth1|c_rx|crc|crc_existing[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[1]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(1));

-- Location: LCCOMB_X24_Y11_N20
\c_eth1|c_rx|crc|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal0~1_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(3) & (!\c_eth1|c_rx|crc|crc_existing\(2) & (!\c_eth1|c_rx|crc|crc_existing\(0) & !\c_eth1|c_rx|crc|crc_existing\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(3),
	datab => \c_eth1|c_rx|crc|crc_existing\(2),
	datac => \c_eth1|c_rx|crc|crc_existing\(0),
	datad => \c_eth1|c_rx|crc|crc_existing\(1),
	combout => \c_eth1|c_rx|crc|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y11_N24
\c_eth1|c_rx|crc|crc_existing[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[6]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth1|c_rx|crc|crc_existing[6]~feeder_combout\);

-- Location: FF_X24_Y11_N25
\c_eth1|c_rx|crc|crc_existing[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[6]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(6));

-- Location: FF_X24_Y11_N5
\c_eth1|c_rx|crc|crc_existing[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(4));

-- Location: LCCOMB_X24_Y11_N10
\c_eth1|c_rx|crc|crc_existing[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[5]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth1|c_rx|crc|crc_existing[5]~feeder_combout\);

-- Location: FF_X24_Y11_N11
\c_eth1|c_rx|crc|crc_existing[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[5]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(5));

-- Location: LCCOMB_X24_Y11_N4
\c_eth1|c_rx|crc|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal0~0_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(7) & (!\c_eth1|c_rx|crc|crc_existing\(6) & (!\c_eth1|c_rx|crc|crc_existing\(4) & !\c_eth1|c_rx|crc|crc_existing\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(7),
	datab => \c_eth1|c_rx|crc|crc_existing\(6),
	datac => \c_eth1|c_rx|crc|crc_existing\(4),
	datad => \c_eth1|c_rx|crc|crc_existing\(5),
	combout => \c_eth1|c_rx|crc|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y11_N8
\c_eth1|c_rx|crc|crc_existing[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[3]~2_combout\ = (\c_eth1|c_rx|crc|final~q\ & (\c_eth1|c_rx|crc|Equal0~1_combout\ & \c_eth1|c_rx|crc|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|final~q\,
	datab => \c_eth1|c_rx|crc|Equal0~1_combout\,
	datad => \c_eth1|c_rx|crc|Equal0~0_combout\,
	combout => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\);

-- Location: FF_X24_Y11_N23
\c_eth1|c_rx|crc|crc_existing[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[7]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(7));

-- Location: LCCOMB_X24_Y12_N8
\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\);

-- Location: LCCOMB_X25_Y12_N0
\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\);

-- Location: LCCOMB_X24_Y12_N28
\c_eth1|c_rx|crc|crc_core|crc_out_signal[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(27) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(27));

-- Location: FF_X24_Y12_N29
\c_eth1|c_rx|crc|crc_core|crc_in_signal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(27),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(27));

-- Location: LCCOMB_X23_Y12_N26
\c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(27),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\);

-- Location: LCCOMB_X25_Y12_N16
\c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\);

-- Location: LCCOMB_X26_Y12_N26
\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\);

-- Location: LCCOMB_X28_Y12_N18
\c_eth1|c_rx|crc|crc_core|crc_out_signal~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\);

-- Location: LCCOMB_X28_Y12_N28
\c_eth1|c_rx|crc|crc_core|crc_out_signal~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\);

-- Location: LCCOMB_X26_Y12_N24
\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(4) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\);

-- Location: LCCOMB_X26_Y12_N2
\c_eth1|c_rx|crc|crc_core|crc_out_signal[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(26) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(26));

-- Location: FF_X26_Y12_N3
\c_eth1|c_rx|crc|crc_core|crc_in_signal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(26),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(26));

-- Location: LCCOMB_X26_Y12_N8
\c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(26) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(26),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\);

-- Location: LCCOMB_X26_Y12_N18
\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\);

-- Location: LCCOMB_X26_Y12_N30
\c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\);

-- Location: FF_X26_Y12_N31
\c_eth1|c_rx|crc|crc_core|crc_in_signal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(18));

-- Location: LCCOMB_X24_Y12_N24
\c_eth1|c_rx|crc|crc_core|crc_out_signal[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(10) = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(18),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(10));

-- Location: FF_X24_Y12_N25
\c_eth1|c_rx|crc|crc_core|crc_in_signal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(10),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(10));

-- Location: LCCOMB_X26_Y12_N0
\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(2) = \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(10) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(10),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(2));

-- Location: FF_X26_Y12_N1
\c_eth1|c_rx|crc|crc_core|crc_in_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(2),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2));

-- Location: LCCOMB_X28_Y12_N10
\c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\);

-- Location: LCCOMB_X26_Y12_N16
\c_eth1|c_rx|crc|crc_core|crc_out_signal[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(19) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(19));

-- Location: FF_X26_Y12_N17
\c_eth1|c_rx|crc|crc_core|crc_in_signal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(19),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(19));

-- Location: LCCOMB_X23_Y12_N14
\c_eth1|c_rx|crc|crc_core|crc_out_signal[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(11) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(19) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(3) $ (!\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(19),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(11));

-- Location: FF_X23_Y12_N15
\c_eth1|c_rx|crc|crc_core|crc_in_signal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(11),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(11));

-- Location: LCCOMB_X28_Y12_N20
\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\);

-- Location: LCCOMB_X28_Y12_N14
\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(3) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(11) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(11),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(3));

-- Location: FF_X28_Y12_N15
\c_eth1|c_rx|crc|crc_core|crc_in_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(3),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3));

-- Location: LCCOMB_X28_Y12_N0
\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\);

-- Location: LCCOMB_X28_Y12_N6
\c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ 
-- (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\);

-- Location: LCCOMB_X28_Y12_N30
\c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal~46_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\);

-- Location: FF_X28_Y12_N31
\c_eth1|c_rx|crc|crc_core|crc_in_signal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(25));

-- Location: LCCOMB_X28_Y12_N16
\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\);

-- Location: LCCOMB_X28_Y12_N4
\c_eth1|c_rx|crc|crc_core|crc_out_signal[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(25) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(25),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\);

-- Location: FF_X28_Y12_N5
\c_eth1|c_rx|crc|crc_core|crc_in_signal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(17));

-- Location: LCCOMB_X28_Y12_N24
\c_eth1|c_rx|crc|crc_core|crc_out_signal[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(9) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(17) $ (!\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(17),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(9));

-- Location: FF_X28_Y12_N25
\c_eth1|c_rx|crc|crc_core|crc_in_signal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(9),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(9));

-- Location: LCCOMB_X28_Y12_N12
\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(1) = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(9) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(9),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(1));

-- Location: FF_X28_Y12_N13
\c_eth1|c_rx|crc|crc_core|crc_in_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(1),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1));

-- Location: LCCOMB_X24_Y12_N22
\c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\);

-- Location: FF_X24_Y12_N23
\c_eth1|c_rx|crc|crc_core|crc_in_signal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(31));

-- Location: LCCOMB_X24_Y12_N2
\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\);

-- Location: LCCOMB_X24_Y12_N16
\c_eth1|c_rx|crc|crc_core|crc_out_signal[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(23) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(31) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(31),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(23));

-- Location: FF_X24_Y12_N17
\c_eth1|c_rx|crc|crc_core|crc_in_signal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(23),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(23));

-- Location: LCCOMB_X26_Y12_N6
\c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\);

-- Location: LCCOMB_X22_Y12_N28
\c_eth1|c_rx|crc|crc_core|crc_out_signal[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(15) = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(23) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(7) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(23),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(15));

-- Location: FF_X22_Y12_N29
\c_eth1|c_rx|crc|crc_core|crc_in_signal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(15),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(15));

-- Location: LCCOMB_X22_Y12_N8
\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(7) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(15) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(15),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(7));

-- Location: FF_X22_Y12_N9
\c_eth1|c_rx|crc|crc_core|crc_in_signal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(7),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7));

-- Location: LCCOMB_X24_Y12_N6
\c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\);

-- Location: LCCOMB_X24_Y12_N10
\c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\,
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\);

-- Location: FF_X24_Y12_N11
\c_eth1|c_rx|crc|crc_core|crc_in_signal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(24));

-- Location: LCCOMB_X28_Y12_N22
\c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(24) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(24),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\);

-- Location: LCCOMB_X28_Y12_N2
\c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\);

-- Location: FF_X28_Y12_N3
\c_eth1|c_rx|crc|crc_core|crc_in_signal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(16));

-- Location: LCCOMB_X26_Y12_N10
\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(8) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(16) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(16),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(8));

-- Location: FF_X26_Y12_N11
\c_eth1|c_rx|crc|crc_core|crc_in_signal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(8),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(8));

-- Location: LCCOMB_X28_Y12_N26
\c_eth1|c_rx|crc|crc_core|crc_out_signal[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(0) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(8) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (!\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(8),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(0));

-- Location: FF_X28_Y12_N27
\c_eth1|c_rx|crc|crc_core|crc_in_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(0),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0));

-- Location: LCCOMB_X25_Y12_N30
\c_eth1|c_rx|crc|crc_core|crc_out_signal[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(28) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(28));

-- Location: FF_X25_Y12_N31
\c_eth1|c_rx|crc|crc_core|crc_in_signal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(28),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(28));

-- Location: LCCOMB_X24_Y12_N12
\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(20) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(28) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(28),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(20));

-- Location: FF_X24_Y12_N13
\c_eth1|c_rx|crc|crc_core|crc_in_signal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(20),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(20));

-- Location: LCCOMB_X22_Y12_N26
\c_eth1|c_rx|crc|crc_core|crc_out_signal[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(12) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(20) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(20),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(12));

-- Location: FF_X22_Y12_N27
\c_eth1|c_rx|crc|crc_core|crc_in_signal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(12),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(12));

-- Location: LCCOMB_X25_Y12_N22
\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(12) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(12),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\);

-- Location: LCCOMB_X25_Y12_N8
\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\,
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\);

-- Location: FF_X25_Y12_N9
\c_eth1|c_rx|crc|crc_core|crc_in_signal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4));

-- Location: LCCOMB_X25_Y12_N4
\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\);

-- Location: LCCOMB_X26_Y12_N12
\c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\ = \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_in_signal\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\);

-- Location: LCCOMB_X26_Y12_N4
\c_eth1|c_rx|crc|crc_core|crc_out_signal[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(29) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(29));

-- Location: FF_X26_Y12_N5
\c_eth1|c_rx|crc|crc_core|crc_in_signal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(29),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(29));

-- Location: LCCOMB_X24_Y12_N4
\c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ 
-- (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\);

-- Location: LCCOMB_X24_Y12_N30
\c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(29) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\ $ 
-- (\c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(29),
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\);

-- Location: FF_X24_Y12_N31
\c_eth1|c_rx|crc|crc_core|crc_in_signal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(21));

-- Location: LCCOMB_X24_Y12_N26
\c_eth1|c_rx|crc|crc_core|crc_out_signal[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(13) = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(21) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(21),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(13));

-- Location: FF_X24_Y12_N27
\c_eth1|c_rx|crc|crc_core|crc_in_signal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(13),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(13));

-- Location: LCCOMB_X24_Y12_N14
\c_eth1|c_rx|crc|crc_core|crc_out_signal[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(5) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(13) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(13),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(5));

-- Location: FF_X24_Y12_N15
\c_eth1|c_rx|crc|crc_core|crc_in_signal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(5),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5));

-- Location: LCCOMB_X25_Y12_N24
\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\);

-- Location: LCCOMB_X26_Y12_N22
\c_eth1|c_rx|crc|crc_core|crc_out_signal[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(30) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ 
-- (!\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(30));

-- Location: FF_X26_Y12_N23
\c_eth1|c_rx|crc|crc_core|crc_in_signal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(30),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(30));

-- Location: LCCOMB_X22_Y12_N30
\c_eth1|c_rx|crc|crc_core|crc_out_signal[22]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(30) $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(30),
	datac => \c_eth1|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\,
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\);

-- Location: FF_X22_Y12_N31
\c_eth1|c_rx|crc|crc_core|crc_in_signal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(22));

-- Location: LCCOMB_X26_Y12_N28
\c_eth1|c_rx|crc|crc_core|crc_out_signal[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(14) = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(22) $ (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) $ 
-- (!\c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6),
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(22),
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datad => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\,
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(14));

-- Location: FF_X26_Y12_N29
\c_eth1|c_rx|crc|crc_core|crc_in_signal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(14),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(14));

-- Location: LCCOMB_X25_Y12_N14
\c_eth1|c_rx|crc|crc_core|crc_out_signal[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_core|crc_out_signal\(6) = \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(14) $ (\c_eth1|c_rx|crc|crc_core|crc_in_signal\(4) $ 
-- (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datab => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(14),
	datac => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4),
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(6));

-- Location: FF_X25_Y12_N15
\c_eth1|c_rx|crc|crc_core|crc_in_signal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_core|crc_out_signal\(6),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6));

-- Location: LCCOMB_X24_Y11_N14
\c_eth1|c_rx|crc|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal0~2_combout\ = (\c_eth1|c_rx|crc|Equal0~1_combout\ & \c_eth1|c_rx|crc|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|Equal0~1_combout\,
	datac => \c_eth1|c_rx|crc|Equal0~0_combout\,
	combout => \c_eth1|c_rx|crc|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y11_N28
\c_eth1|c_rx|crc|finalcount~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|finalcount~2_combout\ = (!\c_eth1|c_rx|crc|process_0~21_combout\ & ((\c_eth1|c_rx|crc|finalcount~q\) # ((\c_eth1|c_rx|crc|Equal0~1_combout\ & \c_eth1|c_rx|crc|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~21_combout\,
	datab => \c_eth1|c_rx|crc|Equal0~1_combout\,
	datac => \c_eth1|c_rx|crc|finalcount~q\,
	datad => \c_eth1|c_rx|crc|Equal0~0_combout\,
	combout => \c_eth1|c_rx|crc|finalcount~2_combout\);

-- Location: FF_X24_Y11_N29
\c_eth1|c_rx|crc|finalcount\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|finalcount~2_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|final~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|finalcount~q\);

-- Location: LCCOMB_X24_Y11_N16
\c_eth1|c_rx|crc|crc_reg[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[20]~0_combout\ = (\c_eth1|c_rx|crc|final~q\ & (\c_eth1|c_rx|crc|Equal0~2_combout\ & (!\c_eth1|c_rx|crc|finalcount~q\))) # (!\c_eth1|c_rx|crc|final~q\ & (((\c_eth1|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|Equal0~2_combout\,
	datab => \c_eth1|c_rx|crc|finalcount~q\,
	datac => \c_eth1|c_rx|crc|final~q\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\);

-- Location: FF_X25_Y12_N11
\c_eth1|c_rx|crc|crc_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(6),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(6));

-- Location: LCCOMB_X25_Y12_N6
\c_eth1|c_rx|crc|crc_reg[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[7]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(7),
	combout => \c_eth1|c_rx|crc|crc_reg[7]~feeder_combout\);

-- Location: FF_X25_Y12_N7
\c_eth1|c_rx|crc|crc_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[7]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(7));

-- Location: LCCOMB_X25_Y12_N10
\c_eth1|c_rx|crc|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~3_combout\ = (\c_eth1|c_rx|crc|crc_existing\(7) & (\c_eth1|c_rx|crc|crc_reg\(7) & (\c_eth1|c_rx|crc|crc_existing\(6) $ (!\c_eth1|c_rx|crc|crc_reg\(6))))) # (!\c_eth1|c_rx|crc|crc_existing\(7) & (!\c_eth1|c_rx|crc|crc_reg\(7) & 
-- (\c_eth1|c_rx|crc|crc_existing\(6) $ (!\c_eth1|c_rx|crc|crc_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(7),
	datab => \c_eth1|c_rx|crc|crc_existing\(6),
	datac => \c_eth1|c_rx|crc|crc_reg\(6),
	datad => \c_eth1|c_rx|crc|crc_reg\(7),
	combout => \c_eth1|c_rx|crc|process_0~3_combout\);

-- Location: FF_X25_Y12_N21
\c_eth1|c_rx|crc|crc_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(2),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(2));

-- Location: LCCOMB_X25_Y12_N28
\c_eth1|c_rx|crc|crc_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[3]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth1|c_rx|crc|crc_reg[3]~feeder_combout\);

-- Location: FF_X25_Y12_N29
\c_eth1|c_rx|crc|crc_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[3]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(3));

-- Location: LCCOMB_X25_Y12_N20
\c_eth1|c_rx|crc|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~1_combout\ = (\c_eth1|c_rx|crc|crc_existing\(3) & (\c_eth1|c_rx|crc|crc_reg\(3) & (\c_eth1|c_rx|crc|crc_existing\(2) $ (!\c_eth1|c_rx|crc|crc_reg\(2))))) # (!\c_eth1|c_rx|crc|crc_existing\(3) & (!\c_eth1|c_rx|crc|crc_reg\(3) & 
-- (\c_eth1|c_rx|crc|crc_existing\(2) $ (!\c_eth1|c_rx|crc|crc_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(3),
	datab => \c_eth1|c_rx|crc|crc_existing\(2),
	datac => \c_eth1|c_rx|crc|crc_reg\(2),
	datad => \c_eth1|c_rx|crc|crc_reg\(3),
	combout => \c_eth1|c_rx|crc|process_0~1_combout\);

-- Location: FF_X24_Y12_N1
\c_eth1|c_rx|crc|crc_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(0),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(0));

-- Location: FF_X25_Y12_N17
\c_eth1|c_rx|crc|crc_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(1),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(1));

-- Location: LCCOMB_X24_Y12_N0
\c_eth1|c_rx|crc|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~0_combout\ = (\c_eth1|c_rx|crc|crc_existing\(0) & (\c_eth1|c_rx|crc|crc_reg\(0) & (\c_eth1|c_rx|crc|crc_existing\(1) $ (!\c_eth1|c_rx|crc|crc_reg\(1))))) # (!\c_eth1|c_rx|crc|crc_existing\(0) & (!\c_eth1|c_rx|crc|crc_reg\(0) & 
-- (\c_eth1|c_rx|crc|crc_existing\(1) $ (!\c_eth1|c_rx|crc|crc_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(0),
	datab => \c_eth1|c_rx|crc|crc_existing\(1),
	datac => \c_eth1|c_rx|crc|crc_reg\(0),
	datad => \c_eth1|c_rx|crc|crc_reg\(1),
	combout => \c_eth1|c_rx|crc|process_0~0_combout\);

-- Location: FF_X25_Y12_N27
\c_eth1|c_rx|crc|crc_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(5),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(5));

-- Location: FF_X25_Y12_N19
\c_eth1|c_rx|crc|crc_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(4),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(4));

-- Location: LCCOMB_X25_Y12_N18
\c_eth1|c_rx|crc|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~2_combout\ = (\c_eth1|c_rx|crc|crc_reg\(5) & (\c_eth1|c_rx|crc|crc_existing\(5) & (\c_eth1|c_rx|crc|crc_reg\(4) $ (!\c_eth1|c_rx|crc|crc_existing\(4))))) # (!\c_eth1|c_rx|crc|crc_reg\(5) & (!\c_eth1|c_rx|crc|crc_existing\(5) & 
-- (\c_eth1|c_rx|crc|crc_reg\(4) $ (!\c_eth1|c_rx|crc|crc_existing\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_reg\(5),
	datab => \c_eth1|c_rx|crc|crc_existing\(5),
	datac => \c_eth1|c_rx|crc|crc_reg\(4),
	datad => \c_eth1|c_rx|crc|crc_existing\(4),
	combout => \c_eth1|c_rx|crc|process_0~2_combout\);

-- Location: LCCOMB_X25_Y12_N2
\c_eth1|c_rx|crc|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~4_combout\ = (\c_eth1|c_rx|crc|process_0~3_combout\ & (\c_eth1|c_rx|crc|process_0~1_combout\ & (\c_eth1|c_rx|crc|process_0~0_combout\ & \c_eth1|c_rx|crc|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~3_combout\,
	datab => \c_eth1|c_rx|crc|process_0~1_combout\,
	datac => \c_eth1|c_rx|crc|process_0~0_combout\,
	datad => \c_eth1|c_rx|crc|process_0~2_combout\,
	combout => \c_eth1|c_rx|crc|process_0~4_combout\);

-- Location: LCCOMB_X22_Y11_N22
\c_eth1|c_rx|crc|crc_existing[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[14]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth1|c_rx|crc|crc_existing[14]~feeder_combout\);

-- Location: FF_X22_Y11_N23
\c_eth1|c_rx|crc|crc_existing[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[14]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(14));

-- Location: LCCOMB_X22_Y11_N16
\c_eth1|c_rx|crc|crc_existing[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[13]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth1|c_rx|crc|crc_existing[13]~feeder_combout\);

-- Location: FF_X22_Y11_N17
\c_eth1|c_rx|crc|crc_existing[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[13]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(13));

-- Location: LCCOMB_X22_Y11_N12
\c_eth1|c_rx|crc|crc_existing[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[15]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth1|c_rx|crc|crc_existing[15]~feeder_combout\);

-- Location: FF_X22_Y11_N13
\c_eth1|c_rx|crc|crc_existing[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[15]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(15));

-- Location: LCCOMB_X22_Y11_N10
\c_eth1|c_rx|crc|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal1~0_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(14) & (!\c_eth1|c_rx|crc|crc_existing\(13) & (!\c_eth1|c_rx|crc|crc_existing\(12) & !\c_eth1|c_rx|crc|crc_existing\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(14),
	datab => \c_eth1|c_rx|crc|crc_existing\(13),
	datac => \c_eth1|c_rx|crc|crc_existing\(12),
	datad => \c_eth1|c_rx|crc|crc_existing\(15),
	combout => \c_eth1|c_rx|crc|Equal1~0_combout\);

-- Location: LCCOMB_X22_Y11_N20
\c_eth1|c_rx|crc|crc_existing[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[11]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth1|c_rx|crc|crc_existing[11]~feeder_combout\);

-- Location: FF_X22_Y11_N21
\c_eth1|c_rx|crc|crc_existing[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[11]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(11));

-- Location: LCCOMB_X22_Y11_N14
\c_eth1|c_rx|crc|crc_existing[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[10]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_existing[10]~feeder_combout\);

-- Location: FF_X22_Y11_N15
\c_eth1|c_rx|crc|crc_existing[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[10]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(10));

-- Location: FF_X22_Y11_N3
\c_eth1|c_rx|crc|crc_existing[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(8));

-- Location: LCCOMB_X22_Y11_N0
\c_eth1|c_rx|crc|crc_existing[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[9]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth1|c_rx|crc|crc_existing[9]~feeder_combout\);

-- Location: FF_X22_Y11_N1
\c_eth1|c_rx|crc|crc_existing[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[9]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(9));

-- Location: LCCOMB_X22_Y11_N2
\c_eth1|c_rx|crc|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal1~1_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(11) & (!\c_eth1|c_rx|crc|crc_existing\(10) & (!\c_eth1|c_rx|crc|crc_existing\(8) & !\c_eth1|c_rx|crc|crc_existing\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(11),
	datab => \c_eth1|c_rx|crc|crc_existing\(10),
	datac => \c_eth1|c_rx|crc|crc_existing\(8),
	datad => \c_eth1|c_rx|crc|crc_existing\(9),
	combout => \c_eth1|c_rx|crc|Equal1~1_combout\);

-- Location: LCCOMB_X22_Y11_N8
\c_eth1|c_rx|crc|crc_existing[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[15]~3_combout\ = (\c_eth1|c_rx|crc|Equal1~0_combout\ & (\c_eth1|c_rx|crc|Equal1~1_combout\ & (!\c_eth1|c_rx|crc|Equal0~2_combout\ & \c_eth1|c_rx|crc|final~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|Equal1~0_combout\,
	datab => \c_eth1|c_rx|crc|Equal1~1_combout\,
	datac => \c_eth1|c_rx|crc|Equal0~2_combout\,
	datad => \c_eth1|c_rx|crc|final~q\,
	combout => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\);

-- Location: FF_X22_Y11_N11
\c_eth1|c_rx|crc|crc_existing[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(12));

-- Location: FF_X22_Y12_N11
\c_eth1|c_rx|crc|crc_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(12),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(12));

-- Location: LCCOMB_X22_Y12_N12
\c_eth1|c_rx|crc|crc_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[13]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(13),
	combout => \c_eth1|c_rx|crc|crc_reg[13]~feeder_combout\);

-- Location: FF_X22_Y12_N13
\c_eth1|c_rx|crc|crc_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[13]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(13));

-- Location: LCCOMB_X22_Y12_N10
\c_eth1|c_rx|crc|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~7_combout\ = (\c_eth1|c_rx|crc|crc_existing\(12) & (\c_eth1|c_rx|crc|crc_reg\(12) & (\c_eth1|c_rx|crc|crc_existing\(13) $ (!\c_eth1|c_rx|crc|crc_reg\(13))))) # (!\c_eth1|c_rx|crc|crc_existing\(12) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(12) & (\c_eth1|c_rx|crc|crc_existing\(13) $ (!\c_eth1|c_rx|crc|crc_reg\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(12),
	datab => \c_eth1|c_rx|crc|crc_existing\(13),
	datac => \c_eth1|c_rx|crc|crc_reg\(12),
	datad => \c_eth1|c_rx|crc|crc_reg\(13),
	combout => \c_eth1|c_rx|crc|process_0~7_combout\);

-- Location: FF_X22_Y12_N1
\c_eth1|c_rx|crc|crc_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(10),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(10));

-- Location: FF_X23_Y12_N17
\c_eth1|c_rx|crc|crc_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(11),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(11));

-- Location: LCCOMB_X22_Y12_N0
\c_eth1|c_rx|crc|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~6_combout\ = (\c_eth1|c_rx|crc|crc_existing\(10) & (\c_eth1|c_rx|crc|crc_reg\(10) & (\c_eth1|c_rx|crc|crc_existing\(11) $ (!\c_eth1|c_rx|crc|crc_reg\(11))))) # (!\c_eth1|c_rx|crc|crc_existing\(10) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(10) & (\c_eth1|c_rx|crc|crc_existing\(11) $ (!\c_eth1|c_rx|crc|crc_reg\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(10),
	datab => \c_eth1|c_rx|crc|crc_existing\(11),
	datac => \c_eth1|c_rx|crc|crc_reg\(10),
	datad => \c_eth1|c_rx|crc|crc_reg\(11),
	combout => \c_eth1|c_rx|crc|process_0~6_combout\);

-- Location: FF_X22_Y12_N23
\c_eth1|c_rx|crc|crc_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(14),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(14));

-- Location: LCCOMB_X22_Y12_N24
\c_eth1|c_rx|crc|crc_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[15]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(15),
	combout => \c_eth1|c_rx|crc|crc_reg[15]~feeder_combout\);

-- Location: FF_X22_Y12_N25
\c_eth1|c_rx|crc|crc_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[15]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(15));

-- Location: LCCOMB_X22_Y12_N22
\c_eth1|c_rx|crc|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~8_combout\ = (\c_eth1|c_rx|crc|crc_existing\(15) & (\c_eth1|c_rx|crc|crc_reg\(15) & (\c_eth1|c_rx|crc|crc_existing\(14) $ (!\c_eth1|c_rx|crc|crc_reg\(14))))) # (!\c_eth1|c_rx|crc|crc_existing\(15) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(15) & (\c_eth1|c_rx|crc|crc_existing\(14) $ (!\c_eth1|c_rx|crc|crc_reg\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(15),
	datab => \c_eth1|c_rx|crc|crc_existing\(14),
	datac => \c_eth1|c_rx|crc|crc_reg\(14),
	datad => \c_eth1|c_rx|crc|crc_reg\(15),
	combout => \c_eth1|c_rx|crc|process_0~8_combout\);

-- Location: FF_X25_Y12_N13
\c_eth1|c_rx|crc|crc_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(8),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(8));

-- Location: LCCOMB_X28_Y12_N8
\c_eth1|c_rx|crc|crc_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[9]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(9),
	combout => \c_eth1|c_rx|crc|crc_reg[9]~feeder_combout\);

-- Location: FF_X28_Y12_N9
\c_eth1|c_rx|crc|crc_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[9]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(9));

-- Location: LCCOMB_X25_Y12_N12
\c_eth1|c_rx|crc|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~5_combout\ = (\c_eth1|c_rx|crc|crc_existing\(8) & (\c_eth1|c_rx|crc|crc_reg\(8) & (\c_eth1|c_rx|crc|crc_existing\(9) $ (!\c_eth1|c_rx|crc|crc_reg\(9))))) # (!\c_eth1|c_rx|crc|crc_existing\(8) & (!\c_eth1|c_rx|crc|crc_reg\(8) & 
-- (\c_eth1|c_rx|crc|crc_existing\(9) $ (!\c_eth1|c_rx|crc|crc_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(8),
	datab => \c_eth1|c_rx|crc|crc_existing\(9),
	datac => \c_eth1|c_rx|crc|crc_reg\(8),
	datad => \c_eth1|c_rx|crc|crc_reg\(9),
	combout => \c_eth1|c_rx|crc|process_0~5_combout\);

-- Location: LCCOMB_X22_Y12_N18
\c_eth1|c_rx|crc|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~9_combout\ = (\c_eth1|c_rx|crc|process_0~7_combout\ & (\c_eth1|c_rx|crc|process_0~6_combout\ & (\c_eth1|c_rx|crc|process_0~8_combout\ & \c_eth1|c_rx|crc|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~7_combout\,
	datab => \c_eth1|c_rx|crc|process_0~6_combout\,
	datac => \c_eth1|c_rx|crc|process_0~8_combout\,
	datad => \c_eth1|c_rx|crc|process_0~5_combout\,
	combout => \c_eth1|c_rx|crc|process_0~9_combout\);

-- Location: LCCOMB_X22_Y11_N30
\c_eth1|c_rx|crc|crc_existing[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[22]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth1|c_rx|crc|crc_existing[22]~feeder_combout\);

-- Location: FF_X22_Y11_N31
\c_eth1|c_rx|crc|crc_existing[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[22]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(22));

-- Location: LCCOMB_X22_Y11_N28
\c_eth1|c_rx|crc|crc_existing[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[23]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth1|c_rx|crc|crc_existing[23]~feeder_combout\);

-- Location: FF_X22_Y11_N29
\c_eth1|c_rx|crc|crc_existing[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[23]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(23));

-- Location: FF_X22_Y11_N19
\c_eth1|c_rx|crc|crc_existing[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(20));

-- Location: LCCOMB_X22_Y11_N24
\c_eth1|c_rx|crc|crc_existing[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[21]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth1|c_rx|crc|crc_existing[21]~feeder_combout\);

-- Location: FF_X22_Y11_N25
\c_eth1|c_rx|crc|crc_existing[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[21]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(21));

-- Location: LCCOMB_X22_Y11_N18
\c_eth1|c_rx|crc|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal2~0_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(22) & (!\c_eth1|c_rx|crc|crc_existing\(23) & (!\c_eth1|c_rx|crc|crc_existing\(20) & !\c_eth1|c_rx|crc|crc_existing\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(22),
	datab => \c_eth1|c_rx|crc|crc_existing\(23),
	datac => \c_eth1|c_rx|crc|crc_existing\(20),
	datad => \c_eth1|c_rx|crc|crc_existing\(21),
	combout => \c_eth1|c_rx|crc|Equal2~0_combout\);

-- Location: LCCOMB_X22_Y11_N26
\c_eth1|c_rx|crc|crc_existing[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[23]~4_combout\ = (!\c_eth1|c_rx|crc|Equal0~2_combout\ & (\c_eth1|c_rx|crc|final~q\ & ((!\c_eth1|c_rx|crc|Equal1~1_combout\) # (!\c_eth1|c_rx|crc|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|Equal1~0_combout\,
	datab => \c_eth1|c_rx|crc|Equal1~1_combout\,
	datac => \c_eth1|c_rx|crc|Equal0~2_combout\,
	datad => \c_eth1|c_rx|crc|final~q\,
	combout => \c_eth1|c_rx|crc|crc_existing[23]~4_combout\);

-- Location: LCCOMB_X23_Y11_N22
\c_eth1|c_rx|crc|crc_existing[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[18]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_existing[18]~feeder_combout\);

-- Location: FF_X23_Y11_N23
\c_eth1|c_rx|crc|crc_existing[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[18]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(18));

-- Location: LCCOMB_X23_Y11_N12
\c_eth1|c_rx|crc|crc_existing[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[19]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth1|c_rx|crc|crc_existing[19]~feeder_combout\);

-- Location: FF_X23_Y11_N13
\c_eth1|c_rx|crc|crc_existing[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[19]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(19));

-- Location: LCCOMB_X23_Y11_N16
\c_eth1|c_rx|crc|crc_existing[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[17]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth1|c_rx|crc|crc_existing[17]~feeder_combout\);

-- Location: FF_X23_Y11_N17
\c_eth1|c_rx|crc|crc_existing[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[17]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(17));

-- Location: LCCOMB_X23_Y11_N18
\c_eth1|c_rx|crc|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal2~1_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(18) & (!\c_eth1|c_rx|crc|crc_existing\(19) & (!\c_eth1|c_rx|crc|crc_existing\(16) & !\c_eth1|c_rx|crc|crc_existing\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(18),
	datab => \c_eth1|c_rx|crc|crc_existing\(19),
	datac => \c_eth1|c_rx|crc|crc_existing\(16),
	datad => \c_eth1|c_rx|crc|crc_existing\(17),
	combout => \c_eth1|c_rx|crc|Equal2~1_combout\);

-- Location: LCCOMB_X23_Y11_N28
\c_eth1|c_rx|crc|crc_existing[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[23]~8_combout\ = (\c_eth1|c_rx|crc|Equal2~0_combout\ & (\c_eth1|c_rx|crc|crc_existing[23]~4_combout\ & \c_eth1|c_rx|crc|Equal2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|Equal2~0_combout\,
	datac => \c_eth1|c_rx|crc|crc_existing[23]~4_combout\,
	datad => \c_eth1|c_rx|crc|Equal2~1_combout\,
	combout => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\);

-- Location: FF_X23_Y11_N19
\c_eth1|c_rx|crc|crc_existing[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(16));

-- Location: FF_X24_Y12_N19
\c_eth1|c_rx|crc|crc_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(17),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(17));

-- Location: FF_X23_Y12_N11
\c_eth1|c_rx|crc|crc_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(16),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(16));

-- Location: LCCOMB_X23_Y12_N10
\c_eth1|c_rx|crc|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~10_combout\ = (\c_eth1|c_rx|crc|crc_existing\(16) & (\c_eth1|c_rx|crc|crc_reg\(16) & (\c_eth1|c_rx|crc|crc_reg\(17) $ (!\c_eth1|c_rx|crc|crc_existing\(17))))) # (!\c_eth1|c_rx|crc|crc_existing\(16) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(16) & (\c_eth1|c_rx|crc|crc_reg\(17) $ (!\c_eth1|c_rx|crc|crc_existing\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(16),
	datab => \c_eth1|c_rx|crc|crc_reg\(17),
	datac => \c_eth1|c_rx|crc|crc_reg\(16),
	datad => \c_eth1|c_rx|crc|crc_existing\(17),
	combout => \c_eth1|c_rx|crc|process_0~10_combout\);

-- Location: FF_X24_Y12_N21
\c_eth1|c_rx|crc|crc_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(29),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(29));

-- Location: LCCOMB_X23_Y11_N10
\c_eth1|c_rx|crc|crc_existing[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[28]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth1|c_rx|crc|crc_existing[28]~feeder_combout\);

-- Location: LCCOMB_X23_Y11_N0
\c_eth1|c_rx|crc|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|Equal2~2_combout\ = (\c_eth1|c_rx|crc|Equal2~0_combout\ & \c_eth1|c_rx|crc|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|Equal2~0_combout\,
	datad => \c_eth1|c_rx|crc|Equal2~1_combout\,
	combout => \c_eth1|c_rx|crc|Equal2~2_combout\);

-- Location: LCCOMB_X23_Y11_N30
\c_eth1|c_rx|crc|crc_existing[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[30]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth1|c_rx|crc|crc_existing[30]~feeder_combout\);

-- Location: FF_X23_Y11_N31
\c_eth1|c_rx|crc|crc_existing[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[30]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(30));

-- Location: LCCOMB_X23_Y11_N24
\c_eth1|c_rx|crc|crc_existing[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[29]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth1|c_rx|crc|crc_existing[29]~feeder_combout\);

-- Location: FF_X23_Y11_N25
\c_eth1|c_rx|crc|crc_existing[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[29]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(29));

-- Location: FF_X23_Y11_N5
\c_eth1|c_rx|crc|crc_existing[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(31));

-- Location: LCCOMB_X23_Y11_N4
\c_eth1|c_rx|crc|crc_existing[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[31]~5_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(30) & (!\c_eth1|c_rx|crc|crc_existing\(29) & (!\c_eth1|c_rx|crc|crc_existing\(31) & !\c_eth1|c_rx|crc|crc_existing\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(30),
	datab => \c_eth1|c_rx|crc|crc_existing\(29),
	datac => \c_eth1|c_rx|crc|crc_existing\(31),
	datad => \c_eth1|c_rx|crc|crc_existing\(28),
	combout => \c_eth1|c_rx|crc|crc_existing[31]~5_combout\);

-- Location: LCCOMB_X23_Y11_N14
\c_eth1|c_rx|crc|crc_existing[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[26]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth1|c_rx|crc|crc_existing[26]~feeder_combout\);

-- Location: FF_X23_Y11_N15
\c_eth1|c_rx|crc|crc_existing[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[26]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(26));

-- Location: LCCOMB_X23_Y11_N26
\c_eth1|c_rx|crc|crc_existing[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[24]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_eth1|c_rx|crc|crc_existing[24]~feeder_combout\);

-- Location: FF_X23_Y11_N27
\c_eth1|c_rx|crc|crc_existing[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[24]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(24));

-- Location: FF_X23_Y11_N21
\c_eth1|c_rx|crc|crc_existing[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(27));

-- Location: LCCOMB_X23_Y11_N8
\c_eth1|c_rx|crc|crc_existing[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[25]~feeder_combout\ = \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth1|c_rx|crc|crc_existing[25]~feeder_combout\);

-- Location: FF_X23_Y11_N9
\c_eth1|c_rx|crc|crc_existing[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[25]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(25));

-- Location: LCCOMB_X23_Y11_N20
\c_eth1|c_rx|crc|crc_existing[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[31]~6_combout\ = (!\c_eth1|c_rx|crc|crc_existing\(26) & (!\c_eth1|c_rx|crc|crc_existing\(24) & (!\c_eth1|c_rx|crc|crc_existing\(27) & !\c_eth1|c_rx|crc|crc_existing\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(26),
	datab => \c_eth1|c_rx|crc|crc_existing\(24),
	datac => \c_eth1|c_rx|crc|crc_existing\(27),
	datad => \c_eth1|c_rx|crc|crc_existing\(25),
	combout => \c_eth1|c_rx|crc|crc_existing[31]~6_combout\);

-- Location: LCCOMB_X23_Y11_N2
\c_eth1|c_rx|crc|crc_existing[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_existing[31]~7_combout\ = (\c_eth1|c_rx|crc|crc_existing[23]~4_combout\ & (!\c_eth1|c_rx|crc|Equal2~2_combout\ & (\c_eth1|c_rx|crc|crc_existing[31]~5_combout\ & \c_eth1|c_rx|crc|crc_existing[31]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing[23]~4_combout\,
	datab => \c_eth1|c_rx|crc|Equal2~2_combout\,
	datac => \c_eth1|c_rx|crc|crc_existing[31]~5_combout\,
	datad => \c_eth1|c_rx|crc|crc_existing[31]~6_combout\,
	combout => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\);

-- Location: FF_X23_Y11_N11
\c_eth1|c_rx|crc|crc_existing[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_existing[28]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_existing\(28));

-- Location: FF_X23_Y12_N31
\c_eth1|c_rx|crc|crc_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(28),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(28));

-- Location: LCCOMB_X23_Y12_N30
\c_eth1|c_rx|crc|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~17_combout\ = (\c_eth1|c_rx|crc|crc_reg\(29) & (\c_eth1|c_rx|crc|crc_existing\(29) & (\c_eth1|c_rx|crc|crc_existing\(28) $ (!\c_eth1|c_rx|crc|crc_reg\(28))))) # (!\c_eth1|c_rx|crc|crc_reg\(29) & 
-- (!\c_eth1|c_rx|crc|crc_existing\(29) & (\c_eth1|c_rx|crc|crc_existing\(28) $ (!\c_eth1|c_rx|crc|crc_reg\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_reg\(29),
	datab => \c_eth1|c_rx|crc|crc_existing\(28),
	datac => \c_eth1|c_rx|crc|crc_reg\(28),
	datad => \c_eth1|c_rx|crc|crc_existing\(29),
	combout => \c_eth1|c_rx|crc|process_0~17_combout\);

-- Location: LCCOMB_X23_Y12_N20
\c_eth1|c_rx|crc|crc_reg[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[27]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(27),
	combout => \c_eth1|c_rx|crc|crc_reg[27]~feeder_combout\);

-- Location: FF_X23_Y12_N21
\c_eth1|c_rx|crc|crc_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[27]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(27));

-- Location: FF_X23_Y12_N19
\c_eth1|c_rx|crc|crc_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(26),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(26));

-- Location: LCCOMB_X23_Y12_N18
\c_eth1|c_rx|crc|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~16_combout\ = (\c_eth1|c_rx|crc|crc_existing\(27) & (\c_eth1|c_rx|crc|crc_reg\(27) & (\c_eth1|c_rx|crc|crc_reg\(26) $ (!\c_eth1|c_rx|crc|crc_existing\(26))))) # (!\c_eth1|c_rx|crc|crc_existing\(27) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(27) & (\c_eth1|c_rx|crc|crc_reg\(26) $ (!\c_eth1|c_rx|crc|crc_existing\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(27),
	datab => \c_eth1|c_rx|crc|crc_reg\(27),
	datac => \c_eth1|c_rx|crc|crc_reg\(26),
	datad => \c_eth1|c_rx|crc|crc_existing\(26),
	combout => \c_eth1|c_rx|crc|process_0~16_combout\);

-- Location: FF_X23_Y12_N5
\c_eth1|c_rx|crc|crc_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(31),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(31));

-- Location: FF_X23_Y12_N9
\c_eth1|c_rx|crc|crc_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(30),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(30));

-- Location: LCCOMB_X23_Y12_N8
\c_eth1|c_rx|crc|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~18_combout\ = (\c_eth1|c_rx|crc|crc_existing\(31) & (\c_eth1|c_rx|crc|crc_reg\(31) & (\c_eth1|c_rx|crc|crc_reg\(30) $ (!\c_eth1|c_rx|crc|crc_existing\(30))))) # (!\c_eth1|c_rx|crc|crc_existing\(31) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(31) & (\c_eth1|c_rx|crc|crc_reg\(30) $ (!\c_eth1|c_rx|crc|crc_existing\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(31),
	datab => \c_eth1|c_rx|crc|crc_reg\(31),
	datac => \c_eth1|c_rx|crc|crc_reg\(30),
	datad => \c_eth1|c_rx|crc|crc_existing\(30),
	combout => \c_eth1|c_rx|crc|process_0~18_combout\);

-- Location: FF_X23_Y12_N7
\c_eth1|c_rx|crc|crc_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(24),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(24));

-- Location: LCCOMB_X23_Y12_N24
\c_eth1|c_rx|crc|crc_reg[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[25]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(25),
	combout => \c_eth1|c_rx|crc|crc_reg[25]~feeder_combout\);

-- Location: FF_X23_Y12_N25
\c_eth1|c_rx|crc|crc_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[25]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(25));

-- Location: LCCOMB_X23_Y12_N6
\c_eth1|c_rx|crc|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~15_combout\ = (\c_eth1|c_rx|crc|crc_existing\(25) & (\c_eth1|c_rx|crc|crc_reg\(25) & (\c_eth1|c_rx|crc|crc_existing\(24) $ (!\c_eth1|c_rx|crc|crc_reg\(24))))) # (!\c_eth1|c_rx|crc|crc_existing\(25) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(25) & (\c_eth1|c_rx|crc|crc_existing\(24) $ (!\c_eth1|c_rx|crc|crc_reg\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(25),
	datab => \c_eth1|c_rx|crc|crc_existing\(24),
	datac => \c_eth1|c_rx|crc|crc_reg\(24),
	datad => \c_eth1|c_rx|crc|crc_reg\(25),
	combout => \c_eth1|c_rx|crc|process_0~15_combout\);

-- Location: LCCOMB_X23_Y12_N2
\c_eth1|c_rx|crc|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~19_combout\ = (\c_eth1|c_rx|crc|process_0~17_combout\ & (\c_eth1|c_rx|crc|process_0~16_combout\ & (\c_eth1|c_rx|crc|process_0~18_combout\ & \c_eth1|c_rx|crc|process_0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~17_combout\,
	datab => \c_eth1|c_rx|crc|process_0~16_combout\,
	datac => \c_eth1|c_rx|crc|process_0~18_combout\,
	datad => \c_eth1|c_rx|crc|process_0~15_combout\,
	combout => \c_eth1|c_rx|crc|process_0~19_combout\);

-- Location: FF_X22_Y12_N21
\c_eth1|c_rx|crc|crc_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(22),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(22));

-- Location: LCCOMB_X22_Y12_N6
\c_eth1|c_rx|crc|crc_reg[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|crc_reg[23]~feeder_combout\ = \c_eth1|c_rx|crc|crc_core|crc_in_signal\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(23),
	combout => \c_eth1|c_rx|crc|crc_reg[23]~feeder_combout\);

-- Location: FF_X22_Y12_N7
\c_eth1|c_rx|crc|crc_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|crc|crc_reg[23]~feeder_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(23));

-- Location: LCCOMB_X22_Y12_N20
\c_eth1|c_rx|crc|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~13_combout\ = (\c_eth1|c_rx|crc|crc_existing\(22) & (\c_eth1|c_rx|crc|crc_reg\(22) & (\c_eth1|c_rx|crc|crc_existing\(23) $ (!\c_eth1|c_rx|crc|crc_reg\(23))))) # (!\c_eth1|c_rx|crc|crc_existing\(22) & 
-- (!\c_eth1|c_rx|crc|crc_reg\(22) & (\c_eth1|c_rx|crc|crc_existing\(23) $ (!\c_eth1|c_rx|crc|crc_reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_existing\(22),
	datab => \c_eth1|c_rx|crc|crc_existing\(23),
	datac => \c_eth1|c_rx|crc|crc_reg\(22),
	datad => \c_eth1|c_rx|crc|crc_reg\(23),
	combout => \c_eth1|c_rx|crc|process_0~13_combout\);

-- Location: FF_X23_Y12_N27
\c_eth1|c_rx|crc|crc_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(21),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(21));

-- Location: FF_X23_Y12_N1
\c_eth1|c_rx|crc|crc_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(20),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(20));

-- Location: LCCOMB_X23_Y12_N0
\c_eth1|c_rx|crc|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~12_combout\ = (\c_eth1|c_rx|crc|crc_reg\(21) & (\c_eth1|c_rx|crc|crc_existing\(21) & (\c_eth1|c_rx|crc|crc_reg\(20) $ (!\c_eth1|c_rx|crc|crc_existing\(20))))) # (!\c_eth1|c_rx|crc|crc_reg\(21) & 
-- (!\c_eth1|c_rx|crc|crc_existing\(21) & (\c_eth1|c_rx|crc|crc_reg\(20) $ (!\c_eth1|c_rx|crc|crc_existing\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_reg\(21),
	datab => \c_eth1|c_rx|crc|crc_existing\(21),
	datac => \c_eth1|c_rx|crc|crc_reg\(20),
	datad => \c_eth1|c_rx|crc|crc_existing\(20),
	combout => \c_eth1|c_rx|crc|process_0~12_combout\);

-- Location: LCCOMB_X23_Y12_N4
\c_eth1|c_rx|crc|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~14_combout\ = (\c_eth1|c_rx|crc|process_0~13_combout\ & \c_eth1|c_rx|crc|process_0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|crc|process_0~13_combout\,
	datad => \c_eth1|c_rx|crc|process_0~12_combout\,
	combout => \c_eth1|c_rx|crc|process_0~14_combout\);

-- Location: FF_X23_Y12_N23
\c_eth1|c_rx|crc|crc_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(19),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(19));

-- Location: FF_X23_Y12_N13
\c_eth1|c_rx|crc|crc_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|crc_core|crc_in_signal\(18),
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|crc_reg[20]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|crc_reg\(18));

-- Location: LCCOMB_X23_Y12_N12
\c_eth1|c_rx|crc|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~11_combout\ = (\c_eth1|c_rx|crc|crc_reg\(19) & (\c_eth1|c_rx|crc|crc_existing\(19) & (\c_eth1|c_rx|crc|crc_reg\(18) $ (!\c_eth1|c_rx|crc|crc_existing\(18))))) # (!\c_eth1|c_rx|crc|crc_reg\(19) & 
-- (!\c_eth1|c_rx|crc|crc_existing\(19) & (\c_eth1|c_rx|crc|crc_reg\(18) $ (!\c_eth1|c_rx|crc|crc_existing\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|crc_reg\(19),
	datab => \c_eth1|c_rx|crc|crc_existing\(19),
	datac => \c_eth1|c_rx|crc|crc_reg\(18),
	datad => \c_eth1|c_rx|crc|crc_existing\(18),
	combout => \c_eth1|c_rx|crc|process_0~11_combout\);

-- Location: LCCOMB_X23_Y12_N28
\c_eth1|c_rx|crc|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~20_combout\ = (\c_eth1|c_rx|crc|process_0~10_combout\ & (\c_eth1|c_rx|crc|process_0~19_combout\ & (\c_eth1|c_rx|crc|process_0~14_combout\ & \c_eth1|c_rx|crc|process_0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~10_combout\,
	datab => \c_eth1|c_rx|crc|process_0~19_combout\,
	datac => \c_eth1|c_rx|crc|process_0~14_combout\,
	datad => \c_eth1|c_rx|crc|process_0~11_combout\,
	combout => \c_eth1|c_rx|crc|process_0~20_combout\);

-- Location: LCCOMB_X24_Y11_N26
\c_eth1|c_rx|crc|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|crc|process_0~21_combout\ = (\c_eth1|c_rx|crc|process_0~4_combout\ & (\c_eth1|c_rx|crc|process_0~9_combout\ & (\c_eth1|c_rx|crc|process_0~20_combout\ & \c_eth1|c_rx|addr_reader|state.CRC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|crc|process_0~4_combout\,
	datab => \c_eth1|c_rx|crc|process_0~9_combout\,
	datac => \c_eth1|c_rx|crc|process_0~20_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|crc|process_0~21_combout\);

-- Location: FF_X24_Y11_N9
\c_eth1|c_rx|crc|fcs_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_rx|crc|process_0~21_combout\,
	clrn => \c_eth1|c_rx|crc|ALT_INV_crc_reset~combout\,
	sload => VCC,
	ena => \c_eth1|c_rx|crc|final~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|crc|fcs_reg~q\);

-- Location: LCCOMB_X26_Y8_N10
\c_eth1|c_rx|addr_reader|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector2~0_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & (\c_eth1|c_rx|crc|fcs_reg~q\ & ((\c_eth1|c_rx|addr_reader|state.CRC~q\)))) # (!\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & 
-- ((\c_eth1|c_rx|addr_reader|state.AXI~q\) # ((\c_eth1|c_rx|crc|fcs_reg~q\ & \c_eth1|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_eth1|c_rx|crc|fcs_reg~q\,
	datac => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|Selector2~0_combout\);

-- Location: FF_X26_Y8_N11
\c_eth1|c_rx|addr_reader|state.AXI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|state.AXI~q\);

-- Location: LCCOMB_X26_Y8_N4
\c_eth1|c_rx|addr_reader|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|process_0~5_combout\ = (\c_eth1|c_rx|addr_reader|state.CRC~q\ & (!\c_eth1|c_rx|addr_reader|cnt\(0) & (!\c_eth1|c_rx|crc|fcs_reg~q\ & \c_eth1|c_rx|addr_reader|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth1|c_rx|addr_reader|cnt\(0),
	datac => \c_eth1|c_rx|crc|fcs_reg~q\,
	datad => \c_eth1|c_rx|addr_reader|cnt\(1),
	combout => \c_eth1|c_rx|addr_reader|process_0~5_combout\);

-- Location: LCCOMB_X26_Y8_N24
\c_eth1|c_rx|addr_reader|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector0~13_combout\ = (!\c_eth1|c_rx|addr_reader|state.IDLE~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	datad => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	combout => \c_eth1|c_rx|addr_reader|Selector0~13_combout\);

-- Location: LCCOMB_X26_Y8_N22
\c_eth1|c_rx|addr_reader|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector0~14_combout\ = (\c_eth1|c_rx|addr_reader|Selector0~13_combout\) # ((\c_eth1|c_rx|addr_reader|state.AXI~q\ & ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\))) # (!\c_eth1|c_rx|addr_reader|state.AXI~q\ & 
-- (\c_eth1|c_rx|addr_reader|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	datab => \c_eth1|c_rx|addr_reader|process_0~5_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth1|c_rx|addr_reader|Selector0~13_combout\,
	combout => \c_eth1|c_rx|addr_reader|Selector0~14_combout\);

-- Location: LCCOMB_X26_Y8_N8
\c_eth1|c_rx|addr_reader|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Selector1~2_combout\ = (\c_eth1|c_rx|addr_reader|state.CRC~q\ & (!\c_eth1|c_rx|crc|fcs_reg~q\ & ((\c_eth1|c_rx|addr_reader|Selector0~13_combout\) # (!\c_eth1|c_rx|addr_reader|Selector0~14_combout\)))) # 
-- (!\c_eth1|c_rx|addr_reader|state.CRC~q\ & (((\c_eth1|c_rx|addr_reader|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|Selector0~14_combout\,
	datab => \c_eth1|c_rx|crc|fcs_reg~q\,
	datac => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth1|c_rx|addr_reader|Selector0~13_combout\,
	combout => \c_eth1|c_rx|addr_reader|Selector1~2_combout\);

-- Location: FF_X26_Y8_N9
\c_eth1|c_rx|addr_reader|state.CRC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Selector1~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|state.CRC~q\);

-- Location: LCCOMB_X26_Y8_N14
\c_eth1|c_rx|addr_reader|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|process_0~6_combout\ = (\c_eth1|c_rx|addr_reader|Selector0~14_combout\ & (\c_eth1|c_rx|addr_reader|state.IDLE~q\ & ((!\c_eth1|c_rx|crc|fcs_reg~q\) # (!\c_eth1|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth1|c_rx|crc|fcs_reg~q\,
	datac => \c_eth1|c_rx|addr_reader|Selector0~14_combout\,
	datad => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	combout => \c_eth1|c_rx|addr_reader|process_0~6_combout\);

-- Location: LCCOMB_X28_Y9_N12
\c_eth1|c_rx|addr_reader|Add4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~7_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(3) & ((\c_eth1|c_rx|addr_reader|Add4~5\) # (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(3) & (!\c_eth1|c_rx|addr_reader|Add4~5\))
-- \c_eth1|c_rx|addr_reader|Add4~8\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(3)) # (!\c_eth1|c_rx|addr_reader|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~5\,
	combout => \c_eth1|c_rx|addr_reader|Add4~7_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~8\);

-- Location: LCCOMB_X26_Y9_N28
\c_eth1|c_rx|addr_reader|addr_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|addr_reg~17_combout\ = (!\c_eth1|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ & (!\c_eth1|c_rx|addr_reader|Add4~7_combout\)) # (!\c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\ & 
-- ((\c_eth1|c_rx|addr_reader|state.CRC~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|process_0~6_combout\,
	datab => \c_eth1|c_rx|addr_reader|Add4~7_combout\,
	datac => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~15_combout\,
	combout => \c_eth1|c_rx|addr_reader|addr_reg~17_combout\);

-- Location: FF_X26_Y9_N29
\c_eth1|c_rx|addr_reader|addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|addr_reg~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(3));

-- Location: LCCOMB_X28_Y9_N14
\c_eth1|c_rx|addr_reader|Add4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~9_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(4) & (\c_eth1|c_rx|addr_reader|Add4~8\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(4) & (!\c_eth1|c_rx|addr_reader|Add4~8\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add4~10\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(4) & !\c_eth1|c_rx|addr_reader|Add4~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~8\,
	combout => \c_eth1|c_rx|addr_reader|Add4~9_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~10\);

-- Location: LCCOMB_X24_Y9_N0
\c_eth1|c_rx|addr_reader|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~11_combout\ = (\c_eth1|c_rx|addr_reader|Add4~9_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|Add4~9_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~11_combout\);

-- Location: FF_X24_Y9_N1
\c_eth1|c_rx|addr_reader|addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(4));

-- Location: LCCOMB_X28_Y9_N16
\c_eth1|c_rx|addr_reader|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~12_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(5) & (!\c_eth1|c_rx|addr_reader|Add4~10\)) # (!\c_eth1|c_rx|addr_reader|addr_reg\(5) & ((\c_eth1|c_rx|addr_reader|Add4~10\) # (GND)))
-- \c_eth1|c_rx|addr_reader|Add4~13\ = CARRY((!\c_eth1|c_rx|addr_reader|Add4~10\) # (!\c_eth1|c_rx|addr_reader|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~10\,
	combout => \c_eth1|c_rx|addr_reader|Add4~12_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~13\);

-- Location: LCCOMB_X24_Y9_N2
\c_eth1|c_rx|addr_reader|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~14_combout\ = (\c_eth1|c_rx|addr_reader|Add4~12_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|Add4~12_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~14_combout\);

-- Location: FF_X24_Y9_N3
\c_eth1|c_rx|addr_reader|addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(5));

-- Location: LCCOMB_X28_Y9_N18
\c_eth1|c_rx|addr_reader|Add4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~15_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(6) & (\c_eth1|c_rx|addr_reader|Add4~13\ $ (GND))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(6) & (!\c_eth1|c_rx|addr_reader|Add4~13\ & VCC))
-- \c_eth1|c_rx|addr_reader|Add4~16\ = CARRY((\c_eth1|c_rx|addr_reader|addr_reg\(6) & !\c_eth1|c_rx|addr_reader|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|addr_reader|Add4~13\,
	combout => \c_eth1|c_rx|addr_reader|Add4~15_combout\,
	cout => \c_eth1|c_rx|addr_reader|Add4~16\);

-- Location: LCCOMB_X26_Y9_N14
\c_eth1|c_rx|addr_reader|Add4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~17_combout\ = (\c_eth1|c_rx|addr_reader|Add4~15_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|addr_reader|Add4~15_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~17_combout\);

-- Location: FF_X26_Y9_N15
\c_eth1|c_rx|addr_reader|addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(6));

-- Location: LCCOMB_X26_Y9_N24
\c_eth1|c_rx|addr_reader|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|Add4~20_combout\ = (\c_eth1|c_rx|addr_reader|Add4~18_combout\ & \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|addr_reader|Add4~18_combout\,
	datad => \c_eth1|c_rx|addr_reader|addr_reg[7]~9_combout\,
	combout => \c_eth1|c_rx|addr_reader|Add4~20_combout\);

-- Location: FF_X26_Y9_N25
\c_eth1|c_rx|addr_reader|addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|Add4~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|addr_reader|addr_reg[7]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|addr_reg\(7));

-- Location: LCCOMB_X22_Y7_N10
\c_eth1|c_rx|axi_FSM|size_buf[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[0]~11_combout\ = \c_eth1|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth1|c_rx|axi_FSM|size_buf[0]~12\ = CARRY(\c_eth1|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[0]~11_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[0]~12\);

-- Location: LCCOMB_X22_Y7_N12
\c_eth1|c_rx|axi_FSM|size_buf[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[1]~13_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth1|c_rx|axi_FSM|size_buf[0]~12\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth1|c_rx|axi_FSM|size_buf[0]~12\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|size_buf[1]~14\ = CARRY((!\c_eth1|c_rx|axi_FSM|size_buf[0]~12\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[0]~12\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[1]~13_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[1]~14\);

-- Location: LCCOMB_X22_Y7_N14
\c_eth1|c_rx|axi_FSM|size_buf[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[2]~15_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (\c_eth1|c_rx|axi_FSM|size_buf[1]~14\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth1|c_rx|axi_FSM|size_buf[1]~14\ & VCC))
-- \c_eth1|c_rx|axi_FSM|size_buf[2]~16\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(2) & !\c_eth1|c_rx|axi_FSM|size_buf[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[1]~14\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[2]~15_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[2]~16\);

-- Location: LCCOMB_X22_Y7_N16
\c_eth1|c_rx|axi_FSM|size_buf[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[3]~17_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth1|c_rx|axi_FSM|size_buf[2]~16\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(3) & ((\c_eth1|c_rx|axi_FSM|size_buf[2]~16\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|size_buf[3]~18\ = CARRY((!\c_eth1|c_rx|axi_FSM|size_buf[2]~16\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[2]~16\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[3]~17_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[3]~18\);

-- Location: LCCOMB_X22_Y7_N18
\c_eth1|c_rx|axi_FSM|size_buf[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[4]~19_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(4) & (\c_eth1|c_rx|axi_FSM|size_buf[3]~18\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(4) & (!\c_eth1|c_rx|axi_FSM|size_buf[3]~18\ & VCC))
-- \c_eth1|c_rx|axi_FSM|size_buf[4]~20\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(4) & !\c_eth1|c_rx|axi_FSM|size_buf[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[3]~18\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[4]~19_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[4]~20\);

-- Location: LCCOMB_X22_Y7_N20
\c_eth1|c_rx|axi_FSM|size_buf[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[5]~21_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth1|c_rx|axi_FSM|size_buf[4]~20\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(5) & ((\c_eth1|c_rx|axi_FSM|size_buf[4]~20\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|size_buf[5]~22\ = CARRY((!\c_eth1|c_rx|axi_FSM|size_buf[4]~20\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[4]~20\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[5]~21_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[5]~22\);

-- Location: LCCOMB_X22_Y7_N22
\c_eth1|c_rx|axi_FSM|size_buf[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[6]~23_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(6) & (\c_eth1|c_rx|axi_FSM|size_buf[5]~22\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(6) & (!\c_eth1|c_rx|axi_FSM|size_buf[5]~22\ & VCC))
-- \c_eth1|c_rx|axi_FSM|size_buf[6]~24\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(6) & !\c_eth1|c_rx|axi_FSM|size_buf[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[5]~22\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[6]~23_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[6]~24\);

-- Location: LCCOMB_X22_Y7_N24
\c_eth1|c_rx|axi_FSM|size_buf[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[7]~25_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth1|c_rx|axi_FSM|size_buf[6]~24\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(7) & ((\c_eth1|c_rx|axi_FSM|size_buf[6]~24\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|size_buf[7]~26\ = CARRY((!\c_eth1|c_rx|axi_FSM|size_buf[6]~24\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[6]~24\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[7]~25_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[7]~26\);

-- Location: LCCOMB_X18_Y9_N16
\c_eth1|c_rx|axi_FSM|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|Selector1~3_combout\ = (!\c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\ & \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	combout => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\);

-- Location: FF_X22_Y7_N25
\c_eth1|c_rx|axi_FSM|size_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[7]~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(7));

-- Location: FF_X22_Y7_N23
\c_eth1|c_rx|axi_FSM|size_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[6]~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(6));

-- Location: LCCOMB_X22_Y7_N6
\c_eth1|c_rx|axi_FSM|current_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~16_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(7) & (\c_eth1|c_rx|axi_FSM|size_buf\(7) & (\c_eth1|c_rx|axi_FSM|size_buf\(6) $ (!\c_eth1|c_rx|addr_reader|addr_reg\(6))))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(7) & 
-- (!\c_eth1|c_rx|axi_FSM|size_buf\(7) & (\c_eth1|c_rx|axi_FSM|size_buf\(6) $ (!\c_eth1|c_rx|addr_reader|addr_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(7),
	datab => \c_eth1|c_rx|axi_FSM|size_buf\(7),
	datac => \c_eth1|c_rx|axi_FSM|size_buf\(6),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(6),
	combout => \c_eth1|c_rx|axi_FSM|current_state~16_combout\);

-- Location: FF_X22_Y7_N17
\c_eth1|c_rx|axi_FSM|size_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[3]~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(3));

-- Location: FF_X22_Y7_N15
\c_eth1|c_rx|axi_FSM|size_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[2]~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(2));

-- Location: LCCOMB_X22_Y7_N2
\c_eth1|c_rx|axi_FSM|current_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~14_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(2) & (\c_eth1|c_rx|axi_FSM|size_buf\(2) & (\c_eth1|c_rx|axi_FSM|size_buf\(3) $ (\c_eth1|c_rx|addr_reader|addr_reg\(3))))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(2) & 
-- (!\c_eth1|c_rx|axi_FSM|size_buf\(2) & (\c_eth1|c_rx|axi_FSM|size_buf\(3) $ (\c_eth1|c_rx|addr_reader|addr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(2),
	datab => \c_eth1|c_rx|axi_FSM|size_buf\(3),
	datac => \c_eth1|c_rx|axi_FSM|size_buf\(2),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(3),
	combout => \c_eth1|c_rx|axi_FSM|current_state~14_combout\);

-- Location: FF_X22_Y7_N21
\c_eth1|c_rx|axi_FSM|size_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[5]~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(5));

-- Location: FF_X22_Y7_N19
\c_eth1|c_rx|axi_FSM|size_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[4]~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(4));

-- Location: LCCOMB_X22_Y7_N4
\c_eth1|c_rx|axi_FSM|current_state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~15_combout\ = (\c_eth1|c_rx|addr_reader|addr_reg\(4) & (\c_eth1|c_rx|axi_FSM|size_buf\(4) & (\c_eth1|c_rx|axi_FSM|size_buf\(5) $ (!\c_eth1|c_rx|addr_reader|addr_reg\(5))))) # (!\c_eth1|c_rx|addr_reader|addr_reg\(4) & 
-- (!\c_eth1|c_rx|axi_FSM|size_buf\(4) & (\c_eth1|c_rx|axi_FSM|size_buf\(5) $ (!\c_eth1|c_rx|addr_reader|addr_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth1|c_rx|axi_FSM|size_buf\(5),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(5),
	datad => \c_eth1|c_rx|axi_FSM|size_buf\(4),
	combout => \c_eth1|c_rx|axi_FSM|current_state~15_combout\);

-- Location: FF_X22_Y7_N13
\c_eth1|c_rx|axi_FSM|size_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[1]~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(1));

-- Location: FF_X22_Y7_N11
\c_eth1|c_rx|axi_FSM|size_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[0]~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(0));

-- Location: LCCOMB_X22_Y7_N0
\c_eth1|c_rx|axi_FSM|current_state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~13_combout\ = (\c_eth1|c_rx|axi_FSM|size_buf\(1) & (!\c_eth1|c_rx|addr_reader|addr_reg\(1) & (\c_eth1|c_rx|addr_reader|addr_reg\(0) $ (!\c_eth1|c_rx|axi_FSM|size_buf\(0))))) # (!\c_eth1|c_rx|axi_FSM|size_buf\(1) & 
-- (\c_eth1|c_rx|addr_reader|addr_reg\(1) & (\c_eth1|c_rx|addr_reader|addr_reg\(0) $ (!\c_eth1|c_rx|axi_FSM|size_buf\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|size_buf\(1),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(0),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(1),
	datad => \c_eth1|c_rx|axi_FSM|size_buf\(0),
	combout => \c_eth1|c_rx|axi_FSM|current_state~13_combout\);

-- Location: LCCOMB_X22_Y7_N8
\c_eth1|c_rx|axi_FSM|current_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~17_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~16_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~14_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~15_combout\ & \c_eth1|c_rx|axi_FSM|current_state~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~16_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~14_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state~15_combout\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~13_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~17_combout\);

-- Location: LCCOMB_X22_Y7_N26
\c_eth1|c_rx|axi_FSM|size_buf[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[8]~27_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(8) & (\c_eth1|c_rx|axi_FSM|size_buf[7]~26\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(8) & (!\c_eth1|c_rx|axi_FSM|size_buf[7]~26\ & VCC))
-- \c_eth1|c_rx|axi_FSM|size_buf[8]~28\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(8) & !\c_eth1|c_rx|axi_FSM|size_buf[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[7]~26\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[8]~27_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[8]~28\);

-- Location: LCCOMB_X22_Y7_N28
\c_eth1|c_rx|axi_FSM|size_buf[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[9]~29_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth1|c_rx|axi_FSM|size_buf[8]~28\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(9) & ((\c_eth1|c_rx|axi_FSM|size_buf[8]~28\) # (GND)))
-- \c_eth1|c_rx|axi_FSM|size_buf[9]~30\ = CARRY((!\c_eth1|c_rx|axi_FSM|size_buf[8]~28\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|axi_FSM|size_buf[8]~28\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[9]~29_combout\,
	cout => \c_eth1|c_rx|axi_FSM|size_buf[9]~30\);

-- Location: FF_X22_Y7_N29
\c_eth1|c_rx|axi_FSM|size_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[9]~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(9));

-- Location: FF_X22_Y7_N27
\c_eth1|c_rx|axi_FSM|size_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[8]~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(8));

-- Location: LCCOMB_X23_Y9_N18
\c_eth1|c_rx|axi_FSM|current_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~18_combout\ = (\c_eth1|c_rx|axi_FSM|size_buf\(9) & (\c_eth1|c_rx|addr_reader|addr_reg\(9) & (\c_eth1|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth1|c_rx|axi_FSM|size_buf\(8))))) # (!\c_eth1|c_rx|axi_FSM|size_buf\(9) & 
-- (!\c_eth1|c_rx|addr_reader|addr_reg\(9) & (\c_eth1|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth1|c_rx|axi_FSM|size_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|size_buf\(9),
	datab => \c_eth1|c_rx|addr_reader|addr_reg\(8),
	datac => \c_eth1|c_rx|axi_FSM|size_buf\(8),
	datad => \c_eth1|c_rx|addr_reader|addr_reg\(9),
	combout => \c_eth1|c_rx|axi_FSM|current_state~18_combout\);

-- Location: LCCOMB_X18_Y9_N4
\c_eth1|c_rx|axi_FSM|current_state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~20_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~19_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~17_combout\ & \c_eth1|c_rx|axi_FSM|current_state~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~19_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~17_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state~18_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~20_combout\);

-- Location: LCCOMB_X22_Y9_N22
\c_eth1|c_rx|addr_reader|fcs_fail~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|fcs_fail~0_combout\ = (\c_eth1|c_rx|addr_reader|process_0~5_combout\) # ((\c_eth1|c_rx|addr_reader|state.IDLE~q\ & \c_eth1|c_rx|addr_reader|fcs_fail~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.IDLE~q\,
	datab => \c_eth1|c_rx|addr_reader|process_0~5_combout\,
	datac => \c_eth1|c_rx|addr_reader|fcs_fail~q\,
	combout => \c_eth1|c_rx|addr_reader|fcs_fail~0_combout\);

-- Location: FF_X22_Y9_N23
\c_eth1|c_rx|addr_reader|fcs_fail\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|addr_reader|fcs_fail~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|addr_reader|fcs_fail~q\);

-- Location: LCCOMB_X18_Y9_N24
\c_eth1|c_rx|axi_FSM|current_state~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~34_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & ((\c_eth1|c_rx|addr_reader|fcs_fail~q\) # ((\c_eth1|c_rx|addr_reader|Selector2~0_combout\) # (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|fcs_fail~q\,
	datab => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~34_combout\);

-- Location: LCCOMB_X18_Y9_N18
\c_eth1|c_rx|axi_FSM|current_state~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~35_combout\ = (\c_eth1|c_rx|axi_FSM|Selector1~4_combout\ & (!\c_eth1|c_rx|addr_reader|Selector2~0_combout\ & ((\c_eth1|c_rx|axi_FSM|current_state~34_combout\)))) # (!\c_eth1|c_rx|axi_FSM|Selector1~4_combout\ & 
-- (((\c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|Selector1~4_combout\,
	datab => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~34_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~35_combout\);

-- Location: LCCOMB_X18_Y9_N14
\c_eth1|c_rx|axi_FSM|current_state~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~36_combout\ = (!\c_eth1|c_rx|axi_FSM|current_state~25_combout\ & ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (\c_eth1|c_rx|axi_FSM|current_state~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~35_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~36_combout\);

-- Location: FF_X18_Y9_N15
\c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|current_state~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\);

-- Location: LCCOMB_X26_Y8_N28
\c_eth1|c_rx|addr_reader|axi_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|addr_reader|axi_en~0_combout\ = (\c_eth1|c_rx|addr_reader|state.AXI~q\) # ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((\c_eth1|c_rx|crc|fcs_reg~q\ & \c_eth1|c_rx|addr_reader|state.CRC~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|state.AXI~q\,
	datab => \c_eth1|c_rx|crc|fcs_reg~q\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth1|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth1|c_rx|addr_reader|axi_en~0_combout\);

-- Location: IOIBUF_X34_Y4_N15
\ETH0_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ETH0_RX,
	o => \ETH0_RX~input_o\);

-- Location: LCCOMB_X18_Y7_N12
\c_eth0|c_rx|f22|sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|f22|sync~feeder_combout\ = \ETH0_RX~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ETH0_RX~input_o\,
	combout => \c_eth0|c_rx|f22|sync~feeder_combout\);

-- Location: FF_X18_Y7_N13
\c_eth0|c_rx|f22|sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|f22|sync~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|f22|sync~q\);

-- Location: LCCOMB_X18_Y7_N16
\c_eth0|c_rx|f22|sync2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|f22|sync2~feeder_combout\ = \c_eth0|c_rx|f22|sync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|f22|sync~q\,
	combout => \c_eth0|c_rx|f22|sync2~feeder_combout\);

-- Location: FF_X18_Y7_N17
\c_eth0|c_rx|f22|sync2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|f22|sync2~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|f22|sync2~q\);

-- Location: LCCOMB_X16_Y7_N4
\c_eth0|c_rx|decoder|data_buf~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~29_combout\ = (!\c_eth0|c_rx|f22|sync2~q\ & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|f22|sync2~q\,
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~29_combout\);

-- Location: FF_X16_Y7_N5
\c_eth0|c_rx|decoder|manchester_prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|manchester_prev~q\);

-- Location: LCCOMB_X16_Y4_N14
\c_eth0|c_rx|decoder|timeout_count[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[0]~9_combout\ = \c_eth0|c_rx|decoder|timeout_count\(0) $ (VCC)
-- \c_eth0|c_rx|decoder|timeout_count[0]~10\ = CARRY(\c_eth0|c_rx|decoder|timeout_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout_count\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|decoder|timeout_count[0]~9_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[0]~10\);

-- Location: LCCOMB_X16_Y4_N12
\c_eth0|c_rx|decoder|timeout_count[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\ = (\c_eth0|c_rx|decoder|manchester_prev~q\ $ (!\c_eth0|c_rx|f22|sync2~q\)) # (!\c_eth0|c_rx|decoder|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datab => \c_eth0|c_rx|decoder|Equal2~1_combout\,
	datad => \c_eth0|c_rx|f22|sync2~q\,
	combout => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\);

-- Location: LCCOMB_X17_Y7_N4
\c_eth0|c_rx|decoder|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~14_combout\ = (\c_eth0|c_rx|decoder|data_buf\(23) & (\c_eth0|c_rx|decoder|data_buf\(19) & (\c_eth0|c_rx|decoder|data_buf\(17) & \c_eth0|c_rx|decoder|data_buf\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(23),
	datab => \c_eth0|c_rx|decoder|data_buf\(19),
	datac => \c_eth0|c_rx|decoder|data_buf\(17),
	datad => \c_eth0|c_rx|decoder|data_buf\(21),
	combout => \c_eth0|c_rx|decoder|Equal0~14_combout\);

-- Location: LCCOMB_X17_Y5_N24
\c_eth0|c_rx|decoder|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~6_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(8) & (!\c_eth0|c_rx|decoder|data_buf\(12) & (!\c_eth0|c_rx|decoder|data_buf\(14) & !\c_eth0|c_rx|decoder|data_buf\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(8),
	datab => \c_eth0|c_rx|decoder|data_buf\(12),
	datac => \c_eth0|c_rx|decoder|data_buf\(14),
	datad => \c_eth0|c_rx|decoder|data_buf\(10),
	combout => \c_eth0|c_rx|decoder|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y7_N8
\c_eth0|c_rx|decoder|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~5_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(22) & (!\c_eth0|c_rx|decoder|data_buf\(20) & (!\c_eth0|c_rx|decoder|data_buf\(18) & !\c_eth0|c_rx|decoder|data_buf\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(22),
	datab => \c_eth0|c_rx|decoder|data_buf\(20),
	datac => \c_eth0|c_rx|decoder|data_buf\(18),
	datad => \c_eth0|c_rx|decoder|data_buf\(16),
	combout => \c_eth0|c_rx|decoder|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y5_N10
\c_eth0|c_rx|decoder|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~7_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(2) & (!\c_eth0|c_rx|decoder|data_buf\(4) & (!\c_eth0|c_rx|decoder|data_buf\(0) & !\c_eth0|c_rx|decoder|data_buf\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(2),
	datab => \c_eth0|c_rx|decoder|data_buf\(4),
	datac => \c_eth0|c_rx|decoder|data_buf\(0),
	datad => \c_eth0|c_rx|decoder|data_buf\(6),
	combout => \c_eth0|c_rx|decoder|Equal0~7_combout\);

-- Location: LCCOMB_X17_Y7_N0
\c_eth0|c_rx|decoder|data_buf~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~17_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(23),
	combout => \c_eth0|c_rx|decoder|data_buf~17_combout\);

-- Location: FF_X17_Y7_N1
\c_eth0|c_rx|decoder|data_buf[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(24));

-- Location: LCCOMB_X17_Y7_N18
\c_eth0|c_rx|decoder|data_buf~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~45_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(24),
	combout => \c_eth0|c_rx|decoder|data_buf~45_combout\);

-- Location: FF_X17_Y7_N19
\c_eth0|c_rx|decoder|data_buf[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(25));

-- Location: LCCOMB_X14_Y7_N18
\c_eth0|c_rx|decoder|data_buf~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~16_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(25),
	combout => \c_eth0|c_rx|decoder|data_buf~16_combout\);

-- Location: FF_X14_Y7_N19
\c_eth0|c_rx|decoder|data_buf[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(26));

-- Location: LCCOMB_X14_Y8_N16
\c_eth0|c_rx|decoder|data_buf~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~44_combout\ = (\c_eth0|c_rx|decoder|data_buf\(26) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(26),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~44_combout\);

-- Location: FF_X14_Y8_N17
\c_eth0|c_rx|decoder|data_buf[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(27));

-- Location: LCCOMB_X16_Y8_N20
\c_eth0|c_rx|decoder|data_buf~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~15_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(27),
	combout => \c_eth0|c_rx|decoder|data_buf~15_combout\);

-- Location: FF_X16_Y8_N21
\c_eth0|c_rx|decoder|data_buf[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(28));

-- Location: LCCOMB_X16_Y8_N12
\c_eth0|c_rx|decoder|data_buf~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~43_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(28),
	combout => \c_eth0|c_rx|decoder|data_buf~43_combout\);

-- Location: FF_X16_Y8_N13
\c_eth0|c_rx|decoder|data_buf[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(29));

-- Location: LCCOMB_X16_Y8_N2
\c_eth0|c_rx|decoder|data_buf~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~14_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(29),
	combout => \c_eth0|c_rx|decoder|data_buf~14_combout\);

-- Location: FF_X16_Y8_N3
\c_eth0|c_rx|decoder|data_buf[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(30));

-- Location: LCCOMB_X16_Y8_N6
\c_eth0|c_rx|decoder|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~3_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(28) & (!\c_eth0|c_rx|decoder|data_buf\(30) & (!\c_eth0|c_rx|decoder|data_buf\(26) & !\c_eth0|c_rx|decoder|data_buf\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(28),
	datab => \c_eth0|c_rx|decoder|data_buf\(30),
	datac => \c_eth0|c_rx|decoder|data_buf\(26),
	datad => \c_eth0|c_rx|decoder|data_buf\(24),
	combout => \c_eth0|c_rx|decoder|Equal0~3_combout\);

-- Location: LCCOMB_X17_Y8_N20
\c_eth0|c_rx|decoder|data_buf~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~42_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(30),
	combout => \c_eth0|c_rx|decoder|data_buf~42_combout\);

-- Location: FF_X17_Y8_N21
\c_eth0|c_rx|decoder|data_buf[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(31));

-- Location: LCCOMB_X17_Y8_N22
\c_eth0|c_rx|decoder|data_buf~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~13_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(31),
	combout => \c_eth0|c_rx|decoder|data_buf~13_combout\);

-- Location: FF_X17_Y8_N23
\c_eth0|c_rx|decoder|data_buf[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(32));

-- Location: LCCOMB_X17_Y8_N0
\c_eth0|c_rx|decoder|data_buf~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~41_combout\ = (\c_eth0|c_rx|decoder|data_buf\(32) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(32),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~41_combout\);

-- Location: FF_X17_Y8_N1
\c_eth0|c_rx|decoder|data_buf[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(33));

-- Location: LCCOMB_X17_Y8_N28
\c_eth0|c_rx|decoder|data_buf~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~12_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(33),
	combout => \c_eth0|c_rx|decoder|data_buf~12_combout\);

-- Location: FF_X17_Y8_N29
\c_eth0|c_rx|decoder|data_buf[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(34));

-- Location: LCCOMB_X17_Y8_N14
\c_eth0|c_rx|decoder|data_buf~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~40_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(34),
	combout => \c_eth0|c_rx|decoder|data_buf~40_combout\);

-- Location: FF_X17_Y8_N15
\c_eth0|c_rx|decoder|data_buf[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(35));

-- Location: LCCOMB_X17_Y8_N18
\c_eth0|c_rx|decoder|data_buf~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~11_combout\ = (\c_eth0|c_rx|decoder|data_buf\(35) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(35),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~11_combout\);

-- Location: FF_X17_Y8_N19
\c_eth0|c_rx|decoder|data_buf[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(36));

-- Location: LCCOMB_X17_Y8_N4
\c_eth0|c_rx|decoder|data_buf~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~39_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(36),
	combout => \c_eth0|c_rx|decoder|data_buf~39_combout\);

-- Location: FF_X17_Y8_N5
\c_eth0|c_rx|decoder|data_buf[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(37));

-- Location: LCCOMB_X17_Y8_N16
\c_eth0|c_rx|decoder|data_buf~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~10_combout\ = (\c_eth0|c_rx|decoder|data_buf\(37) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(37),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~10_combout\);

-- Location: FF_X17_Y8_N17
\c_eth0|c_rx|decoder|data_buf[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(38));

-- Location: LCCOMB_X17_Y8_N2
\c_eth0|c_rx|decoder|data_buf~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~38_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(38),
	combout => \c_eth0|c_rx|decoder|data_buf~38_combout\);

-- Location: FF_X17_Y8_N3
\c_eth0|c_rx|decoder|data_buf[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(39));

-- Location: LCCOMB_X16_Y8_N30
\c_eth0|c_rx|decoder|data_buf~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~9_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(39),
	combout => \c_eth0|c_rx|decoder|data_buf~9_combout\);

-- Location: FF_X16_Y8_N31
\c_eth0|c_rx|decoder|data_buf[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(40));

-- Location: LCCOMB_X16_Y8_N16
\c_eth0|c_rx|decoder|data_buf~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~37_combout\ = (\c_eth0|c_rx|decoder|data_buf\(40) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(40),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~37_combout\);

-- Location: FF_X16_Y8_N17
\c_eth0|c_rx|decoder|data_buf[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~37_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(41));

-- Location: LCCOMB_X16_Y8_N28
\c_eth0|c_rx|decoder|data_buf~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~8_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(41),
	combout => \c_eth0|c_rx|decoder|data_buf~8_combout\);

-- Location: FF_X16_Y8_N29
\c_eth0|c_rx|decoder|data_buf[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(42));

-- Location: LCCOMB_X16_Y8_N22
\c_eth0|c_rx|decoder|data_buf~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~36_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(42),
	combout => \c_eth0|c_rx|decoder|data_buf~36_combout\);

-- Location: FF_X16_Y8_N23
\c_eth0|c_rx|decoder|data_buf[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(43));

-- Location: LCCOMB_X16_Y8_N18
\c_eth0|c_rx|decoder|data_buf~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~7_combout\ = (\c_eth0|c_rx|decoder|data_buf\(43) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(43),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~7_combout\);

-- Location: FF_X16_Y8_N19
\c_eth0|c_rx|decoder|data_buf[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(44));

-- Location: LCCOMB_X16_Y8_N4
\c_eth0|c_rx|decoder|data_buf~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~35_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(44),
	combout => \c_eth0|c_rx|decoder|data_buf~35_combout\);

-- Location: FF_X16_Y8_N5
\c_eth0|c_rx|decoder|data_buf[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~35_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(45));

-- Location: LCCOMB_X16_Y8_N0
\c_eth0|c_rx|decoder|data_buf~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~6_combout\ = (\c_eth0|c_rx|decoder|data_buf\(45) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(45),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~6_combout\);

-- Location: FF_X16_Y8_N1
\c_eth0|c_rx|decoder|data_buf[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(46));

-- Location: LCCOMB_X16_Y8_N10
\c_eth0|c_rx|decoder|data_buf~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~34_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(46),
	combout => \c_eth0|c_rx|decoder|data_buf~34_combout\);

-- Location: FF_X16_Y8_N11
\c_eth0|c_rx|decoder|data_buf[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(47));

-- Location: LCCOMB_X14_Y7_N6
\c_eth0|c_rx|decoder|data_buf~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~5_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(47),
	combout => \c_eth0|c_rx|decoder|data_buf~5_combout\);

-- Location: FF_X14_Y7_N7
\c_eth0|c_rx|decoder|data_buf[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(48));

-- Location: LCCOMB_X14_Y7_N10
\c_eth0|c_rx|decoder|data_buf~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~33_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(48))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(48),
	combout => \c_eth0|c_rx|decoder|data_buf~33_combout\);

-- Location: FF_X14_Y7_N11
\c_eth0|c_rx|decoder|data_buf[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~33_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(49));

-- Location: LCCOMB_X14_Y7_N28
\c_eth0|c_rx|decoder|data_buf~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~4_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(49))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(49),
	combout => \c_eth0|c_rx|decoder|data_buf~4_combout\);

-- Location: FF_X14_Y7_N29
\c_eth0|c_rx|decoder|data_buf[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(50));

-- Location: LCCOMB_X14_Y7_N16
\c_eth0|c_rx|decoder|data_buf~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~32_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(50))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(50),
	combout => \c_eth0|c_rx|decoder|data_buf~32_combout\);

-- Location: FF_X14_Y7_N17
\c_eth0|c_rx|decoder|data_buf[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(51));

-- Location: LCCOMB_X14_Y7_N26
\c_eth0|c_rx|decoder|data_buf~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~3_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(51),
	combout => \c_eth0|c_rx|decoder|data_buf~3_combout\);

-- Location: FF_X14_Y7_N27
\c_eth0|c_rx|decoder|data_buf[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(52));

-- Location: LCCOMB_X14_Y7_N30
\c_eth0|c_rx|decoder|data_buf~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~31_combout\ = (\c_eth0|c_rx|decoder|data_buf\(52) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(52),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~31_combout\);

-- Location: FF_X14_Y7_N31
\c_eth0|c_rx|decoder|data_buf[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(53));

-- Location: LCCOMB_X14_Y7_N8
\c_eth0|c_rx|decoder|data_buf~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~2_combout\ = (\c_eth0|c_rx|decoder|data_buf\(53) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(53),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~2_combout\);

-- Location: FF_X14_Y7_N9
\c_eth0|c_rx|decoder|data_buf[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(54));

-- Location: LCCOMB_X14_Y7_N0
\c_eth0|c_rx|decoder|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~0_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(48) & (!\c_eth0|c_rx|decoder|data_buf\(54) & (!\c_eth0|c_rx|decoder|data_buf\(52) & !\c_eth0|c_rx|decoder|data_buf\(50))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(48),
	datab => \c_eth0|c_rx|decoder|data_buf\(54),
	datac => \c_eth0|c_rx|decoder|data_buf\(52),
	datad => \c_eth0|c_rx|decoder|data_buf\(50),
	combout => \c_eth0|c_rx|decoder|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y8_N8
\c_eth0|c_rx|decoder|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~2_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(34) & (!\c_eth0|c_rx|decoder|data_buf\(36) & (!\c_eth0|c_rx|decoder|data_buf\(32) & !\c_eth0|c_rx|decoder|data_buf\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(34),
	datab => \c_eth0|c_rx|decoder|data_buf\(36),
	datac => \c_eth0|c_rx|decoder|data_buf\(32),
	datad => \c_eth0|c_rx|decoder|data_buf\(38),
	combout => \c_eth0|c_rx|decoder|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y8_N24
\c_eth0|c_rx|decoder|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~1_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(44) & (!\c_eth0|c_rx|decoder|data_buf\(42) & (!\c_eth0|c_rx|decoder|data_buf\(40) & !\c_eth0|c_rx|decoder|data_buf\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(44),
	datab => \c_eth0|c_rx|decoder|data_buf\(42),
	datac => \c_eth0|c_rx|decoder|data_buf\(40),
	datad => \c_eth0|c_rx|decoder|data_buf\(46),
	combout => \c_eth0|c_rx|decoder|Equal0~1_combout\);

-- Location: LCCOMB_X16_Y8_N8
\c_eth0|c_rx|decoder|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~4_combout\ = (\c_eth0|c_rx|decoder|Equal0~3_combout\ & (\c_eth0|c_rx|decoder|Equal0~0_combout\ & (\c_eth0|c_rx|decoder|Equal0~2_combout\ & \c_eth0|c_rx|decoder|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~3_combout\,
	datab => \c_eth0|c_rx|decoder|Equal0~0_combout\,
	datac => \c_eth0|c_rx|decoder|Equal0~2_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~1_combout\,
	combout => \c_eth0|c_rx|decoder|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y7_N16
\c_eth0|c_rx|decoder|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~8_combout\ = (\c_eth0|c_rx|decoder|Equal0~6_combout\ & (\c_eth0|c_rx|decoder|Equal0~5_combout\ & (\c_eth0|c_rx|decoder|Equal0~7_combout\ & \c_eth0|c_rx|decoder|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~6_combout\,
	datab => \c_eth0|c_rx|decoder|Equal0~5_combout\,
	datac => \c_eth0|c_rx|decoder|Equal0~7_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~4_combout\,
	combout => \c_eth0|c_rx|decoder|Equal0~8_combout\);

-- Location: LCCOMB_X16_Y5_N12
\c_eth0|c_rx|decoder|Equal0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~16_combout\ = (\c_eth0|c_rx|decoder|data_buf\(1) & (\c_eth0|c_rx|decoder|data_buf\(3) & (\c_eth0|c_rx|decoder|data_buf\(5) & \c_eth0|c_rx|decoder|data_buf\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(1),
	datab => \c_eth0|c_rx|decoder|data_buf\(3),
	datac => \c_eth0|c_rx|decoder|data_buf\(5),
	datad => \c_eth0|c_rx|decoder|data_buf\(7),
	combout => \c_eth0|c_rx|decoder|Equal0~16_combout\);

-- Location: LCCOMB_X17_Y5_N2
\c_eth0|c_rx|decoder|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~15_combout\ = (\c_eth0|c_rx|decoder|data_buf\(15) & (\c_eth0|c_rx|decoder|data_buf\(11) & (\c_eth0|c_rx|decoder|data_buf\(9) & \c_eth0|c_rx|decoder|data_buf\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(15),
	datab => \c_eth0|c_rx|decoder|data_buf\(11),
	datac => \c_eth0|c_rx|decoder|data_buf\(9),
	datad => \c_eth0|c_rx|decoder|data_buf\(13),
	combout => \c_eth0|c_rx|decoder|Equal0~15_combout\);

-- Location: LCCOMB_X17_Y5_N12
\c_eth0|c_rx|decoder|Equal0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~17_combout\ = (\c_eth0|c_rx|decoder|Equal0~16_combout\ & \c_eth0|c_rx|decoder|Equal0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~16_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~15_combout\,
	combout => \c_eth0|c_rx|decoder|Equal0~17_combout\);

-- Location: LCCOMB_X17_Y8_N6
\c_eth0|c_rx|decoder|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~12_combout\ = (\c_eth0|c_rx|decoder|data_buf\(29) & (\c_eth0|c_rx|decoder|data_buf\(31) & (\c_eth0|c_rx|decoder|data_buf\(25) & \c_eth0|c_rx|decoder|data_buf\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(29),
	datab => \c_eth0|c_rx|decoder|data_buf\(31),
	datac => \c_eth0|c_rx|decoder|data_buf\(25),
	datad => \c_eth0|c_rx|decoder|data_buf\(27),
	combout => \c_eth0|c_rx|decoder|Equal0~12_combout\);

-- Location: LCCOMB_X14_Y7_N12
\c_eth0|c_rx|decoder|data_buf~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~30_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(54))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|data_buf\(54),
	combout => \c_eth0|c_rx|decoder|data_buf~30_combout\);

-- Location: FF_X14_Y7_N13
\c_eth0|c_rx|decoder|data_buf[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(55));

-- Location: LCCOMB_X14_Y7_N20
\c_eth0|c_rx|decoder|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~9_combout\ = (\c_eth0|c_rx|decoder|data_buf\(49) & (\c_eth0|c_rx|decoder|data_buf\(51) & (\c_eth0|c_rx|decoder|data_buf\(53) & \c_eth0|c_rx|decoder|data_buf\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(49),
	datab => \c_eth0|c_rx|decoder|data_buf\(51),
	datac => \c_eth0|c_rx|decoder|data_buf\(53),
	datad => \c_eth0|c_rx|decoder|data_buf\(55),
	combout => \c_eth0|c_rx|decoder|Equal0~9_combout\);

-- Location: LCCOMB_X16_Y8_N26
\c_eth0|c_rx|decoder|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~10_combout\ = (\c_eth0|c_rx|decoder|data_buf\(43) & (\c_eth0|c_rx|decoder|data_buf\(45) & (\c_eth0|c_rx|decoder|data_buf\(47) & \c_eth0|c_rx|decoder|data_buf\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(43),
	datab => \c_eth0|c_rx|decoder|data_buf\(45),
	datac => \c_eth0|c_rx|decoder|data_buf\(47),
	datad => \c_eth0|c_rx|decoder|data_buf\(41),
	combout => \c_eth0|c_rx|decoder|Equal0~10_combout\);

-- Location: LCCOMB_X17_Y8_N10
\c_eth0|c_rx|decoder|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~11_combout\ = (\c_eth0|c_rx|decoder|data_buf\(39) & (\c_eth0|c_rx|decoder|data_buf\(35) & (\c_eth0|c_rx|decoder|data_buf\(37) & \c_eth0|c_rx|decoder|data_buf\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(39),
	datab => \c_eth0|c_rx|decoder|data_buf\(35),
	datac => \c_eth0|c_rx|decoder|data_buf\(37),
	datad => \c_eth0|c_rx|decoder|data_buf\(33),
	combout => \c_eth0|c_rx|decoder|Equal0~11_combout\);

-- Location: LCCOMB_X17_Y8_N24
\c_eth0|c_rx|decoder|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~13_combout\ = (\c_eth0|c_rx|decoder|Equal0~12_combout\ & (\c_eth0|c_rx|decoder|Equal0~9_combout\ & (\c_eth0|c_rx|decoder|Equal0~10_combout\ & \c_eth0|c_rx|decoder|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~12_combout\,
	datab => \c_eth0|c_rx|decoder|Equal0~9_combout\,
	datac => \c_eth0|c_rx|decoder|Equal0~10_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~11_combout\,
	combout => \c_eth0|c_rx|decoder|Equal0~13_combout\);

-- Location: LCCOMB_X16_Y7_N18
\c_eth0|c_rx|decoder|Equal0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal0~18_combout\ = (\c_eth0|c_rx|decoder|Equal0~14_combout\ & (\c_eth0|c_rx|decoder|Equal0~8_combout\ & (\c_eth0|c_rx|decoder|Equal0~17_combout\ & \c_eth0|c_rx|decoder|Equal0~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~14_combout\,
	datab => \c_eth0|c_rx|decoder|Equal0~8_combout\,
	datac => \c_eth0|c_rx|decoder|Equal0~17_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~13_combout\,
	combout => \c_eth0|c_rx|decoder|Equal0~18_combout\);

-- Location: LCCOMB_X16_Y7_N28
\c_eth0|c_rx|decoder|data_buf[45]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf[45]~58_combout\ = (\c_eth0|c_rx|decoder|timeout~q\) # ((!\c_eth0|c_rx|decoder|Equal0~18_combout\ & (\c_eth0|c_rx|f22|sync2~q\ $ (!\c_eth0|c_rx|decoder|manchester_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|f22|sync2~q\,
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datad => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\);

-- Location: FF_X16_Y5_N1
\c_eth0|c_rx|decoder|data_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|decoder|data_buf~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(0));

-- Location: LCCOMB_X16_Y5_N26
\c_eth0|c_rx|decoder|data_buf~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~57_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|data_buf\(0),
	combout => \c_eth0|c_rx|decoder|data_buf~57_combout\);

-- Location: FF_X16_Y5_N27
\c_eth0|c_rx|decoder|data_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~57_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(1));

-- Location: LCCOMB_X16_Y5_N22
\c_eth0|c_rx|decoder|data_buf~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~28_combout\ = (\c_eth0|c_rx|decoder|data_buf\(1) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|data_buf\(1),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~28_combout\);

-- Location: FF_X16_Y5_N23
\c_eth0|c_rx|decoder|data_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(2));

-- Location: LCCOMB_X16_Y5_N8
\c_eth0|c_rx|decoder|data_buf~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~56_combout\ = (\c_eth0|c_rx|decoder|data_buf\(2) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|data_buf\(2),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~56_combout\);

-- Location: FF_X16_Y5_N9
\c_eth0|c_rx|decoder|data_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~56_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(3));

-- Location: LCCOMB_X16_Y5_N28
\c_eth0|c_rx|decoder|data_buf~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~27_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|data_buf\(3),
	combout => \c_eth0|c_rx|decoder|data_buf~27_combout\);

-- Location: FF_X16_Y5_N29
\c_eth0|c_rx|decoder|data_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(4));

-- Location: LCCOMB_X16_Y5_N14
\c_eth0|c_rx|decoder|data_buf~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~55_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(4),
	combout => \c_eth0|c_rx|decoder|data_buf~55_combout\);

-- Location: FF_X16_Y5_N15
\c_eth0|c_rx|decoder|data_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~55_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(5));

-- Location: LCCOMB_X16_Y5_N18
\c_eth0|c_rx|decoder|data_buf~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~26_combout\ = (\c_eth0|c_rx|decoder|data_buf\(5) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|data_buf\(5),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~26_combout\);

-- Location: FF_X16_Y5_N19
\c_eth0|c_rx|decoder|data_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(6));

-- Location: LCCOMB_X16_Y5_N20
\c_eth0|c_rx|decoder|data_buf~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~54_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(6),
	combout => \c_eth0|c_rx|decoder|data_buf~54_combout\);

-- Location: FF_X16_Y5_N21
\c_eth0|c_rx|decoder|data_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~54_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(7));

-- Location: LCCOMB_X16_Y5_N16
\c_eth0|c_rx|decoder|data_buf~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~25_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(7),
	combout => \c_eth0|c_rx|decoder|data_buf~25_combout\);

-- Location: FF_X16_Y5_N17
\c_eth0|c_rx|decoder|data_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(8));

-- Location: LCCOMB_X17_Y5_N8
\c_eth0|c_rx|decoder|data_buf~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~53_combout\ = (\c_eth0|c_rx|decoder|data_buf\(8) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(8),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~53_combout\);

-- Location: FF_X17_Y5_N9
\c_eth0|c_rx|decoder|data_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~53_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(9));

-- Location: LCCOMB_X17_Y5_N22
\c_eth0|c_rx|decoder|data_buf~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~24_combout\ = (\c_eth0|c_rx|decoder|data_buf\(9) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(9),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~24_combout\);

-- Location: FF_X17_Y5_N23
\c_eth0|c_rx|decoder|data_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(10));

-- Location: LCCOMB_X17_Y5_N14
\c_eth0|c_rx|decoder|data_buf~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~52_combout\ = (\c_eth0|c_rx|decoder|data_buf\(10) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(10),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~52_combout\);

-- Location: FF_X17_Y5_N15
\c_eth0|c_rx|decoder|data_buf[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~52_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(11));

-- Location: LCCOMB_X17_Y5_N20
\c_eth0|c_rx|decoder|data_buf~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~23_combout\ = (\c_eth0|c_rx|decoder|data_buf\(11) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(11),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~23_combout\);

-- Location: FF_X17_Y5_N21
\c_eth0|c_rx|decoder|data_buf[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(12));

-- Location: LCCOMB_X17_Y5_N28
\c_eth0|c_rx|decoder|data_buf~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~51_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(12),
	combout => \c_eth0|c_rx|decoder|data_buf~51_combout\);

-- Location: FF_X17_Y5_N29
\c_eth0|c_rx|decoder|data_buf[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~51_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(13));

-- Location: LCCOMB_X17_Y5_N18
\c_eth0|c_rx|decoder|data_buf~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~22_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(13),
	combout => \c_eth0|c_rx|decoder|data_buf~22_combout\);

-- Location: FF_X17_Y5_N19
\c_eth0|c_rx|decoder|data_buf[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(14));

-- Location: LCCOMB_X17_Y5_N10
\c_eth0|c_rx|decoder|data_buf~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~50_combout\ = (\c_eth0|c_rx|decoder|data_buf\(14) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(14),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~50_combout\);

-- Location: FF_X17_Y5_N11
\c_eth0|c_rx|decoder|data_buf[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~50_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(15));

-- Location: LCCOMB_X17_Y5_N16
\c_eth0|c_rx|decoder|data_buf~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~21_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(15),
	combout => \c_eth0|c_rx|decoder|data_buf~21_combout\);

-- Location: FF_X17_Y5_N17
\c_eth0|c_rx|decoder|data_buf[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(16));

-- Location: LCCOMB_X17_Y7_N10
\c_eth0|c_rx|decoder|data_buf~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~49_combout\ = (\c_eth0|c_rx|decoder|data_buf\(16) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(16),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~49_combout\);

-- Location: FF_X17_Y7_N11
\c_eth0|c_rx|decoder|data_buf[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~49_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(17));

-- Location: LCCOMB_X17_Y7_N22
\c_eth0|c_rx|decoder|data_buf~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~20_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(17),
	combout => \c_eth0|c_rx|decoder|data_buf~20_combout\);

-- Location: FF_X17_Y7_N23
\c_eth0|c_rx|decoder|data_buf[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(18));

-- Location: LCCOMB_X17_Y7_N16
\c_eth0|c_rx|decoder|data_buf~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~48_combout\ = (\c_eth0|c_rx|decoder|data_buf\(18) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(18),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~48_combout\);

-- Location: FF_X17_Y7_N17
\c_eth0|c_rx|decoder|data_buf[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(19));

-- Location: LCCOMB_X17_Y7_N28
\c_eth0|c_rx|decoder|data_buf~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~19_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(19),
	combout => \c_eth0|c_rx|decoder|data_buf~19_combout\);

-- Location: FF_X17_Y7_N29
\c_eth0|c_rx|decoder|data_buf[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(20));

-- Location: LCCOMB_X17_Y7_N6
\c_eth0|c_rx|decoder|data_buf~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~47_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|data_buf\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_buf\(20),
	combout => \c_eth0|c_rx|decoder|data_buf~47_combout\);

-- Location: FF_X17_Y7_N7
\c_eth0|c_rx|decoder|data_buf[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~47_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(21));

-- Location: LCCOMB_X17_Y7_N26
\c_eth0|c_rx|decoder|data_buf~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~18_combout\ = (\c_eth0|c_rx|decoder|data_buf\(21) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(21),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~18_combout\);

-- Location: FF_X17_Y7_N27
\c_eth0|c_rx|decoder|data_buf[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(22));

-- Location: LCCOMB_X17_Y7_N12
\c_eth0|c_rx|decoder|data_buf~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_buf~46_combout\ = (\c_eth0|c_rx|decoder|data_buf\(22) & !\c_eth0|c_rx|decoder|timeout~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(22),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|data_buf~46_combout\);

-- Location: FF_X17_Y7_N13
\c_eth0|c_rx|decoder|data_buf[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_buf~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_buf\(23));

-- Location: LCCOMB_X17_Y7_N30
\c_eth0|c_rx|decoder|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~5_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(23) & (!\c_eth0|c_rx|decoder|data_buf\(19) & (!\c_eth0|c_rx|decoder|data_buf\(17) & !\c_eth0|c_rx|decoder|data_buf\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(23),
	datab => \c_eth0|c_rx|decoder|data_buf\(19),
	datac => \c_eth0|c_rx|decoder|data_buf\(17),
	datad => \c_eth0|c_rx|decoder|data_buf\(21),
	combout => \c_eth0|c_rx|decoder|Equal1~5_combout\);

-- Location: LCCOMB_X17_Y5_N30
\c_eth0|c_rx|decoder|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~6_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(13) & !\c_eth0|c_rx|decoder|data_buf\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|data_buf\(13),
	datad => \c_eth0|c_rx|decoder|data_buf\(15),
	combout => \c_eth0|c_rx|decoder|Equal1~6_combout\);

-- Location: LCCOMB_X16_Y5_N6
\c_eth0|c_rx|decoder|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~7_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(1) & (!\c_eth0|c_rx|decoder|data_buf\(3) & (!\c_eth0|c_rx|decoder|data_buf\(5) & !\c_eth0|c_rx|decoder|data_buf\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(1),
	datab => \c_eth0|c_rx|decoder|data_buf\(3),
	datac => \c_eth0|c_rx|decoder|data_buf\(5),
	datad => \c_eth0|c_rx|decoder|data_buf\(7),
	combout => \c_eth0|c_rx|decoder|Equal1~7_combout\);

-- Location: LCCOMB_X17_Y5_N0
\c_eth0|c_rx|decoder|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~8_combout\ = (\c_eth0|c_rx|decoder|Equal1~6_combout\ & (!\c_eth0|c_rx|decoder|data_buf\(9) & (\c_eth0|c_rx|decoder|Equal1~7_combout\ & !\c_eth0|c_rx|decoder|data_buf\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal1~6_combout\,
	datab => \c_eth0|c_rx|decoder|data_buf\(9),
	datac => \c_eth0|c_rx|decoder|Equal1~7_combout\,
	datad => \c_eth0|c_rx|decoder|data_buf\(11),
	combout => \c_eth0|c_rx|decoder|Equal1~8_combout\);

-- Location: LCCOMB_X16_Y8_N14
\c_eth0|c_rx|decoder|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~1_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(43) & (!\c_eth0|c_rx|decoder|data_buf\(45) & (!\c_eth0|c_rx|decoder|data_buf\(47) & !\c_eth0|c_rx|decoder|data_buf\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(43),
	datab => \c_eth0|c_rx|decoder|data_buf\(45),
	datac => \c_eth0|c_rx|decoder|data_buf\(47),
	datad => \c_eth0|c_rx|decoder|data_buf\(41),
	combout => \c_eth0|c_rx|decoder|Equal1~1_combout\);

-- Location: LCCOMB_X14_Y7_N14
\c_eth0|c_rx|decoder|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~0_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(49) & (!\c_eth0|c_rx|decoder|data_buf\(51) & (!\c_eth0|c_rx|decoder|data_buf\(53) & !\c_eth0|c_rx|decoder|data_buf\(55))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(49),
	datab => \c_eth0|c_rx|decoder|data_buf\(51),
	datac => \c_eth0|c_rx|decoder|data_buf\(53),
	datad => \c_eth0|c_rx|decoder|data_buf\(55),
	combout => \c_eth0|c_rx|decoder|Equal1~0_combout\);

-- Location: LCCOMB_X17_Y8_N26
\c_eth0|c_rx|decoder|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~2_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(39) & (!\c_eth0|c_rx|decoder|data_buf\(35) & (!\c_eth0|c_rx|decoder|data_buf\(37) & !\c_eth0|c_rx|decoder|data_buf\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(39),
	datab => \c_eth0|c_rx|decoder|data_buf\(35),
	datac => \c_eth0|c_rx|decoder|data_buf\(37),
	datad => \c_eth0|c_rx|decoder|data_buf\(33),
	combout => \c_eth0|c_rx|decoder|Equal1~2_combout\);

-- Location: LCCOMB_X17_Y8_N12
\c_eth0|c_rx|decoder|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~3_combout\ = (!\c_eth0|c_rx|decoder|data_buf\(29) & (!\c_eth0|c_rx|decoder|data_buf\(31) & (!\c_eth0|c_rx|decoder|data_buf\(25) & !\c_eth0|c_rx|decoder|data_buf\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|data_buf\(29),
	datab => \c_eth0|c_rx|decoder|data_buf\(31),
	datac => \c_eth0|c_rx|decoder|data_buf\(25),
	datad => \c_eth0|c_rx|decoder|data_buf\(27),
	combout => \c_eth0|c_rx|decoder|Equal1~3_combout\);

-- Location: LCCOMB_X17_Y8_N30
\c_eth0|c_rx|decoder|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~4_combout\ = (\c_eth0|c_rx|decoder|Equal1~1_combout\ & (\c_eth0|c_rx|decoder|Equal1~0_combout\ & (\c_eth0|c_rx|decoder|Equal1~2_combout\ & \c_eth0|c_rx|decoder|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal1~1_combout\,
	datab => \c_eth0|c_rx|decoder|Equal1~0_combout\,
	datac => \c_eth0|c_rx|decoder|Equal1~2_combout\,
	datad => \c_eth0|c_rx|decoder|Equal1~3_combout\,
	combout => \c_eth0|c_rx|decoder|Equal1~4_combout\);

-- Location: LCCOMB_X16_Y7_N6
\c_eth0|c_rx|decoder|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal1~9_combout\ = (((!\c_eth0|c_rx|decoder|Equal0~8_combout\) # (!\c_eth0|c_rx|decoder|Equal1~4_combout\)) # (!\c_eth0|c_rx|decoder|Equal1~8_combout\)) # (!\c_eth0|c_rx|decoder|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal1~5_combout\,
	datab => \c_eth0|c_rx|decoder|Equal1~8_combout\,
	datac => \c_eth0|c_rx|decoder|Equal1~4_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~8_combout\,
	combout => \c_eth0|c_rx|decoder|Equal1~9_combout\);

-- Location: LCCOMB_X16_Y4_N4
\c_eth0|c_rx|decoder|timeout_count[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|Equal1~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\);

-- Location: FF_X16_Y4_N15
\c_eth0|c_rx|decoder|timeout_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[0]~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(0));

-- Location: LCCOMB_X16_Y4_N16
\c_eth0|c_rx|decoder|timeout_count[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[1]~12_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(1) & (!\c_eth0|c_rx|decoder|timeout_count[0]~10\)) # (!\c_eth0|c_rx|decoder|timeout_count\(1) & ((\c_eth0|c_rx|decoder|timeout_count[0]~10\) # (GND)))
-- \c_eth0|c_rx|decoder|timeout_count[1]~13\ = CARRY((!\c_eth0|c_rx|decoder|timeout_count[0]~10\) # (!\c_eth0|c_rx|decoder|timeout_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout_count\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|decoder|timeout_count[0]~10\,
	combout => \c_eth0|c_rx|decoder|timeout_count[1]~12_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[1]~13\);

-- Location: FF_X16_Y4_N17
\c_eth0|c_rx|decoder|timeout_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[1]~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(1));

-- Location: LCCOMB_X16_Y4_N18
\c_eth0|c_rx|decoder|timeout_count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[2]~14_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(2) & (\c_eth0|c_rx|decoder|timeout_count[1]~13\ $ (GND))) # (!\c_eth0|c_rx|decoder|timeout_count\(2) & (!\c_eth0|c_rx|decoder|timeout_count[1]~13\ & VCC))
-- \c_eth0|c_rx|decoder|timeout_count[2]~15\ = CARRY((\c_eth0|c_rx|decoder|timeout_count\(2) & !\c_eth0|c_rx|decoder|timeout_count[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout_count\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|decoder|timeout_count[1]~13\,
	combout => \c_eth0|c_rx|decoder|timeout_count[2]~14_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[2]~15\);

-- Location: FF_X16_Y4_N19
\c_eth0|c_rx|decoder|timeout_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[2]~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(2));

-- Location: LCCOMB_X16_Y4_N20
\c_eth0|c_rx|decoder|timeout_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[3]~16_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(3) & (!\c_eth0|c_rx|decoder|timeout_count[2]~15\)) # (!\c_eth0|c_rx|decoder|timeout_count\(3) & ((\c_eth0|c_rx|decoder|timeout_count[2]~15\) # (GND)))
-- \c_eth0|c_rx|decoder|timeout_count[3]~17\ = CARRY((!\c_eth0|c_rx|decoder|timeout_count[2]~15\) # (!\c_eth0|c_rx|decoder|timeout_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout_count\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|decoder|timeout_count[2]~15\,
	combout => \c_eth0|c_rx|decoder|timeout_count[3]~16_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[3]~17\);

-- Location: FF_X16_Y4_N21
\c_eth0|c_rx|decoder|timeout_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[3]~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(3));

-- Location: LCCOMB_X16_Y4_N22
\c_eth0|c_rx|decoder|timeout_count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[4]~18_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(4) & (\c_eth0|c_rx|decoder|timeout_count[3]~17\ $ (GND))) # (!\c_eth0|c_rx|decoder|timeout_count\(4) & (!\c_eth0|c_rx|decoder|timeout_count[3]~17\ & VCC))
-- \c_eth0|c_rx|decoder|timeout_count[4]~19\ = CARRY((\c_eth0|c_rx|decoder|timeout_count\(4) & !\c_eth0|c_rx|decoder|timeout_count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout_count\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|decoder|timeout_count[3]~17\,
	combout => \c_eth0|c_rx|decoder|timeout_count[4]~18_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[4]~19\);

-- Location: FF_X16_Y4_N23
\c_eth0|c_rx|decoder|timeout_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[4]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(4));

-- Location: LCCOMB_X16_Y4_N24
\c_eth0|c_rx|decoder|timeout_count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[5]~20_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(5) & (!\c_eth0|c_rx|decoder|timeout_count[4]~19\)) # (!\c_eth0|c_rx|decoder|timeout_count\(5) & ((\c_eth0|c_rx|decoder|timeout_count[4]~19\) # (GND)))
-- \c_eth0|c_rx|decoder|timeout_count[5]~21\ = CARRY((!\c_eth0|c_rx|decoder|timeout_count[4]~19\) # (!\c_eth0|c_rx|decoder|timeout_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout_count\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|decoder|timeout_count[4]~19\,
	combout => \c_eth0|c_rx|decoder|timeout_count[5]~20_combout\,
	cout => \c_eth0|c_rx|decoder|timeout_count[5]~21\);

-- Location: FF_X16_Y4_N25
\c_eth0|c_rx|decoder|timeout_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[5]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(5));

-- Location: LCCOMB_X16_Y4_N26
\c_eth0|c_rx|decoder|timeout_count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout_count[6]~22_combout\ = \c_eth0|c_rx|decoder|timeout_count\(6) $ (!\c_eth0|c_rx|decoder|timeout_count[5]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout_count\(6),
	cin => \c_eth0|c_rx|decoder|timeout_count[5]~21\,
	combout => \c_eth0|c_rx|decoder|timeout_count[6]~22_combout\);

-- Location: FF_X16_Y4_N27
\c_eth0|c_rx|decoder|timeout_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout_count[6]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout_count[0]~24_combout\,
	ena => \c_eth0|c_rx|decoder|timeout_count[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout_count\(6));

-- Location: LCCOMB_X16_Y4_N8
\c_eth0|c_rx|decoder|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal2~0_combout\ = (((\c_eth0|c_rx|decoder|timeout_count\(0)) # (!\c_eth0|c_rx|decoder|timeout_count\(1))) # (!\c_eth0|c_rx|decoder|timeout_count\(2))) # (!\c_eth0|c_rx|decoder|timeout_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout_count\(3),
	datab => \c_eth0|c_rx|decoder|timeout_count\(2),
	datac => \c_eth0|c_rx|decoder|timeout_count\(0),
	datad => \c_eth0|c_rx|decoder|timeout_count\(1),
	combout => \c_eth0|c_rx|decoder|Equal2~0_combout\);

-- Location: LCCOMB_X16_Y4_N2
\c_eth0|c_rx|decoder|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Equal2~1_combout\ = (\c_eth0|c_rx|decoder|timeout_count\(6)) # ((\c_eth0|c_rx|decoder|timeout_count\(5)) # ((\c_eth0|c_rx|decoder|Equal2~0_combout\) # (!\c_eth0|c_rx|decoder|timeout_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout_count\(6),
	datab => \c_eth0|c_rx|decoder|timeout_count\(5),
	datac => \c_eth0|c_rx|decoder|timeout_count\(4),
	datad => \c_eth0|c_rx|decoder|Equal2~0_combout\,
	combout => \c_eth0|c_rx|decoder|Equal2~1_combout\);

-- Location: LCCOMB_X16_Y7_N2
\c_eth0|c_rx|decoder|timeout~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|timeout~2_combout\ = (\c_eth0|c_rx|decoder|timeout~q\) # ((!\c_eth0|c_rx|decoder|Equal2~1_combout\ & (\c_eth0|c_rx|f22|sync2~q\ $ (\c_eth0|c_rx|decoder|manchester_prev~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|f22|sync2~q\,
	datab => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|Equal2~1_combout\,
	combout => \c_eth0|c_rx|decoder|timeout~2_combout\);

-- Location: FF_X16_Y7_N3
\c_eth0|c_rx|decoder|timeout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|timeout~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout~q\,
	ena => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|timeout~q\);

-- Location: FF_X10_Y9_N1
\c_eth0|c_rx|pr_FSM|current_state.RX_END\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Selector4~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\);

-- Location: LCCOMB_X11_Y14_N6
\c_eth0|c_rx|axi_FSM|counter[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[0]~13_combout\ = \c_eth0|c_rx|axi_FSM|counter\(0) $ (VCC)
-- \c_eth0|c_rx|axi_FSM|counter[0]~14\ = CARRY(\c_eth0|c_rx|axi_FSM|counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|axi_FSM|counter[0]~13_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[0]~14\);

-- Location: FF_X11_Y14_N1
\c_eth0|c_rx|axi_FSM|counter_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	sload => VCC,
	ena => \c_reset_ctrl|r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter_en~q\);

-- Location: LCCOMB_X12_Y17_N16
\c_eth0|c_rx|axi_FSM|counter[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\ = (\c_eth0|c_rx|axi_FSM|counter_en~q\ & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter_en~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\);

-- Location: FF_X11_Y14_N7
\c_eth0|c_rx|axi_FSM|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[0]~13_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(0));

-- Location: LCCOMB_X11_Y14_N8
\c_eth0|c_rx|axi_FSM|counter[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[1]~16_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(1) & (!\c_eth0|c_rx|axi_FSM|counter[0]~14\)) # (!\c_eth0|c_rx|axi_FSM|counter\(1) & ((\c_eth0|c_rx|axi_FSM|counter[0]~14\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[1]~17\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[0]~14\) # (!\c_eth0|c_rx|axi_FSM|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[0]~14\,
	combout => \c_eth0|c_rx|axi_FSM|counter[1]~16_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[1]~17\);

-- Location: FF_X11_Y14_N9
\c_eth0|c_rx|axi_FSM|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[1]~16_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(1));

-- Location: LCCOMB_X11_Y14_N10
\c_eth0|c_rx|axi_FSM|counter[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[2]~18_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(2) & (\c_eth0|c_rx|axi_FSM|counter[1]~17\ $ (GND))) # (!\c_eth0|c_rx|axi_FSM|counter\(2) & (!\c_eth0|c_rx|axi_FSM|counter[1]~17\ & VCC))
-- \c_eth0|c_rx|axi_FSM|counter[2]~19\ = CARRY((\c_eth0|c_rx|axi_FSM|counter\(2) & !\c_eth0|c_rx|axi_FSM|counter[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[1]~17\,
	combout => \c_eth0|c_rx|axi_FSM|counter[2]~18_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[2]~19\);

-- Location: FF_X11_Y14_N11
\c_eth0|c_rx|axi_FSM|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[2]~18_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(2));

-- Location: LCCOMB_X11_Y14_N12
\c_eth0|c_rx|axi_FSM|counter[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[3]~20_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(3) & (!\c_eth0|c_rx|axi_FSM|counter[2]~19\)) # (!\c_eth0|c_rx|axi_FSM|counter\(3) & ((\c_eth0|c_rx|axi_FSM|counter[2]~19\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[3]~21\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[2]~19\) # (!\c_eth0|c_rx|axi_FSM|counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[2]~19\,
	combout => \c_eth0|c_rx|axi_FSM|counter[3]~20_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[3]~21\);

-- Location: FF_X11_Y14_N13
\c_eth0|c_rx|axi_FSM|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[3]~20_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(3));

-- Location: LCCOMB_X11_Y14_N14
\c_eth0|c_rx|axi_FSM|counter[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[4]~22_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(4) & (\c_eth0|c_rx|axi_FSM|counter[3]~21\ $ (GND))) # (!\c_eth0|c_rx|axi_FSM|counter\(4) & (!\c_eth0|c_rx|axi_FSM|counter[3]~21\ & VCC))
-- \c_eth0|c_rx|axi_FSM|counter[4]~23\ = CARRY((\c_eth0|c_rx|axi_FSM|counter\(4) & !\c_eth0|c_rx|axi_FSM|counter[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[3]~21\,
	combout => \c_eth0|c_rx|axi_FSM|counter[4]~22_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[4]~23\);

-- Location: FF_X11_Y14_N15
\c_eth0|c_rx|axi_FSM|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[4]~22_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(4));

-- Location: LCCOMB_X11_Y14_N16
\c_eth0|c_rx|axi_FSM|counter[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[5]~24_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(5) & (!\c_eth0|c_rx|axi_FSM|counter[4]~23\)) # (!\c_eth0|c_rx|axi_FSM|counter\(5) & ((\c_eth0|c_rx|axi_FSM|counter[4]~23\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[5]~25\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[4]~23\) # (!\c_eth0|c_rx|axi_FSM|counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[4]~23\,
	combout => \c_eth0|c_rx|axi_FSM|counter[5]~24_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[5]~25\);

-- Location: FF_X11_Y14_N17
\c_eth0|c_rx|axi_FSM|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[5]~24_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(5));

-- Location: LCCOMB_X11_Y14_N18
\c_eth0|c_rx|axi_FSM|counter[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[6]~26_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(6) & (\c_eth0|c_rx|axi_FSM|counter[5]~25\ $ (GND))) # (!\c_eth0|c_rx|axi_FSM|counter\(6) & (!\c_eth0|c_rx|axi_FSM|counter[5]~25\ & VCC))
-- \c_eth0|c_rx|axi_FSM|counter[6]~27\ = CARRY((\c_eth0|c_rx|axi_FSM|counter\(6) & !\c_eth0|c_rx|axi_FSM|counter[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[5]~25\,
	combout => \c_eth0|c_rx|axi_FSM|counter[6]~26_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[6]~27\);

-- Location: FF_X11_Y14_N19
\c_eth0|c_rx|axi_FSM|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[6]~26_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(6));

-- Location: LCCOMB_X11_Y14_N2
\c_eth0|c_rx|axi_FSM|current_state~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~20_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(3) & (\c_eth0|c_rx|axi_FSM|counter\(6) & (\c_eth0|c_rx|axi_FSM|counter\(4) & \c_eth0|c_rx|axi_FSM|counter\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(3),
	datab => \c_eth0|c_rx|axi_FSM|counter\(6),
	datac => \c_eth0|c_rx|axi_FSM|counter\(4),
	datad => \c_eth0|c_rx|axi_FSM|counter\(5),
	combout => \c_eth0|c_rx|axi_FSM|current_state~20_combout\);

-- Location: LCCOMB_X11_Y14_N20
\c_eth0|c_rx|axi_FSM|counter[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[7]~28_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(7) & (!\c_eth0|c_rx|axi_FSM|counter[6]~27\)) # (!\c_eth0|c_rx|axi_FSM|counter\(7) & ((\c_eth0|c_rx|axi_FSM|counter[6]~27\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[7]~29\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[6]~27\) # (!\c_eth0|c_rx|axi_FSM|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[6]~27\,
	combout => \c_eth0|c_rx|axi_FSM|counter[7]~28_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[7]~29\);

-- Location: FF_X11_Y14_N21
\c_eth0|c_rx|axi_FSM|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[7]~28_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(7));

-- Location: LCCOMB_X11_Y14_N22
\c_eth0|c_rx|axi_FSM|counter[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[8]~30_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(8) & (\c_eth0|c_rx|axi_FSM|counter[7]~29\ $ (GND))) # (!\c_eth0|c_rx|axi_FSM|counter\(8) & (!\c_eth0|c_rx|axi_FSM|counter[7]~29\ & VCC))
-- \c_eth0|c_rx|axi_FSM|counter[8]~31\ = CARRY((\c_eth0|c_rx|axi_FSM|counter\(8) & !\c_eth0|c_rx|axi_FSM|counter[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[7]~29\,
	combout => \c_eth0|c_rx|axi_FSM|counter[8]~30_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[8]~31\);

-- Location: FF_X11_Y14_N23
\c_eth0|c_rx|axi_FSM|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[8]~30_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(8));

-- Location: LCCOMB_X11_Y14_N24
\c_eth0|c_rx|axi_FSM|counter[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[9]~32_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(9) & (!\c_eth0|c_rx|axi_FSM|counter[8]~31\)) # (!\c_eth0|c_rx|axi_FSM|counter\(9) & ((\c_eth0|c_rx|axi_FSM|counter[8]~31\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[9]~33\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[8]~31\) # (!\c_eth0|c_rx|axi_FSM|counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[8]~31\,
	combout => \c_eth0|c_rx|axi_FSM|counter[9]~32_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[9]~33\);

-- Location: FF_X11_Y14_N25
\c_eth0|c_rx|axi_FSM|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[9]~32_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(9));

-- Location: LCCOMB_X11_Y14_N26
\c_eth0|c_rx|axi_FSM|counter[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[10]~34_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(10) & (\c_eth0|c_rx|axi_FSM|counter[9]~33\ $ (GND))) # (!\c_eth0|c_rx|axi_FSM|counter\(10) & (!\c_eth0|c_rx|axi_FSM|counter[9]~33\ & VCC))
-- \c_eth0|c_rx|axi_FSM|counter[10]~35\ = CARRY((\c_eth0|c_rx|axi_FSM|counter\(10) & !\c_eth0|c_rx|axi_FSM|counter[9]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(10),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[9]~33\,
	combout => \c_eth0|c_rx|axi_FSM|counter[10]~34_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[10]~35\);

-- Location: FF_X11_Y14_N27
\c_eth0|c_rx|axi_FSM|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[10]~34_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(10));

-- Location: LCCOMB_X11_Y14_N28
\c_eth0|c_rx|axi_FSM|counter[11]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[11]~36_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(11) & (!\c_eth0|c_rx|axi_FSM|counter[10]~35\)) # (!\c_eth0|c_rx|axi_FSM|counter\(11) & ((\c_eth0|c_rx|axi_FSM|counter[10]~35\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|counter[11]~37\ = CARRY((!\c_eth0|c_rx|axi_FSM|counter[10]~35\) # (!\c_eth0|c_rx|axi_FSM|counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|counter\(11),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|counter[10]~35\,
	combout => \c_eth0|c_rx|axi_FSM|counter[11]~36_combout\,
	cout => \c_eth0|c_rx|axi_FSM|counter[11]~37\);

-- Location: FF_X11_Y14_N29
\c_eth0|c_rx|axi_FSM|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[11]~36_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(11));

-- Location: LCCOMB_X11_Y14_N30
\c_eth0|c_rx|axi_FSM|counter[12]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|counter[12]~38_combout\ = \c_eth0|c_rx|axi_FSM|counter\(12) $ (!\c_eth0|c_rx|axi_FSM|counter[11]~37\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(12),
	cin => \c_eth0|c_rx|axi_FSM|counter[11]~37\,
	combout => \c_eth0|c_rx|axi_FSM|counter[12]~38_combout\);

-- Location: FF_X11_Y14_N31
\c_eth0|c_rx|axi_FSM|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|counter[12]~38_combout\,
	ena => \c_eth0|c_rx|axi_FSM|counter[12]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|counter\(12));

-- Location: LCCOMB_X11_Y13_N24
\c_eth0|c_rx|axi_FSM|current_state~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~22_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(12) & \c_eth0|c_rx|axi_FSM|counter\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|axi_FSM|counter\(12),
	datad => \c_eth0|c_rx|axi_FSM|counter\(11),
	combout => \c_eth0|c_rx|axi_FSM|current_state~22_combout\);

-- Location: LCCOMB_X11_Y14_N4
\c_eth0|c_rx|axi_FSM|current_state~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~21_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(10) & (\c_eth0|c_rx|axi_FSM|counter\(7) & (\c_eth0|c_rx|axi_FSM|counter\(8) & \c_eth0|c_rx|axi_FSM|counter\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(10),
	datab => \c_eth0|c_rx|axi_FSM|counter\(7),
	datac => \c_eth0|c_rx|axi_FSM|counter\(8),
	datad => \c_eth0|c_rx|axi_FSM|counter\(9),
	combout => \c_eth0|c_rx|axi_FSM|current_state~21_combout\);

-- Location: LCCOMB_X11_Y14_N0
\c_eth0|c_rx|axi_FSM|current_state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~19_combout\ = (\c_eth0|c_rx|axi_FSM|counter\(2) & (\c_eth0|c_rx|axi_FSM|counter\(1) & (\c_eth0|c_rx|axi_FSM|counter_en~q\ & \c_eth0|c_rx|axi_FSM|counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|counter\(2),
	datab => \c_eth0|c_rx|axi_FSM|counter\(1),
	datac => \c_eth0|c_rx|axi_FSM|counter_en~q\,
	datad => \c_eth0|c_rx|axi_FSM|counter\(0),
	combout => \c_eth0|c_rx|axi_FSM|current_state~19_combout\);

-- Location: LCCOMB_X11_Y13_N18
\c_eth0|c_rx|axi_FSM|current_state~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~23_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~20_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~22_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~21_combout\ & \c_eth0|c_rx|axi_FSM|current_state~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~20_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~22_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~21_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~19_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~23_combout\);

-- Location: LCCOMB_X21_Y13_N28
\c_interconnect|active_port~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~18_combout\ = (!\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\ & \c_interconnect|active_port.PORT_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_interconnect|active_port.PORT_A~q\,
	combout => \c_interconnect|active_port~18_combout\);

-- Location: LCCOMB_X21_Y13_N22
\c_interconnect|last_port~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|last_port~14_combout\ = (\c_interconnect|active_port.NO_PORT~q\ & (((\c_interconnect|last_port.PORT_A~q\)))) # (!\c_interconnect|active_port.NO_PORT~q\ & ((\c_interconnect|last_port.PORT_A~q\ & 
-- ((!\c_eth1|c_rx|addr_reader|axi_en~0_combout\))) # (!\c_interconnect|last_port.PORT_A~q\ & (\c_eth0|c_rx|addr_reader|axi_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_interconnect|active_port.NO_PORT~q\,
	datac => \c_eth1|c_rx|addr_reader|axi_en~0_combout\,
	datad => \c_interconnect|last_port.PORT_A~q\,
	combout => \c_interconnect|last_port~14_combout\);

-- Location: LCCOMB_X21_Y13_N16
\c_interconnect|last_port~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|last_port~15_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|last_port~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|last_port~14_combout\,
	combout => \c_interconnect|last_port~15_combout\);

-- Location: FF_X21_Y13_N17
\c_interconnect|last_port.PORT_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|last_port~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|last_port.PORT_A~q\);

-- Location: LCCOMB_X21_Y13_N6
\c_interconnect|active_port~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~20_combout\ = (!\c_interconnect|active_port.NO_PORT~q\ & (((!\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & !\c_eth1|c_rx|addr_reader|Selector2~0_combout\)) # (!\c_interconnect|last_port.PORT_A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_interconnect|active_port.NO_PORT~q\,
	datac => \c_interconnect|last_port.PORT_A~q\,
	datad => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	combout => \c_interconnect|active_port~20_combout\);

-- Location: LCCOMB_X21_Y13_N30
\c_interconnect|active_port~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~21_combout\ = (\c_eth0|c_rx|addr_reader|axi_en~0_combout\ & ((\c_interconnect|active_port~20_combout\) # ((\c_interconnect|active_port~18_combout\ & \c_interconnect|active_port.NO_PORT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_interconnect|active_port~18_combout\,
	datac => \c_interconnect|active_port~20_combout\,
	datad => \c_interconnect|active_port.NO_PORT~q\,
	combout => \c_interconnect|active_port~21_combout\);

-- Location: FF_X21_Y13_N31
\c_interconnect|active_port.PORT_A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|active_port~21_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|active_port.PORT_A~q\);

-- Location: LCCOMB_X3_Y7_N0
\c_eth0|c_rx|addr_reader|Selector0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector0~15_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & \c_eth0|c_rx|crc|fcs_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|Selector0~15_combout\);

-- Location: LCCOMB_X6_Y6_N4
\c_eth0|c_rx|addr_reader|Selector0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector0~16_combout\ = (\c_eth0|c_rx|addr_reader|Selector0~15_combout\) # ((\c_eth0|c_rx|addr_reader|state.IDLE~q\ & ((!\c_eth0|c_rx|addr_reader|Selector0~14_combout\))) # (!\c_eth0|c_rx|addr_reader|state.IDLE~q\ & 
-- (\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & \c_eth0|c_rx|addr_reader|Selector0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Selector0~15_combout\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datac => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datad => \c_eth0|c_rx|addr_reader|Selector0~14_combout\,
	combout => \c_eth0|c_rx|addr_reader|Selector0~16_combout\);

-- Location: FF_X6_Y6_N31
\c_eth0|c_rx|addr_reader|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|Selector0~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|state.IDLE~q\);

-- Location: LCCOMB_X6_Y6_N0
\c_eth0|c_rx|addr_reader|addr_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~10_combout\ = (\c_eth0|c_rx|addr_reader|state.IDLE~q\ & (\c_eth0|c_rx|addr_reader|Selector0~16_combout\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (!\c_eth0|c_rx|addr_reader|state.AXI~q\)))) # 
-- (!\c_eth0|c_rx|addr_reader|state.IDLE~q\ & (((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (!\c_eth0|c_rx|addr_reader|state.AXI~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datab => \c_eth0|c_rx|addr_reader|Selector0~16_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~10_combout\);

-- Location: LCCOMB_X3_Y7_N4
\c_eth0|c_rx|addr_reader|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~0_combout\ = \c_eth0|c_rx|addr_reader|addr_reg\(0) $ (VCC)
-- \c_eth0|c_rx|addr_reader|Add4~1\ = CARRY(\c_eth0|c_rx|addr_reader|addr_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|addr_reader|Add4~0_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~1\);

-- Location: LCCOMB_X3_Y7_N8
\c_eth0|c_rx|addr_reader|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~4_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(2) & (\c_eth0|c_rx|addr_reader|Add4~3\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(2) & (!\c_eth0|c_rx|addr_reader|Add4~3\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add4~5\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(2) & !\c_eth0|c_rx|addr_reader|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~3\,
	combout => \c_eth0|c_rx|addr_reader|Add4~4_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~5\);

-- Location: LCCOMB_X3_Y7_N10
\c_eth0|c_rx|addr_reader|Add4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~7_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(3) & ((\c_eth0|c_rx|addr_reader|Add4~5\) # (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(3) & (!\c_eth0|c_rx|addr_reader|Add4~5\))
-- \c_eth0|c_rx|addr_reader|Add4~8\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(3)) # (!\c_eth0|c_rx|addr_reader|Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~5\,
	combout => \c_eth0|c_rx|addr_reader|Add4~7_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~8\);

-- Location: LCCOMB_X3_Y7_N26
\c_eth0|c_rx|addr_reader|begin_fcs~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\ = (!\c_eth0|c_rx|addr_reader|cnt\(0) & !\c_eth0|c_rx|addr_reader|cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|cnt\(0),
	datac => \c_eth0|c_rx|addr_reader|cnt\(1),
	combout => \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\);

-- Location: LCCOMB_X4_Y7_N8
\c_eth0|c_rx|addr_reader|addr_reg[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (!\c_eth0|c_rx|crc|fcs_reg~q\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (!\c_eth0|c_rx|addr_reader|state.AXI~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|crc|fcs_reg~q\,
	datad => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\);

-- Location: LCCOMB_X3_Y7_N18
\c_eth0|c_rx|addr_reader|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~18_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(7) & (!\c_eth0|c_rx|addr_reader|Add4~16\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(7) & ((\c_eth0|c_rx|addr_reader|Add4~16\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add4~19\ = CARRY((!\c_eth0|c_rx|addr_reader|Add4~16\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~16\,
	combout => \c_eth0|c_rx|addr_reader|Add4~18_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~19\);

-- Location: LCCOMB_X3_Y7_N20
\c_eth0|c_rx|addr_reader|Add4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~21_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(8) & (\c_eth0|c_rx|addr_reader|Add4~19\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(8) & (!\c_eth0|c_rx|addr_reader|Add4~19\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add4~22\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(8) & !\c_eth0|c_rx|addr_reader|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~19\,
	combout => \c_eth0|c_rx|addr_reader|Add4~21_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~22\);

-- Location: LCCOMB_X4_Y7_N4
\c_eth0|c_rx|addr_reader|Add4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~23_combout\ = (\c_eth0|c_rx|addr_reader|Add4~21_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add4~21_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~23_combout\);

-- Location: LCCOMB_X6_Y6_N18
\c_eth0|c_rx|addr_reader|addr_reg[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\) # (((!\c_eth0|c_rx|addr_reader|state.IDLE~q\ & \c_eth0|c_rx|addr_reader|Selector1~2_combout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg~10_combout\,
	datac => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datad => \c_eth0|c_rx|addr_reader|Selector1~2_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\);

-- Location: FF_X4_Y7_N5
\c_eth0|c_rx|addr_reader|addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(8));

-- Location: LCCOMB_X3_Y7_N22
\c_eth0|c_rx|addr_reader|Add4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~24_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(9) & (!\c_eth0|c_rx|addr_reader|Add4~22\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(9) & ((\c_eth0|c_rx|addr_reader|Add4~22\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add4~25\ = CARRY((!\c_eth0|c_rx|addr_reader|Add4~22\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~22\,
	combout => \c_eth0|c_rx|addr_reader|Add4~24_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~25\);

-- Location: LCCOMB_X3_Y7_N24
\c_eth0|c_rx|addr_reader|Add4~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~27_combout\ = \c_eth0|c_rx|addr_reader|addr_reg\(10) $ (!\c_eth0|c_rx|addr_reader|Add4~25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	cin => \c_eth0|c_rx|addr_reader|Add4~25\,
	combout => \c_eth0|c_rx|addr_reader|Add4~27_combout\);

-- Location: LCCOMB_X5_Y7_N0
\c_eth0|c_rx|addr_reader|Add4~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~29_combout\ = (\c_eth0|c_rx|addr_reader|Add4~27_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add4~27_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~29_combout\);

-- Location: FF_X5_Y7_N1
\c_eth0|c_rx|addr_reader|addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(10));

-- Location: LCCOMB_X8_Y9_N0
\c_eth0|c_rx|pr_FSM|cnt_size[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[0]~16_combout\ = \c_eth0|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth0|c_rx|pr_FSM|cnt_size[0]~17\ = CARRY(\c_eth0|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[0]~16_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[0]~17\);

-- Location: LCCOMB_X10_Y9_N2
\c_eth0|c_rx|pr_FSM|Selector5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~11_combout\ = (!\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\) # (!\c_eth0|c_rx|pr_FSM|packet_hand~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\);

-- Location: LCCOMB_X13_Y9_N30
\c_eth0|c_rx|pr_FSM|SIZE_upper~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|SIZE_upper~2_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & (!\c_eth0|c_rx|pr_FSM|SIZE_lower~q\ & ((\c_eth0|c_rx|pr_FSM|Selector3~0_combout\) # (\c_eth0|c_rx|pr_FSM|SIZE_upper~q\)))) # 
-- (!\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & ((\c_eth0|c_rx|pr_FSM|Selector3~0_combout\) # ((\c_eth0|c_rx|pr_FSM|SIZE_upper~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datab => \c_eth0|c_rx|pr_FSM|Selector3~0_combout\,
	datac => \c_eth0|c_rx|pr_FSM|SIZE_upper~q\,
	datad => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth0|c_rx|pr_FSM|SIZE_upper~2_combout\);

-- Location: FF_X13_Y9_N31
\c_eth0|c_rx|pr_FSM|SIZE_upper\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|SIZE_upper~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|SIZE_upper~q\);

-- Location: LCCOMB_X13_Y9_N16
\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ = (!\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & ((\c_eth0|c_rx|pr_FSM|SIZE_upper~q\) # (!\c_eth0|c_rx|pr_FSM|Selector3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|SIZE_upper~q\,
	datab => \c_eth0|c_rx|pr_FSM|Selector3~0_combout\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\);

-- Location: LCCOMB_X13_Y9_N28
\c_eth0|c_rx|pr_FSM|cnt_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~5_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & !\c_eth0|c_rx|pr_FSM|SIZE_lower~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~5_combout\);

-- Location: LCCOMB_X14_Y9_N8
\c_eth0|c_rx|pr_FSM|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~0_combout\ = \c_eth0|c_rx|pr_FSM|cnt_addr\(0) $ (VCC)
-- \c_eth0|c_rx|pr_FSM|Add0~1\ = CARRY(\c_eth0|c_rx|pr_FSM|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|pr_FSM|Add0~0_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~1\);

-- Location: LCCOMB_X13_Y9_N6
\c_eth0|c_rx|pr_FSM|cnt_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~6_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~5_combout\) # ((\c_eth0|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth0|c_rx|pr_FSM|Add0~0_combout\ & \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr~5_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~0_combout\,
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~6_combout\);

-- Location: LCCOMB_X16_Y4_N10
\c_eth0|c_rx|decoder|new_mid~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~3_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|manchester_prev~q\ $ (\c_eth0|c_rx|f22|sync2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|f22|sync2~q\,
	combout => \c_eth0|c_rx|decoder|new_mid~3_combout\);

-- Location: LCCOMB_X18_Y7_N18
\c_eth0|c_rx|decoder|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|process_0~0_combout\ = \c_eth0|c_rx|decoder|manchester_prev~q\ $ (\c_eth0|c_rx|f22|sync2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datad => \c_eth0|c_rx|f22|sync2~q\,
	combout => \c_eth0|c_rx|decoder|process_0~0_combout\);

-- Location: LCCOMB_X16_Y7_N30
\c_eth0|c_rx|decoder|new_mid~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~6_combout\ = (\c_eth0|c_rx|decoder|Equal0~18_combout\ & (((\c_eth0|c_rx|decoder|new_mid\(0))))) # (!\c_eth0|c_rx|decoder|Equal0~18_combout\ & (\c_eth0|c_rx|decoder|process_0~0_combout\ & (\c_eth0|c_rx|decoder|new_mid\(0) $ 
-- (\c_eth0|c_rx|decoder|Equal1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|process_0~0_combout\,
	datab => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	datac => \c_eth0|c_rx|decoder|new_mid\(0),
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|new_mid~6_combout\);

-- Location: FF_X16_Y7_N31
\c_eth0|c_rx|decoder|new_mid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|new_mid~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|new_mid\(0));

-- Location: LCCOMB_X16_Y5_N4
\c_eth0|c_rx|decoder|new_mid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~4_combout\ = (\c_eth0|c_rx|decoder|new_mid~3_combout\ & (\c_eth0|c_rx|decoder|new_mid\(1) $ (((\c_eth0|c_rx|decoder|Equal1~9_combout\ & \c_eth0|c_rx|decoder|new_mid\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|new_mid~3_combout\,
	datab => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	datac => \c_eth0|c_rx|decoder|new_mid\(1),
	datad => \c_eth0|c_rx|decoder|new_mid\(0),
	combout => \c_eth0|c_rx|decoder|new_mid~4_combout\);

-- Location: LCCOMB_X16_Y7_N26
\c_eth0|c_rx|decoder|new_mid[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid[3]~5_combout\ = (\c_eth0|c_rx|decoder|timeout~q\) # (!\c_eth0|c_rx|decoder|Equal0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth0|c_rx|decoder|new_mid[3]~5_combout\);

-- Location: FF_X16_Y5_N5
\c_eth0|c_rx|decoder|new_mid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|new_mid~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|new_mid[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|new_mid\(1));

-- Location: LCCOMB_X16_Y5_N0
\c_eth0|c_rx|decoder|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Add0~0_combout\ = (\c_eth0|c_rx|decoder|new_mid\(1) & \c_eth0|c_rx|decoder|new_mid\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|new_mid\(1),
	datad => \c_eth0|c_rx|decoder|new_mid\(0),
	combout => \c_eth0|c_rx|decoder|Add0~0_combout\);

-- Location: LCCOMB_X16_Y5_N30
\c_eth0|c_rx|decoder|new_mid~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~7_combout\ = (\c_eth0|c_rx|decoder|new_mid~3_combout\ & (\c_eth0|c_rx|decoder|new_mid\(2) $ (((\c_eth0|c_rx|decoder|Add0~0_combout\ & \c_eth0|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|new_mid~3_combout\,
	datab => \c_eth0|c_rx|decoder|Add0~0_combout\,
	datac => \c_eth0|c_rx|decoder|new_mid\(2),
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|new_mid~7_combout\);

-- Location: FF_X16_Y5_N31
\c_eth0|c_rx|decoder|new_mid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|new_mid~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|new_mid[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|new_mid\(2));

-- Location: LCCOMB_X16_Y5_N2
\c_eth0|c_rx|decoder|mid_loc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_loc~1_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|new_mid\(2) $ (((\c_eth0|c_rx|decoder|Add0~0_combout\ & \c_eth0|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Add0~0_combout\,
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|new_mid\(2),
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|mid_loc~1_combout\);

-- Location: FF_X16_Y5_N3
\c_eth0|c_rx|decoder|mid_loc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_loc~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_loc\(2));

-- Location: LCCOMB_X16_Y5_N24
\c_eth0|c_rx|decoder|mid_loc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_loc~0_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|new_mid\(1) $ (((\c_eth0|c_rx|decoder|new_mid\(0) & \c_eth0|c_rx|decoder|Equal1~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|new_mid\(0),
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|new_mid\(1),
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|mid_loc~0_combout\);

-- Location: FF_X16_Y5_N25
\c_eth0|c_rx|decoder|mid_loc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_loc~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_loc\(1));

-- Location: LCCOMB_X14_Y7_N24
\c_eth0|c_rx|decoder|mid_count~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_count~0_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (!\c_eth0|c_rx|decoder|mid_count\(0) & \c_eth0|c_rx|decoder|LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|mid_count\(0),
	datad => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	combout => \c_eth0|c_rx|decoder|mid_count~0_combout\);

-- Location: LCCOMB_X16_Y7_N8
\c_eth0|c_rx|decoder|mid_count[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_count[3]~1_combout\ = (\c_eth0|c_rx|decoder|timeout~q\) # ((\c_eth0|c_rx|decoder|Equal0~18_combout\ & ((\c_eth0|c_rx|decoder|LessThan0~2_combout\) # (!\c_eth0|c_rx|decoder|process_0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|process_0~0_combout\,
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	datad => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	combout => \c_eth0|c_rx|decoder|mid_count[3]~1_combout\);

-- Location: FF_X14_Y7_N25
\c_eth0|c_rx|decoder|mid_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_count~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|mid_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_count\(0));

-- Location: LCCOMB_X14_Y7_N2
\c_eth0|c_rx|decoder|mid_count~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_count~2_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|LessThan0~2_combout\ & (\c_eth0|c_rx|decoder|mid_count\(1) $ (\c_eth0|c_rx|decoder|mid_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datab => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	datac => \c_eth0|c_rx|decoder|mid_count\(1),
	datad => \c_eth0|c_rx|decoder|mid_count\(0),
	combout => \c_eth0|c_rx|decoder|mid_count~2_combout\);

-- Location: FF_X14_Y7_N3
\c_eth0|c_rx|decoder|mid_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_count~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|mid_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_count\(1));

-- Location: LCCOMB_X16_Y7_N10
\c_eth0|c_rx|decoder|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|LessThan0~0_combout\ = (\c_eth0|c_rx|decoder|mid_loc\(2) & (\c_eth0|c_rx|decoder|mid_loc\(1) & (!\c_eth0|c_rx|decoder|mid_count\(1) & !\c_eth0|c_rx|decoder|mid_count\(0)))) # (!\c_eth0|c_rx|decoder|mid_loc\(2) & 
-- (((\c_eth0|c_rx|decoder|mid_loc\(1) & !\c_eth0|c_rx|decoder|mid_count\(0))) # (!\c_eth0|c_rx|decoder|mid_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|mid_loc\(2),
	datab => \c_eth0|c_rx|decoder|mid_loc\(1),
	datac => \c_eth0|c_rx|decoder|mid_count\(1),
	datad => \c_eth0|c_rx|decoder|mid_count\(0),
	combout => \c_eth0|c_rx|decoder|LessThan0~0_combout\);

-- Location: LCCOMB_X16_Y4_N6
\c_eth0|c_rx|decoder|new_mid~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~8_combout\ = (\c_eth0|c_rx|decoder|new_mid~2_combout\ & (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|manchester_prev~q\ $ (\c_eth0|c_rx|f22|sync2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datab => \c_eth0|c_rx|decoder|new_mid~2_combout\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|f22|sync2~q\,
	combout => \c_eth0|c_rx|decoder|new_mid~8_combout\);

-- Location: FF_X16_Y4_N7
\c_eth0|c_rx|decoder|new_mid[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|new_mid~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|new_mid[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|new_mid\(3));

-- Location: LCCOMB_X16_Y4_N0
\c_eth0|c_rx|decoder|new_mid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|new_mid~2_combout\ = \c_eth0|c_rx|decoder|new_mid\(3) $ (((\c_eth0|c_rx|decoder|Add0~0_combout\ & (\c_eth0|c_rx|decoder|new_mid\(2) & \c_eth0|c_rx|decoder|Equal1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|new_mid\(3),
	datab => \c_eth0|c_rx|decoder|Add0~0_combout\,
	datac => \c_eth0|c_rx|decoder|new_mid\(2),
	datad => \c_eth0|c_rx|decoder|Equal1~9_combout\,
	combout => \c_eth0|c_rx|decoder|new_mid~2_combout\);

-- Location: LCCOMB_X17_Y5_N26
\c_eth0|c_rx|decoder|mid_loc~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_loc~2_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|decoder|new_mid~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|new_mid~2_combout\,
	combout => \c_eth0|c_rx|decoder|mid_loc~2_combout\);

-- Location: FF_X17_Y5_N27
\c_eth0|c_rx|decoder|mid_loc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_loc~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|data_buf[45]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_loc\(3));

-- Location: LCCOMB_X17_Y7_N20
\c_eth0|c_rx|decoder|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Add2~0_combout\ = \c_eth0|c_rx|decoder|mid_count\(2) $ (((\c_eth0|c_rx|decoder|mid_count\(0) & \c_eth0|c_rx|decoder|mid_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|mid_count\(0),
	datac => \c_eth0|c_rx|decoder|mid_count\(1),
	datad => \c_eth0|c_rx|decoder|mid_count\(2),
	combout => \c_eth0|c_rx|decoder|Add2~0_combout\);

-- Location: LCCOMB_X17_Y7_N24
\c_eth0|c_rx|decoder|mid_count~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_count~3_combout\ = (!\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|LessThan0~2_combout\ & \c_eth0|c_rx|decoder|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	datad => \c_eth0|c_rx|decoder|Add2~0_combout\,
	combout => \c_eth0|c_rx|decoder|mid_count~3_combout\);

-- Location: FF_X17_Y7_N25
\c_eth0|c_rx|decoder|mid_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_count~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|mid_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_count\(2));

-- Location: LCCOMB_X16_Y7_N12
\c_eth0|c_rx|decoder|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|LessThan0~1_combout\ = (\c_eth0|c_rx|decoder|LessThan0~0_combout\ & ((\c_eth0|c_rx|decoder|mid_loc\(3) $ (\c_eth0|c_rx|decoder|mid_loc\(2))) # (!\c_eth0|c_rx|decoder|mid_count\(2)))) # (!\c_eth0|c_rx|decoder|LessThan0~0_combout\ & 
-- (!\c_eth0|c_rx|decoder|mid_count\(2) & (\c_eth0|c_rx|decoder|mid_loc\(3) $ (\c_eth0|c_rx|decoder|mid_loc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|LessThan0~0_combout\,
	datab => \c_eth0|c_rx|decoder|mid_loc\(3),
	datac => \c_eth0|c_rx|decoder|mid_loc\(2),
	datad => \c_eth0|c_rx|decoder|mid_count\(2),
	combout => \c_eth0|c_rx|decoder|LessThan0~1_combout\);

-- Location: LCCOMB_X17_Y7_N14
\c_eth0|c_rx|decoder|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|Add2~1_combout\ = \c_eth0|c_rx|decoder|mid_count\(3) $ (((\c_eth0|c_rx|decoder|mid_count\(0) & (\c_eth0|c_rx|decoder|mid_count\(1) & \c_eth0|c_rx|decoder|mid_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|mid_count\(0),
	datab => \c_eth0|c_rx|decoder|mid_count\(3),
	datac => \c_eth0|c_rx|decoder|mid_count\(1),
	datad => \c_eth0|c_rx|decoder|mid_count\(2),
	combout => \c_eth0|c_rx|decoder|Add2~1_combout\);

-- Location: LCCOMB_X17_Y7_N2
\c_eth0|c_rx|decoder|mid_count~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|mid_count~4_combout\ = (\c_eth0|c_rx|decoder|Add2~1_combout\ & (\c_eth0|c_rx|decoder|LessThan0~2_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|decoder|Add2~1_combout\,
	datac => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|decoder|mid_count~4_combout\);

-- Location: FF_X17_Y7_N3
\c_eth0|c_rx|decoder|mid_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|mid_count~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|decoder|mid_count[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|mid_count\(3));

-- Location: LCCOMB_X16_Y7_N22
\c_eth0|c_rx|decoder|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|LessThan0~2_combout\ = (\c_eth0|c_rx|decoder|LessThan0~1_combout\ & (((\c_eth0|c_rx|decoder|mid_loc\(3) & \c_eth0|c_rx|decoder|mid_loc\(2))) # (!\c_eth0|c_rx|decoder|mid_count\(3)))) # (!\c_eth0|c_rx|decoder|LessThan0~1_combout\ & 
-- (\c_eth0|c_rx|decoder|mid_loc\(3) & (\c_eth0|c_rx|decoder|mid_loc\(2) & !\c_eth0|c_rx|decoder|mid_count\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|LessThan0~1_combout\,
	datab => \c_eth0|c_rx|decoder|mid_loc\(3),
	datac => \c_eth0|c_rx|decoder|mid_loc\(2),
	datad => \c_eth0|c_rx|decoder|mid_count\(3),
	combout => \c_eth0|c_rx|decoder|LessThan0~2_combout\);

-- Location: LCCOMB_X18_Y7_N14
\c_eth0|c_rx|decoder|bit_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|bit_valid~0_combout\ = (\c_eth0|c_rx|decoder|Equal0~18_combout\ & ((\c_eth0|c_rx|decoder|LessThan0~2_combout\) # (\c_eth0|c_rx|decoder|manchester_prev~q\ $ (\c_eth0|c_rx|f22|sync2~q\)))) # (!\c_eth0|c_rx|decoder|Equal0~18_combout\ & 
-- (\c_eth0|c_rx|decoder|manchester_prev~q\ $ (((\c_eth0|c_rx|f22|sync2~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|Equal0~18_combout\,
	datab => \c_eth0|c_rx|decoder|manchester_prev~q\,
	datac => \c_eth0|c_rx|decoder|LessThan0~2_combout\,
	datad => \c_eth0|c_rx|f22|sync2~q\,
	combout => \c_eth0|c_rx|decoder|bit_valid~0_combout\);

-- Location: LCCOMB_X16_Y7_N0
\c_eth0|c_rx|decoder|bit_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|bit_valid~1_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0|c_rx|decoder|timeout~q\ & (\c_eth0|c_rx|decoder|bit_valid~q\)) # (!\c_eth0|c_rx|decoder|timeout~q\ & ((!\c_eth0|c_rx|decoder|bit_valid~0_combout\))))) # 
-- (!\c_reset_ctrl|r_resetn~q\ & (((\c_eth0|c_rx|decoder|bit_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0|c_rx|decoder|timeout~q\,
	datac => \c_eth0|c_rx|decoder|bit_valid~q\,
	datad => \c_eth0|c_rx|decoder|bit_valid~0_combout\,
	combout => \c_eth0|c_rx|decoder|bit_valid~1_combout\);

-- Location: FF_X16_Y7_N1
\c_eth0|c_rx|decoder|bit_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|bit_valid~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|bit_valid~q\);

-- Location: LCCOMB_X13_Y8_N12
\c_eth0|c_rx|sipo|cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|cnt[0]~4_combout\ = (\c_eth0|c_rx|sipo|cnt\(0) & (\c_eth0|c_rx|decoder|bit_valid~q\ $ (VCC))) # (!\c_eth0|c_rx|sipo|cnt\(0) & (\c_eth0|c_rx|decoder|bit_valid~q\ & VCC))
-- \c_eth0|c_rx|sipo|cnt[0]~5\ = CARRY((\c_eth0|c_rx|sipo|cnt\(0) & \c_eth0|c_rx|decoder|bit_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|cnt\(0),
	datab => \c_eth0|c_rx|decoder|bit_valid~q\,
	datad => VCC,
	combout => \c_eth0|c_rx|sipo|cnt[0]~4_combout\,
	cout => \c_eth0|c_rx|sipo|cnt[0]~5\);

-- Location: LCCOMB_X13_Y8_N20
\c_eth0|c_rx|sipo|current_state.SIPO_DATA~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\ = \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	combout => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\);

-- Location: FF_X13_Y8_N21
\c_eth0|c_rx|sipo|current_state.SIPO_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\);

-- Location: LCCOMB_X13_Y8_N6
\c_eth0|c_rx|sipo|next_state.SIPO_DATA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\ = (!\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\ & ((\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\) # (\c_eth0|c_rx|decoder|timeout~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datac => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\);

-- Location: FF_X13_Y8_N13
\c_eth0|c_rx|sipo|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|cnt[0]~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|cnt\(0));

-- Location: LCCOMB_X13_Y8_N14
\c_eth0|c_rx|sipo|cnt[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|cnt[1]~6_combout\ = (\c_eth0|c_rx|sipo|cnt\(1) & (!\c_eth0|c_rx|sipo|cnt[0]~5\)) # (!\c_eth0|c_rx|sipo|cnt\(1) & ((\c_eth0|c_rx|sipo|cnt[0]~5\) # (GND)))
-- \c_eth0|c_rx|sipo|cnt[1]~7\ = CARRY((!\c_eth0|c_rx|sipo|cnt[0]~5\) # (!\c_eth0|c_rx|sipo|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|sipo|cnt\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|sipo|cnt[0]~5\,
	combout => \c_eth0|c_rx|sipo|cnt[1]~6_combout\,
	cout => \c_eth0|c_rx|sipo|cnt[1]~7\);

-- Location: FF_X13_Y8_N15
\c_eth0|c_rx|sipo|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|cnt[1]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|cnt\(1));

-- Location: LCCOMB_X13_Y8_N16
\c_eth0|c_rx|sipo|cnt[2]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|cnt[2]~8_combout\ = (\c_eth0|c_rx|sipo|cnt\(2) & (\c_eth0|c_rx|sipo|cnt[1]~7\ $ (GND))) # (!\c_eth0|c_rx|sipo|cnt\(2) & (!\c_eth0|c_rx|sipo|cnt[1]~7\ & VCC))
-- \c_eth0|c_rx|sipo|cnt[2]~9\ = CARRY((\c_eth0|c_rx|sipo|cnt\(2) & !\c_eth0|c_rx|sipo|cnt[1]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|sipo|cnt\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|sipo|cnt[1]~7\,
	combout => \c_eth0|c_rx|sipo|cnt[2]~8_combout\,
	cout => \c_eth0|c_rx|sipo|cnt[2]~9\);

-- Location: FF_X13_Y8_N17
\c_eth0|c_rx|sipo|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|cnt[2]~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|cnt\(2));

-- Location: LCCOMB_X13_Y8_N18
\c_eth0|c_rx|sipo|cnt[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|cnt[3]~10_combout\ = \c_eth0|c_rx|sipo|cnt\(3) $ (\c_eth0|c_rx|sipo|cnt[2]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|sipo|cnt\(3),
	cin => \c_eth0|c_rx|sipo|cnt[2]~9\,
	combout => \c_eth0|c_rx|sipo|cnt[3]~10_combout\);

-- Location: FF_X13_Y8_N19
\c_eth0|c_rx|sipo|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|cnt[3]~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|cnt\(3));

-- Location: LCCOMB_X13_Y8_N10
\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ = (!\c_eth0|c_rx|sipo|cnt\(0) & (\c_eth0|c_rx|sipo|cnt\(3) & (!\c_eth0|c_rx|sipo|cnt\(1) & !\c_eth0|c_rx|sipo|cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|cnt\(0),
	datab => \c_eth0|c_rx|sipo|cnt\(3),
	datac => \c_eth0|c_rx|sipo|cnt\(1),
	datad => \c_eth0|c_rx|sipo|cnt\(2),
	combout => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\);

-- Location: LCCOMB_X13_Y9_N26
\c_eth0|c_rx|pr_FSM|cnt_addr[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\ = ((\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\ & !\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datac => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\);

-- Location: FF_X13_Y9_N7
\c_eth0|c_rx|pr_FSM|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_addr~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(0));

-- Location: LCCOMB_X14_Y9_N10
\c_eth0|c_rx|pr_FSM|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~2_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(1) & (!\c_eth0|c_rx|pr_FSM|Add0~1\)) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(1) & ((\c_eth0|c_rx|pr_FSM|Add0~1\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|Add0~3\ = CARRY((!\c_eth0|c_rx|pr_FSM|Add0~1\) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~1\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~2_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~3\);

-- Location: LCCOMB_X13_Y9_N20
\c_eth0|c_rx|pr_FSM|cnt_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~4_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & ((\c_eth0|c_rx|pr_FSM|Add0~2_combout\) # (!\c_eth0|c_rx|pr_FSM|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~2_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~4_combout\);

-- Location: FF_X13_Y9_N21
\c_eth0|c_rx|pr_FSM|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_addr~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(1));

-- Location: LCCOMB_X14_Y9_N12
\c_eth0|c_rx|pr_FSM|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~4_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(2) & (\c_eth0|c_rx|pr_FSM|Add0~3\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(2) & (!\c_eth0|c_rx|pr_FSM|Add0~3\ & VCC))
-- \c_eth0|c_rx|pr_FSM|Add0~5\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_addr\(2) & !\c_eth0|c_rx|pr_FSM|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~3\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~4_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~5\);

-- Location: LCCOMB_X13_Y9_N18
\c_eth0|c_rx|pr_FSM|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~29_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & (\c_eth0|c_rx|pr_FSM|Add0~4_combout\ & \c_eth0|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~4_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~29_combout\);

-- Location: FF_X13_Y9_N19
\c_eth0|c_rx|pr_FSM|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(2));

-- Location: LCCOMB_X13_Y9_N8
\c_eth0|c_rx|pr_FSM|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Equal2~2_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(0)) # ((\c_eth0|c_rx|pr_FSM|cnt_addr\(2)) # (\c_eth0|c_rx|pr_FSM|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(0),
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(2),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr\(1),
	combout => \c_eth0|c_rx|pr_FSM|Equal2~2_combout\);

-- Location: LCCOMB_X14_Y9_N20
\c_eth0|c_rx|pr_FSM|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~12_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(6) & (\c_eth0|c_rx|pr_FSM|Add0~11\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(6) & (!\c_eth0|c_rx|pr_FSM|Add0~11\ & VCC))
-- \c_eth0|c_rx|pr_FSM|Add0~13\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_addr\(6) & !\c_eth0|c_rx|pr_FSM|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~11\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~12_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~13\);

-- Location: LCCOMB_X14_Y9_N22
\c_eth0|c_rx|pr_FSM|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~14_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(7) & (!\c_eth0|c_rx|pr_FSM|Add0~13\)) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(7) & ((\c_eth0|c_rx|pr_FSM|Add0~13\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|Add0~15\ = CARRY((!\c_eth0|c_rx|pr_FSM|Add0~13\) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~13\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~14_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~15\);

-- Location: LCCOMB_X14_Y9_N4
\c_eth0|c_rx|pr_FSM|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~25_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & (\c_eth0|c_rx|pr_FSM|Add0~14_combout\ & \c_eth0|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~14_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~25_combout\);

-- Location: FF_X14_Y9_N5
\c_eth0|c_rx|pr_FSM|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(7));

-- Location: LCCOMB_X14_Y9_N24
\c_eth0|c_rx|pr_FSM|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~16_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(8) & (\c_eth0|c_rx|pr_FSM|Add0~15\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(8) & (!\c_eth0|c_rx|pr_FSM|Add0~15\ & VCC))
-- \c_eth0|c_rx|pr_FSM|Add0~17\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_addr\(8) & !\c_eth0|c_rx|pr_FSM|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~15\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~16_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~17\);

-- Location: LCCOMB_X14_Y9_N2
\c_eth0|c_rx|pr_FSM|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~24_combout\ = (\c_eth0|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & \c_eth0|c_rx|pr_FSM|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	datac => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Add0~16_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~24_combout\);

-- Location: FF_X14_Y9_N3
\c_eth0|c_rx|pr_FSM|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(8));

-- Location: LCCOMB_X14_Y9_N26
\c_eth0|c_rx|pr_FSM|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~18_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(9) & (!\c_eth0|c_rx|pr_FSM|Add0~17\)) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(9) & ((\c_eth0|c_rx|pr_FSM|Add0~17\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|Add0~19\ = CARRY((!\c_eth0|c_rx|pr_FSM|Add0~17\) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~17\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~18_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~19\);

-- Location: LCCOMB_X14_Y9_N0
\c_eth0|c_rx|pr_FSM|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~23_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & (\c_eth0|c_rx|pr_FSM|Add0~18_combout\ & \c_eth0|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~18_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~23_combout\);

-- Location: FF_X14_Y9_N1
\c_eth0|c_rx|pr_FSM|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(9));

-- Location: LCCOMB_X14_Y9_N28
\c_eth0|c_rx|pr_FSM|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~20_combout\ = \c_eth0|c_rx|pr_FSM|cnt_addr\(10) $ (!\c_eth0|c_rx|pr_FSM|Add0~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(10),
	cin => \c_eth0|c_rx|pr_FSM|Add0~19\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~20_combout\);

-- Location: LCCOMB_X13_Y9_N0
\c_eth0|c_rx|pr_FSM|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~22_combout\ = (\c_eth0|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & \c_eth0|c_rx|pr_FSM|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Add0~20_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~22_combout\);

-- Location: FF_X13_Y9_N1
\c_eth0|c_rx|pr_FSM|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(10));

-- Location: LCCOMB_X14_Y9_N6
\c_eth0|c_rx|pr_FSM|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Equal2~0_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(10)) # ((\c_eth0|c_rx|pr_FSM|cnt_addr\(8)) # ((\c_eth0|c_rx|pr_FSM|cnt_addr\(7)) # (\c_eth0|c_rx|pr_FSM|cnt_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(10),
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(8),
	datac => \c_eth0|c_rx|pr_FSM|cnt_addr\(7),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr\(9),
	combout => \c_eth0|c_rx|pr_FSM|Equal2~0_combout\);

-- Location: LCCOMB_X13_Y9_N12
\c_eth0|c_rx|pr_FSM|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Equal2~3_combout\ = (\c_eth0|c_rx|pr_FSM|Equal2~2_combout\) # ((\c_eth0|c_rx|pr_FSM|Equal2~1_combout\) # (\c_eth0|c_rx|pr_FSM|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|Equal2~2_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Equal2~1_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~0_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\);

-- Location: LCCOMB_X14_Y9_N14
\c_eth0|c_rx|pr_FSM|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~6_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(3) & (!\c_eth0|c_rx|pr_FSM|Add0~5\)) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(3) & ((\c_eth0|c_rx|pr_FSM|Add0~5\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|Add0~7\ = CARRY((!\c_eth0|c_rx|pr_FSM|Add0~5\) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~5\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~6_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~7\);

-- Location: LCCOMB_X13_Y9_N24
\c_eth0|c_rx|pr_FSM|cnt_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~3_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & ((\c_eth0|c_rx|pr_FSM|Add0~6_combout\) # (!\c_eth0|c_rx|pr_FSM|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~6_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~3_combout\);

-- Location: FF_X13_Y9_N25
\c_eth0|c_rx|pr_FSM|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_addr~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(3));

-- Location: LCCOMB_X14_Y9_N16
\c_eth0|c_rx|pr_FSM|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~8_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(4) & (\c_eth0|c_rx|pr_FSM|Add0~7\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(4) & (!\c_eth0|c_rx|pr_FSM|Add0~7\ & VCC))
-- \c_eth0|c_rx|pr_FSM|Add0~9\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_addr\(4) & !\c_eth0|c_rx|pr_FSM|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~7\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~8_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~9\);

-- Location: LCCOMB_X13_Y9_N14
\c_eth0|c_rx|pr_FSM|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~28_combout\ = (\c_eth0|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & \c_eth0|c_rx|pr_FSM|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Add0~8_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~28_combout\);

-- Location: FF_X13_Y9_N15
\c_eth0|c_rx|pr_FSM|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(4));

-- Location: LCCOMB_X14_Y9_N18
\c_eth0|c_rx|pr_FSM|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~10_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(5) & (!\c_eth0|c_rx|pr_FSM|Add0~9\)) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(5) & ((\c_eth0|c_rx|pr_FSM|Add0~9\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|Add0~11\ = CARRY((!\c_eth0|c_rx|pr_FSM|Add0~9\) # (!\c_eth0|c_rx|pr_FSM|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|Add0~9\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~10_combout\,
	cout => \c_eth0|c_rx|pr_FSM|Add0~11\);

-- Location: LCCOMB_X13_Y9_N4
\c_eth0|c_rx|pr_FSM|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~27_combout\ = (\c_eth0|c_rx|pr_FSM|Equal2~3_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & \c_eth0|c_rx|pr_FSM|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Add0~10_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~27_combout\);

-- Location: FF_X13_Y9_N5
\c_eth0|c_rx|pr_FSM|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(5));

-- Location: LCCOMB_X13_Y9_N2
\c_eth0|c_rx|pr_FSM|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Add0~26_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\ & (\c_eth0|c_rx|pr_FSM|Add0~12_combout\ & \c_eth0|c_rx|pr_FSM|Equal2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~1_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Add0~12_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~3_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Add0~26_combout\);

-- Location: FF_X13_Y9_N3
\c_eth0|c_rx|pr_FSM|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Add0~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_addr\(6));

-- Location: LCCOMB_X14_Y9_N30
\c_eth0|c_rx|pr_FSM|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Equal2~1_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr\(6)) # ((\c_eth0|c_rx|pr_FSM|cnt_addr\(3)) # ((\c_eth0|c_rx|pr_FSM|cnt_addr\(5)) # (\c_eth0|c_rx|pr_FSM|cnt_addr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_addr\(6),
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr\(3),
	datac => \c_eth0|c_rx|pr_FSM|cnt_addr\(5),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr\(4),
	combout => \c_eth0|c_rx|pr_FSM|Equal2~1_combout\);

-- Location: LCCOMB_X13_Y9_N10
\c_eth0|c_rx|pr_FSM|cnt_size~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\ = ((!\c_eth0|c_rx|pr_FSM|Equal2~1_combout\ & (!\c_eth0|c_rx|pr_FSM|Equal2~2_combout\ & !\c_eth0|c_rx|pr_FSM|Equal2~0_combout\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Equal2~1_combout\,
	datab => \c_eth0|c_rx|pr_FSM|Equal2~2_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Equal2~0_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\);

-- Location: LCCOMB_X12_Y9_N24
\c_eth0|c_rx|pr_FSM|cnt_size[7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\ = ((\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\ & (!\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\ & \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\);

-- Location: FF_X8_Y9_N1
\c_eth0|c_rx|pr_FSM|cnt_size[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[0]~16_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(0));

-- Location: LCCOMB_X8_Y9_N2
\c_eth0|c_rx|pr_FSM|cnt_size[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[1]~20_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth0|c_rx|pr_FSM|cnt_size[0]~17\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth0|c_rx|pr_FSM|cnt_size[0]~17\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[1]~21\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[0]~17\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[0]~17\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[1]~20_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[1]~21\);

-- Location: FF_X8_Y9_N3
\c_eth0|c_rx|pr_FSM|cnt_size[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[1]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(1));

-- Location: LCCOMB_X8_Y9_N4
\c_eth0|c_rx|pr_FSM|cnt_size[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[2]~22_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (\c_eth0|c_rx|pr_FSM|cnt_size[1]~21\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth0|c_rx|pr_FSM|cnt_size[1]~21\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[2]~23\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(2) & !\c_eth0|c_rx|pr_FSM|cnt_size[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[1]~21\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[2]~22_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[2]~23\);

-- Location: FF_X8_Y9_N5
\c_eth0|c_rx|pr_FSM|cnt_size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[2]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(2));

-- Location: LCCOMB_X8_Y9_N6
\c_eth0|c_rx|pr_FSM|cnt_size[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[3]~24_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth0|c_rx|pr_FSM|cnt_size[2]~23\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(3) & ((\c_eth0|c_rx|pr_FSM|cnt_size[2]~23\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[3]~25\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[2]~23\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[2]~23\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[3]~24_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[3]~25\);

-- Location: FF_X8_Y9_N7
\c_eth0|c_rx|pr_FSM|cnt_size[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[3]~24_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(3));

-- Location: LCCOMB_X8_Y9_N8
\c_eth0|c_rx|pr_FSM|cnt_size[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[4]~26_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(4) & (\c_eth0|c_rx|pr_FSM|cnt_size[3]~25\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(4) & (!\c_eth0|c_rx|pr_FSM|cnt_size[3]~25\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[4]~27\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(4) & !\c_eth0|c_rx|pr_FSM|cnt_size[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[3]~25\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[4]~26_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[4]~27\);

-- Location: FF_X8_Y9_N9
\c_eth0|c_rx|pr_FSM|cnt_size[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[4]~26_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(4));

-- Location: LCCOMB_X8_Y9_N10
\c_eth0|c_rx|pr_FSM|cnt_size[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[5]~28_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth0|c_rx|pr_FSM|cnt_size[4]~27\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(5) & ((\c_eth0|c_rx|pr_FSM|cnt_size[4]~27\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[5]~29\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[4]~27\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[4]~27\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[5]~28_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[5]~29\);

-- Location: FF_X8_Y9_N11
\c_eth0|c_rx|pr_FSM|cnt_size[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[5]~28_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(5));

-- Location: LCCOMB_X8_Y9_N12
\c_eth0|c_rx|pr_FSM|cnt_size[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[6]~30_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(6) & (\c_eth0|c_rx|pr_FSM|cnt_size[5]~29\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(6) & (!\c_eth0|c_rx|pr_FSM|cnt_size[5]~29\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[6]~31\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(6) & !\c_eth0|c_rx|pr_FSM|cnt_size[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[5]~29\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[6]~30_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[6]~31\);

-- Location: FF_X8_Y9_N13
\c_eth0|c_rx|pr_FSM|cnt_size[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[6]~30_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(6));

-- Location: LCCOMB_X8_Y9_N14
\c_eth0|c_rx|pr_FSM|cnt_size[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[7]~32_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth0|c_rx|pr_FSM|cnt_size[6]~31\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(7) & ((\c_eth0|c_rx|pr_FSM|cnt_size[6]~31\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[7]~33\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[6]~31\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[6]~31\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[7]~32_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[7]~33\);

-- Location: FF_X8_Y9_N15
\c_eth0|c_rx|pr_FSM|cnt_size[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[7]~32_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(7));

-- Location: LCCOMB_X8_Y9_N16
\c_eth0|c_rx|pr_FSM|cnt_size[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[8]~34_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(8) & (\c_eth0|c_rx|pr_FSM|cnt_size[7]~33\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(8) & (!\c_eth0|c_rx|pr_FSM|cnt_size[7]~33\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[8]~35\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(8) & !\c_eth0|c_rx|pr_FSM|cnt_size[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[7]~33\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[8]~34_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[8]~35\);

-- Location: FF_X8_Y9_N17
\c_eth0|c_rx|pr_FSM|cnt_size[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[8]~34_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(8));

-- Location: LCCOMB_X8_Y9_N18
\c_eth0|c_rx|pr_FSM|cnt_size[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[9]~36_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth0|c_rx|pr_FSM|cnt_size[8]~35\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(9) & ((\c_eth0|c_rx|pr_FSM|cnt_size[8]~35\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[9]~37\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[8]~35\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[8]~35\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[9]~36_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[9]~37\);

-- Location: FF_X8_Y9_N19
\c_eth0|c_rx|pr_FSM|cnt_size[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[9]~36_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(9));

-- Location: LCCOMB_X8_Y9_N20
\c_eth0|c_rx|pr_FSM|cnt_size[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[10]~38_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(10) & (\c_eth0|c_rx|pr_FSM|cnt_size[9]~37\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(10) & (!\c_eth0|c_rx|pr_FSM|cnt_size[9]~37\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[10]~39\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(10) & !\c_eth0|c_rx|pr_FSM|cnt_size[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(10),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[9]~37\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[10]~38_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[10]~39\);

-- Location: FF_X8_Y9_N21
\c_eth0|c_rx|pr_FSM|cnt_size[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[10]~38_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(10));

-- Location: LCCOMB_X10_Y7_N6
\c_eth0|c_rx|addr_reader|size_lat[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[0]~13_combout\ = \c_eth0|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth0|c_rx|addr_reader|size_lat[0]~14\ = CARRY(\c_eth0|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|addr_reader|size_lat[0]~13_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[0]~14\);

-- Location: LCCOMB_X10_Y7_N8
\c_eth0|c_rx|addr_reader|size_lat[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[1]~16_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth0|c_rx|addr_reader|size_lat[0]~14\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth0|c_rx|addr_reader|size_lat[0]~14\) # (GND)))
-- \c_eth0|c_rx|addr_reader|size_lat[1]~17\ = CARRY((!\c_eth0|c_rx|addr_reader|size_lat[0]~14\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[0]~14\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[1]~16_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[1]~17\);

-- Location: LCCOMB_X10_Y7_N10
\c_eth0|c_rx|addr_reader|size_lat[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[2]~18_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (\c_eth0|c_rx|addr_reader|size_lat[1]~17\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth0|c_rx|addr_reader|size_lat[1]~17\ & VCC))
-- \c_eth0|c_rx|addr_reader|size_lat[2]~19\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(2) & !\c_eth0|c_rx|addr_reader|size_lat[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[1]~17\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[2]~18_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[2]~19\);

-- Location: LCCOMB_X10_Y7_N12
\c_eth0|c_rx|addr_reader|size_lat[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[3]~20_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(3) & (\c_eth0|c_rx|addr_reader|size_lat[2]~19\ & VCC)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth0|c_rx|addr_reader|size_lat[2]~19\))
-- \c_eth0|c_rx|addr_reader|size_lat[3]~21\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size\(3) & !\c_eth0|c_rx|addr_reader|size_lat[2]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[2]~19\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[3]~20_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[3]~21\);

-- Location: LCCOMB_X10_Y7_N14
\c_eth0|c_rx|addr_reader|size_lat[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[4]~22_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(4) & ((GND) # (!\c_eth0|c_rx|addr_reader|size_lat[3]~21\))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(4) & (\c_eth0|c_rx|addr_reader|size_lat[3]~21\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|size_lat[4]~23\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(4)) # (!\c_eth0|c_rx|addr_reader|size_lat[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[3]~21\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[4]~22_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[4]~23\);

-- Location: LCCOMB_X10_Y7_N16
\c_eth0|c_rx|addr_reader|size_lat[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[5]~24_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(5) & (\c_eth0|c_rx|addr_reader|size_lat[4]~23\ & VCC)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth0|c_rx|addr_reader|size_lat[4]~23\))
-- \c_eth0|c_rx|addr_reader|size_lat[5]~25\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size\(5) & !\c_eth0|c_rx|addr_reader|size_lat[4]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[4]~23\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[5]~24_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[5]~25\);

-- Location: LCCOMB_X10_Y7_N18
\c_eth0|c_rx|addr_reader|size_lat[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[6]~26_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(6) & ((GND) # (!\c_eth0|c_rx|addr_reader|size_lat[5]~25\))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(6) & (\c_eth0|c_rx|addr_reader|size_lat[5]~25\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|size_lat[6]~27\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(6)) # (!\c_eth0|c_rx|addr_reader|size_lat[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[5]~25\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[6]~26_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[6]~27\);

-- Location: LCCOMB_X10_Y7_N20
\c_eth0|c_rx|addr_reader|size_lat[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[7]~28_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(7) & (\c_eth0|c_rx|addr_reader|size_lat[6]~27\ & VCC)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth0|c_rx|addr_reader|size_lat[6]~27\))
-- \c_eth0|c_rx|addr_reader|size_lat[7]~29\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size\(7) & !\c_eth0|c_rx|addr_reader|size_lat[6]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[6]~27\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[7]~28_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[7]~29\);

-- Location: LCCOMB_X10_Y7_N22
\c_eth0|c_rx|addr_reader|size_lat[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[8]~30_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(8) & ((GND) # (!\c_eth0|c_rx|addr_reader|size_lat[7]~29\))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(8) & (\c_eth0|c_rx|addr_reader|size_lat[7]~29\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|size_lat[8]~31\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(8)) # (!\c_eth0|c_rx|addr_reader|size_lat[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[7]~29\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[8]~30_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[8]~31\);

-- Location: LCCOMB_X10_Y7_N24
\c_eth0|c_rx|addr_reader|size_lat[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[9]~32_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(9) & (\c_eth0|c_rx|addr_reader|size_lat[8]~31\ & VCC)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth0|c_rx|addr_reader|size_lat[8]~31\))
-- \c_eth0|c_rx|addr_reader|size_lat[9]~33\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size\(9) & !\c_eth0|c_rx|addr_reader|size_lat[8]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|size_lat[8]~31\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[9]~32_combout\,
	cout => \c_eth0|c_rx|addr_reader|size_lat[9]~33\);

-- Location: LCCOMB_X10_Y7_N26
\c_eth0|c_rx|addr_reader|size_lat[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[10]~34_combout\ = \c_eth0|c_rx|pr_FSM|cnt_size\(10) $ (\c_eth0|c_rx|addr_reader|size_lat[9]~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(10),
	cin => \c_eth0|c_rx|addr_reader|size_lat[9]~33\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[10]~34_combout\);

-- Location: LCCOMB_X3_Y7_N2
\c_eth0|c_rx|addr_reader|size_lat~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat~15_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & ((\c_eth0|c_rx|crc|fcs_reg~q\) # ((\c_eth0|c_rx|addr_reader|cnt\(1) & !\c_eth0|c_rx|addr_reader|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|cnt\(1),
	datab => \c_eth0|c_rx|addr_reader|cnt\(0),
	datac => \c_eth0|c_rx|crc|fcs_reg~q\,
	datad => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth0|c_rx|addr_reader|size_lat~15_combout\);

-- Location: LCCOMB_X10_Y7_N4
\c_eth0|c_rx|addr_reader|size_lat[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\ = (\c_eth0|c_rx|addr_reader|size_lat~15_combout\) # ((\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth0|c_rx|addr_reader|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datac => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datad => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	combout => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\);

-- Location: FF_X10_Y7_N27
\c_eth0|c_rx|addr_reader|size_lat[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|size_lat[10]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(10));

-- Location: FF_X10_Y7_N25
\c_eth0|c_rx|addr_reader|size_lat[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|size_lat[9]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(9));

-- Location: FF_X7_Y7_N17
\c_eth0|c_rx|addr_reader|size_lat[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[8]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(8));

-- Location: FF_X7_Y7_N15
\c_eth0|c_rx|addr_reader|size_lat[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[7]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(7));

-- Location: FF_X7_Y7_N13
\c_eth0|c_rx|addr_reader|size_lat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[6]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(6));

-- Location: FF_X7_Y7_N11
\c_eth0|c_rx|addr_reader|size_lat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[5]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(5));

-- Location: FF_X7_Y7_N9
\c_eth0|c_rx|addr_reader|size_lat[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[4]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(4));

-- Location: FF_X7_Y7_N7
\c_eth0|c_rx|addr_reader|size_lat[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[3]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(3));

-- Location: FF_X7_Y7_N27
\c_eth0|c_rx|addr_reader|size_lat[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[2]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(2));

-- Location: FF_X7_Y7_N25
\c_eth0|c_rx|addr_reader|size_lat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[1]~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(1));

-- Location: LCCOMB_X7_Y7_N4
\c_eth0|c_rx|addr_reader|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~0_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(2) & (\c_eth0|c_rx|addr_reader|size_lat\(1) $ (VCC))) # (!\c_eth0|c_rx|addr_reader|size_lat\(2) & (\c_eth0|c_rx|addr_reader|size_lat\(1) & VCC))
-- \c_eth0|c_rx|addr_reader|Add1~1\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(2) & \c_eth0|c_rx|addr_reader|size_lat\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(2),
	datab => \c_eth0|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	combout => \c_eth0|c_rx|addr_reader|Add1~0_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~1\);

-- Location: LCCOMB_X7_Y7_N6
\c_eth0|c_rx|addr_reader|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~2_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(3) & (\c_eth0|c_rx|addr_reader|Add1~1\ & VCC)) # (!\c_eth0|c_rx|addr_reader|size_lat\(3) & (!\c_eth0|c_rx|addr_reader|Add1~1\))
-- \c_eth0|c_rx|addr_reader|Add1~3\ = CARRY((!\c_eth0|c_rx|addr_reader|size_lat\(3) & !\c_eth0|c_rx|addr_reader|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~1\,
	combout => \c_eth0|c_rx|addr_reader|Add1~2_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~3\);

-- Location: LCCOMB_X7_Y7_N8
\c_eth0|c_rx|addr_reader|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~4_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(4) & (\c_eth0|c_rx|addr_reader|Add1~3\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|size_lat\(4) & (!\c_eth0|c_rx|addr_reader|Add1~3\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add1~5\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(4) & !\c_eth0|c_rx|addr_reader|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|size_lat\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~3\,
	combout => \c_eth0|c_rx|addr_reader|Add1~4_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~5\);

-- Location: LCCOMB_X7_Y7_N10
\c_eth0|c_rx|addr_reader|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~6_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(5) & (!\c_eth0|c_rx|addr_reader|Add1~5\)) # (!\c_eth0|c_rx|addr_reader|size_lat\(5) & ((\c_eth0|c_rx|addr_reader|Add1~5\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add1~7\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~5\) # (!\c_eth0|c_rx|addr_reader|size_lat\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~5\,
	combout => \c_eth0|c_rx|addr_reader|Add1~6_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~7\);

-- Location: LCCOMB_X7_Y7_N12
\c_eth0|c_rx|addr_reader|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~8_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(6) & (\c_eth0|c_rx|addr_reader|Add1~7\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|size_lat\(6) & (!\c_eth0|c_rx|addr_reader|Add1~7\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add1~9\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(6) & !\c_eth0|c_rx|addr_reader|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~7\,
	combout => \c_eth0|c_rx|addr_reader|Add1~8_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~9\);

-- Location: LCCOMB_X7_Y7_N14
\c_eth0|c_rx|addr_reader|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~10_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(7) & (!\c_eth0|c_rx|addr_reader|Add1~9\)) # (!\c_eth0|c_rx|addr_reader|size_lat\(7) & ((\c_eth0|c_rx|addr_reader|Add1~9\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add1~11\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~9\) # (!\c_eth0|c_rx|addr_reader|size_lat\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|size_lat\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~9\,
	combout => \c_eth0|c_rx|addr_reader|Add1~10_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~11\);

-- Location: LCCOMB_X7_Y7_N16
\c_eth0|c_rx|addr_reader|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~12_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(8) & (\c_eth0|c_rx|addr_reader|Add1~11\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|size_lat\(8) & (!\c_eth0|c_rx|addr_reader|Add1~11\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add1~13\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(8) & !\c_eth0|c_rx|addr_reader|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|size_lat\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~11\,
	combout => \c_eth0|c_rx|addr_reader|Add1~12_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~13\);

-- Location: LCCOMB_X7_Y7_N18
\c_eth0|c_rx|addr_reader|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~14_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(9) & (!\c_eth0|c_rx|addr_reader|Add1~13\)) # (!\c_eth0|c_rx|addr_reader|size_lat\(9) & ((\c_eth0|c_rx|addr_reader|Add1~13\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add1~15\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~13\) # (!\c_eth0|c_rx|addr_reader|size_lat\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add1~13\,
	combout => \c_eth0|c_rx|addr_reader|Add1~14_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add1~15\);

-- Location: LCCOMB_X7_Y7_N20
\c_eth0|c_rx|addr_reader|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add1~16_combout\ = \c_eth0|c_rx|addr_reader|size_lat\(10) $ (!\c_eth0|c_rx|addr_reader|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(10),
	cin => \c_eth0|c_rx|addr_reader|Add1~15\,
	combout => \c_eth0|c_rx|addr_reader|Add1~16_combout\);

-- Location: FF_X8_Y7_N9
\c_eth0|c_rx|addr_reader|size_lat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|size_lat[0]~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|addr_reader|size_lat[4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|size_lat\(0));

-- Location: LCCOMB_X8_Y7_N10
\c_eth0|c_rx|addr_reader|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~0_combout\ = \c_eth0|c_rx|addr_reader|size_lat\(0) $ (VCC)
-- \c_eth0|c_rx|addr_reader|Add3~1\ = CARRY(\c_eth0|c_rx|addr_reader|size_lat\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|size_lat\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|addr_reader|Add3~0_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~1\);

-- Location: LCCOMB_X8_Y7_N12
\c_eth0|c_rx|addr_reader|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~2_combout\ = (\c_eth0|c_rx|addr_reader|size_lat\(1) & (!\c_eth0|c_rx|addr_reader|Add3~1\)) # (!\c_eth0|c_rx|addr_reader|size_lat\(1) & (\c_eth0|c_rx|addr_reader|Add3~1\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add3~3\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(1) & !\c_eth0|c_rx|addr_reader|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~1\,
	combout => \c_eth0|c_rx|addr_reader|Add3~2_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~3\);

-- Location: LCCOMB_X8_Y7_N14
\c_eth0|c_rx|addr_reader|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~4_combout\ = (\c_eth0|c_rx|addr_reader|Add1~0_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add3~3\))) # (!\c_eth0|c_rx|addr_reader|Add1~0_combout\ & (\c_eth0|c_rx|addr_reader|Add3~3\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add3~5\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~0_combout\) # (!\c_eth0|c_rx|addr_reader|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~0_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~3\,
	combout => \c_eth0|c_rx|addr_reader|Add3~4_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~5\);

-- Location: LCCOMB_X8_Y7_N16
\c_eth0|c_rx|addr_reader|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~6_combout\ = (\c_eth0|c_rx|addr_reader|Add1~2_combout\ & (\c_eth0|c_rx|addr_reader|Add3~5\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~2_combout\ & (!\c_eth0|c_rx|addr_reader|Add3~5\))
-- \c_eth0|c_rx|addr_reader|Add3~7\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~2_combout\ & !\c_eth0|c_rx|addr_reader|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~2_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~5\,
	combout => \c_eth0|c_rx|addr_reader|Add3~6_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~7\);

-- Location: LCCOMB_X8_Y7_N18
\c_eth0|c_rx|addr_reader|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~8_combout\ = (\c_eth0|c_rx|addr_reader|Add1~4_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add3~7\))) # (!\c_eth0|c_rx|addr_reader|Add1~4_combout\ & (\c_eth0|c_rx|addr_reader|Add3~7\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add3~9\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~4_combout\) # (!\c_eth0|c_rx|addr_reader|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~4_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~7\,
	combout => \c_eth0|c_rx|addr_reader|Add3~8_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~9\);

-- Location: LCCOMB_X8_Y7_N20
\c_eth0|c_rx|addr_reader|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~10_combout\ = (\c_eth0|c_rx|addr_reader|Add1~6_combout\ & (\c_eth0|c_rx|addr_reader|Add3~9\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~6_combout\ & (!\c_eth0|c_rx|addr_reader|Add3~9\))
-- \c_eth0|c_rx|addr_reader|Add3~11\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~6_combout\ & !\c_eth0|c_rx|addr_reader|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~6_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~9\,
	combout => \c_eth0|c_rx|addr_reader|Add3~10_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~11\);

-- Location: LCCOMB_X8_Y7_N22
\c_eth0|c_rx|addr_reader|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~12_combout\ = (\c_eth0|c_rx|addr_reader|Add1~8_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add3~11\))) # (!\c_eth0|c_rx|addr_reader|Add1~8_combout\ & (\c_eth0|c_rx|addr_reader|Add3~11\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add3~13\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~8_combout\) # (!\c_eth0|c_rx|addr_reader|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~8_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~11\,
	combout => \c_eth0|c_rx|addr_reader|Add3~12_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~13\);

-- Location: LCCOMB_X8_Y7_N24
\c_eth0|c_rx|addr_reader|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~14_combout\ = (\c_eth0|c_rx|addr_reader|Add1~10_combout\ & (\c_eth0|c_rx|addr_reader|Add3~13\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~10_combout\ & (!\c_eth0|c_rx|addr_reader|Add3~13\))
-- \c_eth0|c_rx|addr_reader|Add3~15\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~10_combout\ & !\c_eth0|c_rx|addr_reader|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~10_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~13\,
	combout => \c_eth0|c_rx|addr_reader|Add3~14_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~15\);

-- Location: LCCOMB_X8_Y7_N26
\c_eth0|c_rx|addr_reader|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~16_combout\ = (\c_eth0|c_rx|addr_reader|Add1~12_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add3~15\))) # (!\c_eth0|c_rx|addr_reader|Add1~12_combout\ & (\c_eth0|c_rx|addr_reader|Add3~15\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add3~17\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~12_combout\) # (!\c_eth0|c_rx|addr_reader|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~12_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~15\,
	combout => \c_eth0|c_rx|addr_reader|Add3~16_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~17\);

-- Location: LCCOMB_X8_Y7_N28
\c_eth0|c_rx|addr_reader|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~18_combout\ = (\c_eth0|c_rx|addr_reader|Add1~14_combout\ & (\c_eth0|c_rx|addr_reader|Add3~17\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~14_combout\ & (!\c_eth0|c_rx|addr_reader|Add3~17\))
-- \c_eth0|c_rx|addr_reader|Add3~19\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~14_combout\ & !\c_eth0|c_rx|addr_reader|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~14_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add3~17\,
	combout => \c_eth0|c_rx|addr_reader|Add3~18_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add3~19\);

-- Location: LCCOMB_X8_Y7_N30
\c_eth0|c_rx|addr_reader|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add3~20_combout\ = \c_eth0|c_rx|addr_reader|Add3~19\ $ (\c_eth0|c_rx|addr_reader|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|addr_reader|Add1~16_combout\,
	cin => \c_eth0|c_rx|addr_reader|Add3~19\,
	combout => \c_eth0|c_rx|addr_reader|Add3~20_combout\);

-- Location: LCCOMB_X9_Y7_N8
\c_eth0|c_rx|addr_reader|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~1_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add3~0_combout\ & !\c_eth0|c_rx|addr_reader|addr_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add3~0_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	datad => VCC,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~1_cout\);

-- Location: LCCOMB_X9_Y7_N10
\c_eth0|c_rx|addr_reader|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~3_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add3~2_combout\ & (!\c_eth0|c_rx|addr_reader|addr_reg\(1) & !\c_eth0|c_rx|addr_reader|LessThan1~1_cout\)) # (!\c_eth0|c_rx|addr_reader|Add3~2_combout\ & 
-- ((!\c_eth0|c_rx|addr_reader|LessThan1~1_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add3~2_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~1_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~3_cout\);

-- Location: LCCOMB_X9_Y7_N12
\c_eth0|c_rx|addr_reader|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~5_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add3~4_combout\ & ((!\c_eth0|c_rx|addr_reader|LessThan1~3_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(2)))) # (!\c_eth0|c_rx|addr_reader|Add3~4_combout\ & 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(2) & !\c_eth0|c_rx|addr_reader|LessThan1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add3~4_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~3_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~5_cout\);

-- Location: LCCOMB_X9_Y7_N14
\c_eth0|c_rx|addr_reader|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~7_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add3~6_combout\ & (!\c_eth0|c_rx|addr_reader|addr_reg\(3) & !\c_eth0|c_rx|addr_reader|LessThan1~5_cout\)) # (!\c_eth0|c_rx|addr_reader|Add3~6_combout\ & 
-- ((!\c_eth0|c_rx|addr_reader|LessThan1~5_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add3~6_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~5_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~7_cout\);

-- Location: LCCOMB_X9_Y7_N16
\c_eth0|c_rx|addr_reader|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~9_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(4) & (\c_eth0|c_rx|addr_reader|Add3~8_combout\ & !\c_eth0|c_rx|addr_reader|LessThan1~7_cout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(4) & 
-- ((\c_eth0|c_rx|addr_reader|Add3~8_combout\) # (!\c_eth0|c_rx|addr_reader|LessThan1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth0|c_rx|addr_reader|Add3~8_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~7_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~9_cout\);

-- Location: LCCOMB_X9_Y7_N18
\c_eth0|c_rx|addr_reader|LessThan1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~11_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(5) & ((!\c_eth0|c_rx|addr_reader|LessThan1~9_cout\) # (!\c_eth0|c_rx|addr_reader|Add3~10_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(5) & 
-- (!\c_eth0|c_rx|addr_reader|Add3~10_combout\ & !\c_eth0|c_rx|addr_reader|LessThan1~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datab => \c_eth0|c_rx|addr_reader|Add3~10_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~9_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~11_cout\);

-- Location: LCCOMB_X9_Y7_N20
\c_eth0|c_rx|addr_reader|LessThan1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~13_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(6) & (\c_eth0|c_rx|addr_reader|Add3~12_combout\ & !\c_eth0|c_rx|addr_reader|LessThan1~11_cout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(6) & 
-- ((\c_eth0|c_rx|addr_reader|Add3~12_combout\) # (!\c_eth0|c_rx|addr_reader|LessThan1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	datab => \c_eth0|c_rx|addr_reader|Add3~12_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~11_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~13_cout\);

-- Location: LCCOMB_X9_Y7_N22
\c_eth0|c_rx|addr_reader|LessThan1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~15_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(7) & ((!\c_eth0|c_rx|addr_reader|LessThan1~13_cout\) # (!\c_eth0|c_rx|addr_reader|Add3~14_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(7) & 
-- (!\c_eth0|c_rx|addr_reader|Add3~14_combout\ & !\c_eth0|c_rx|addr_reader|LessThan1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	datab => \c_eth0|c_rx|addr_reader|Add3~14_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~13_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~15_cout\);

-- Location: LCCOMB_X9_Y7_N24
\c_eth0|c_rx|addr_reader|LessThan1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~17_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add3~16_combout\ & ((!\c_eth0|c_rx|addr_reader|LessThan1~15_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(8)))) # (!\c_eth0|c_rx|addr_reader|Add3~16_combout\ & 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(8) & !\c_eth0|c_rx|addr_reader|LessThan1~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add3~16_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~15_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~17_cout\);

-- Location: LCCOMB_X9_Y7_N26
\c_eth0|c_rx|addr_reader|LessThan1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~19_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(9) & ((!\c_eth0|c_rx|addr_reader|LessThan1~17_cout\) # (!\c_eth0|c_rx|addr_reader|Add3~18_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(9) & 
-- (!\c_eth0|c_rx|addr_reader|Add3~18_combout\ & !\c_eth0|c_rx|addr_reader|LessThan1~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datab => \c_eth0|c_rx|addr_reader|Add3~18_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~17_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan1~19_cout\);

-- Location: LCCOMB_X9_Y7_N28
\c_eth0|c_rx|addr_reader|LessThan1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan1~20_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(10) & (!\c_eth0|c_rx|addr_reader|LessThan1~19_cout\ & \c_eth0|c_rx|addr_reader|Add3~20_combout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(10) & 
-- ((\c_eth0|c_rx|addr_reader|Add3~20_combout\) # (!\c_eth0|c_rx|addr_reader|LessThan1~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	datad => \c_eth0|c_rx|addr_reader|Add3~20_combout\,
	cin => \c_eth0|c_rx|addr_reader|LessThan1~19_cout\,
	combout => \c_eth0|c_rx|addr_reader|LessThan1~20_combout\);

-- Location: LCCOMB_X6_Y7_N12
\c_eth0|c_rx|addr_reader|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~1_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~0_combout\ & !\c_eth0|c_rx|addr_reader|size_lat\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~0_combout\,
	datab => \c_eth0|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	cout => \c_eth0|c_rx|addr_reader|Add2~1_cout\);

-- Location: LCCOMB_X6_Y7_N14
\c_eth0|c_rx|addr_reader|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~2_combout\ = (\c_eth0|c_rx|addr_reader|Add1~2_combout\ & (\c_eth0|c_rx|addr_reader|Add2~1_cout\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~2_combout\ & (!\c_eth0|c_rx|addr_reader|Add2~1_cout\))
-- \c_eth0|c_rx|addr_reader|Add2~3\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~2_combout\ & !\c_eth0|c_rx|addr_reader|Add2~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~2_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~1_cout\,
	combout => \c_eth0|c_rx|addr_reader|Add2~2_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~3\);

-- Location: LCCOMB_X6_Y7_N16
\c_eth0|c_rx|addr_reader|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~4_combout\ = (\c_eth0|c_rx|addr_reader|Add1~4_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add2~3\))) # (!\c_eth0|c_rx|addr_reader|Add1~4_combout\ & (\c_eth0|c_rx|addr_reader|Add2~3\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add2~5\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~4_combout\) # (!\c_eth0|c_rx|addr_reader|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~4_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~3\,
	combout => \c_eth0|c_rx|addr_reader|Add2~4_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~5\);

-- Location: LCCOMB_X6_Y7_N18
\c_eth0|c_rx|addr_reader|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~6_combout\ = (\c_eth0|c_rx|addr_reader|Add1~6_combout\ & (\c_eth0|c_rx|addr_reader|Add2~5\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~6_combout\ & (!\c_eth0|c_rx|addr_reader|Add2~5\))
-- \c_eth0|c_rx|addr_reader|Add2~7\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~6_combout\ & !\c_eth0|c_rx|addr_reader|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~6_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~5\,
	combout => \c_eth0|c_rx|addr_reader|Add2~6_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~7\);

-- Location: LCCOMB_X6_Y7_N20
\c_eth0|c_rx|addr_reader|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~8_combout\ = (\c_eth0|c_rx|addr_reader|Add1~8_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add2~7\))) # (!\c_eth0|c_rx|addr_reader|Add1~8_combout\ & (\c_eth0|c_rx|addr_reader|Add2~7\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add2~9\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~8_combout\) # (!\c_eth0|c_rx|addr_reader|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~8_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~7\,
	combout => \c_eth0|c_rx|addr_reader|Add2~8_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~9\);

-- Location: LCCOMB_X6_Y7_N22
\c_eth0|c_rx|addr_reader|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~10_combout\ = (\c_eth0|c_rx|addr_reader|Add1~10_combout\ & (\c_eth0|c_rx|addr_reader|Add2~9\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~10_combout\ & (!\c_eth0|c_rx|addr_reader|Add2~9\))
-- \c_eth0|c_rx|addr_reader|Add2~11\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~10_combout\ & !\c_eth0|c_rx|addr_reader|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~10_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~9\,
	combout => \c_eth0|c_rx|addr_reader|Add2~10_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~11\);

-- Location: LCCOMB_X6_Y7_N24
\c_eth0|c_rx|addr_reader|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~12_combout\ = (\c_eth0|c_rx|addr_reader|Add1~12_combout\ & ((GND) # (!\c_eth0|c_rx|addr_reader|Add2~11\))) # (!\c_eth0|c_rx|addr_reader|Add1~12_combout\ & (\c_eth0|c_rx|addr_reader|Add2~11\ $ (GND)))
-- \c_eth0|c_rx|addr_reader|Add2~13\ = CARRY((\c_eth0|c_rx|addr_reader|Add1~12_combout\) # (!\c_eth0|c_rx|addr_reader|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~12_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~11\,
	combout => \c_eth0|c_rx|addr_reader|Add2~12_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~13\);

-- Location: LCCOMB_X6_Y7_N26
\c_eth0|c_rx|addr_reader|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~14_combout\ = (\c_eth0|c_rx|addr_reader|Add1~14_combout\ & (\c_eth0|c_rx|addr_reader|Add2~13\ & VCC)) # (!\c_eth0|c_rx|addr_reader|Add1~14_combout\ & (!\c_eth0|c_rx|addr_reader|Add2~13\))
-- \c_eth0|c_rx|addr_reader|Add2~15\ = CARRY((!\c_eth0|c_rx|addr_reader|Add1~14_combout\ & !\c_eth0|c_rx|addr_reader|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Add1~14_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add2~13\,
	combout => \c_eth0|c_rx|addr_reader|Add2~14_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add2~15\);

-- Location: LCCOMB_X6_Y7_N28
\c_eth0|c_rx|addr_reader|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add2~16_combout\ = \c_eth0|c_rx|addr_reader|Add1~16_combout\ $ (\c_eth0|c_rx|addr_reader|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add1~16_combout\,
	cin => \c_eth0|c_rx|addr_reader|Add2~15\,
	combout => \c_eth0|c_rx|addr_reader|Add2~16_combout\);

-- Location: LCCOMB_X5_Y7_N2
\c_eth0|c_rx|addr_reader|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~1_cout\ = CARRY((!\c_eth0|c_rx|addr_reader|addr_reg\(0) & \c_eth0|c_rx|addr_reader|size_lat\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	datab => \c_eth0|c_rx|addr_reader|size_lat\(0),
	datad => VCC,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~1_cout\);

-- Location: LCCOMB_X5_Y7_N4
\c_eth0|c_rx|addr_reader|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~3_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(1) & (!\c_eth0|c_rx|addr_reader|size_lat\(1) & !\c_eth0|c_rx|addr_reader|LessThan0~1_cout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(1) & 
-- ((!\c_eth0|c_rx|addr_reader|LessThan0~1_cout\) # (!\c_eth0|c_rx|addr_reader|size_lat\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	datab => \c_eth0|c_rx|addr_reader|size_lat\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~1_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~3_cout\);

-- Location: LCCOMB_X5_Y7_N6
\c_eth0|c_rx|addr_reader|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~5_cout\ = CARRY((\c_eth0|c_rx|addr_reader|size_lat\(2) & (!\c_eth0|c_rx|addr_reader|addr_reg\(2) & !\c_eth0|c_rx|addr_reader|LessThan0~3_cout\)) # (!\c_eth0|c_rx|addr_reader|size_lat\(2) & 
-- ((!\c_eth0|c_rx|addr_reader|LessThan0~3_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat\(2),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~3_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~5_cout\);

-- Location: LCCOMB_X5_Y7_N8
\c_eth0|c_rx|addr_reader|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~7_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(3) & (!\c_eth0|c_rx|addr_reader|Add2~2_combout\ & !\c_eth0|c_rx|addr_reader|LessThan0~5_cout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(3) & 
-- ((!\c_eth0|c_rx|addr_reader|LessThan0~5_cout\) # (!\c_eth0|c_rx|addr_reader|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datab => \c_eth0|c_rx|addr_reader|Add2~2_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~5_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~7_cout\);

-- Location: LCCOMB_X5_Y7_N10
\c_eth0|c_rx|addr_reader|LessThan0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~9_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(4) & (\c_eth0|c_rx|addr_reader|Add2~4_combout\ & !\c_eth0|c_rx|addr_reader|LessThan0~7_cout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(4) & 
-- ((\c_eth0|c_rx|addr_reader|Add2~4_combout\) # (!\c_eth0|c_rx|addr_reader|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth0|c_rx|addr_reader|Add2~4_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~7_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~9_cout\);

-- Location: LCCOMB_X5_Y7_N12
\c_eth0|c_rx|addr_reader|LessThan0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~11_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(5) & ((!\c_eth0|c_rx|addr_reader|LessThan0~9_cout\) # (!\c_eth0|c_rx|addr_reader|Add2~6_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(5) & 
-- (!\c_eth0|c_rx|addr_reader|Add2~6_combout\ & !\c_eth0|c_rx|addr_reader|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datab => \c_eth0|c_rx|addr_reader|Add2~6_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~9_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~11_cout\);

-- Location: LCCOMB_X5_Y7_N14
\c_eth0|c_rx|addr_reader|LessThan0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~13_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add2~8_combout\ & ((!\c_eth0|c_rx|addr_reader|LessThan0~11_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(6)))) # (!\c_eth0|c_rx|addr_reader|Add2~8_combout\ & 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(6) & !\c_eth0|c_rx|addr_reader|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add2~8_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~11_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~13_cout\);

-- Location: LCCOMB_X5_Y7_N16
\c_eth0|c_rx|addr_reader|LessThan0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~15_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(7) & ((!\c_eth0|c_rx|addr_reader|LessThan0~13_cout\) # (!\c_eth0|c_rx|addr_reader|Add2~10_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(7) & 
-- (!\c_eth0|c_rx|addr_reader|Add2~10_combout\ & !\c_eth0|c_rx|addr_reader|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	datab => \c_eth0|c_rx|addr_reader|Add2~10_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~13_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~15_cout\);

-- Location: LCCOMB_X5_Y7_N18
\c_eth0|c_rx|addr_reader|LessThan0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~17_cout\ = CARRY((\c_eth0|c_rx|addr_reader|Add2~12_combout\ & ((!\c_eth0|c_rx|addr_reader|LessThan0~15_cout\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(8)))) # (!\c_eth0|c_rx|addr_reader|Add2~12_combout\ & 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(8) & !\c_eth0|c_rx|addr_reader|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add2~12_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~15_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~17_cout\);

-- Location: LCCOMB_X5_Y7_N20
\c_eth0|c_rx|addr_reader|LessThan0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~19_cout\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(9) & ((!\c_eth0|c_rx|addr_reader|LessThan0~17_cout\) # (!\c_eth0|c_rx|addr_reader|Add2~14_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(9) & 
-- (!\c_eth0|c_rx|addr_reader|Add2~14_combout\ & !\c_eth0|c_rx|addr_reader|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datab => \c_eth0|c_rx|addr_reader|Add2~14_combout\,
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~17_cout\,
	cout => \c_eth0|c_rx|addr_reader|LessThan0~19_cout\);

-- Location: LCCOMB_X5_Y7_N22
\c_eth0|c_rx|addr_reader|LessThan0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|LessThan0~20_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(10) & (!\c_eth0|c_rx|addr_reader|LessThan0~19_cout\ & \c_eth0|c_rx|addr_reader|Add2~16_combout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(10) & 
-- ((\c_eth0|c_rx|addr_reader|Add2~16_combout\) # (!\c_eth0|c_rx|addr_reader|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	datad => \c_eth0|c_rx|addr_reader|Add2~16_combout\,
	cin => \c_eth0|c_rx|addr_reader|LessThan0~19_cout\,
	combout => \c_eth0|c_rx|addr_reader|LessThan0~20_combout\);

-- Location: LCCOMB_X6_Y7_N2
\c_eth0|c_rx|addr_reader|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~5_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(9) & (\c_eth0|c_rx|addr_reader|Add2~14_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth0|c_rx|addr_reader|Add2~12_combout\)))) # 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(9) & (!\c_eth0|c_rx|addr_reader|Add2~14_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth0|c_rx|addr_reader|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datac => \c_eth0|c_rx|addr_reader|Add2~14_combout\,
	datad => \c_eth0|c_rx|addr_reader|Add2~12_combout\,
	combout => \c_eth0|c_rx|addr_reader|Equal0~5_combout\);

-- Location: LCCOMB_X6_Y7_N6
\c_eth0|c_rx|addr_reader|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~6_combout\ = (\c_eth0|c_rx|addr_reader|Equal0~5_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg\(10) $ (!\c_eth0|c_rx|addr_reader|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Equal0~5_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	datad => \c_eth0|c_rx|addr_reader|Add2~16_combout\,
	combout => \c_eth0|c_rx|addr_reader|Equal0~6_combout\);

-- Location: LCCOMB_X4_Y7_N12
\c_eth0|c_rx|addr_reader|addr_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~19_combout\ = (\c_eth0|c_rx|addr_reader|LessThan1~20_combout\) # ((\c_eth0|c_rx|addr_reader|LessThan0~20_combout\) # ((\c_eth0|c_rx|addr_reader|Equal0~4_combout\ & \c_eth0|c_rx|addr_reader|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|LessThan1~20_combout\,
	datab => \c_eth0|c_rx|addr_reader|LessThan0~20_combout\,
	datac => \c_eth0|c_rx|addr_reader|Equal0~4_combout\,
	datad => \c_eth0|c_rx|addr_reader|Equal0~6_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~19_combout\);

-- Location: LCCOMB_X4_Y7_N6
\c_eth0|c_rx|addr_reader|addr_reg[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\) # ((\c_eth0|c_rx|addr_reader|begin_fcs~3_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\ & \c_eth0|c_rx|addr_reader|addr_reg~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg~19_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\);

-- Location: LCCOMB_X4_Y7_N14
\c_eth0|c_rx|addr_reader|addr_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~17_combout\ = (!\c_eth0|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ & (!\c_eth0|c_rx|addr_reader|Add4~7_combout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ & 
-- ((\c_eth0|c_rx|addr_reader|state.CRC~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add4~7_combout\,
	datab => \c_eth0|c_rx|addr_reader|process_0~6_combout\,
	datac => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~17_combout\);

-- Location: FF_X4_Y7_N15
\c_eth0|c_rx|addr_reader|addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|addr_reg~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(3));

-- Location: LCCOMB_X3_Y7_N12
\c_eth0|c_rx|addr_reader|Add4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~9_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(4) & (\c_eth0|c_rx|addr_reader|Add4~8\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(4) & (!\c_eth0|c_rx|addr_reader|Add4~8\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add4~10\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(4) & !\c_eth0|c_rx|addr_reader|Add4~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~8\,
	combout => \c_eth0|c_rx|addr_reader|Add4~9_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~10\);

-- Location: LCCOMB_X4_Y7_N24
\c_eth0|c_rx|addr_reader|Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~11_combout\ = (\c_eth0|c_rx|addr_reader|Add4~9_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add4~9_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~11_combout\);

-- Location: FF_X4_Y7_N25
\c_eth0|c_rx|addr_reader|addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(4));

-- Location: LCCOMB_X3_Y7_N14
\c_eth0|c_rx|addr_reader|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~12_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(5) & (!\c_eth0|c_rx|addr_reader|Add4~10\)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(5) & ((\c_eth0|c_rx|addr_reader|Add4~10\) # (GND)))
-- \c_eth0|c_rx|addr_reader|Add4~13\ = CARRY((!\c_eth0|c_rx|addr_reader|Add4~10\) # (!\c_eth0|c_rx|addr_reader|addr_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~10\,
	combout => \c_eth0|c_rx|addr_reader|Add4~12_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~13\);

-- Location: LCCOMB_X4_Y7_N18
\c_eth0|c_rx|addr_reader|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~14_combout\ = (\c_eth0|c_rx|addr_reader|Add4~12_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add4~12_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~14_combout\);

-- Location: FF_X4_Y7_N19
\c_eth0|c_rx|addr_reader|addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(5));

-- Location: LCCOMB_X3_Y7_N16
\c_eth0|c_rx|addr_reader|Add4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~15_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(6) & (\c_eth0|c_rx|addr_reader|Add4~13\ $ (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(6) & (!\c_eth0|c_rx|addr_reader|Add4~13\ & VCC))
-- \c_eth0|c_rx|addr_reader|Add4~16\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(6) & !\c_eth0|c_rx|addr_reader|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~13\,
	combout => \c_eth0|c_rx|addr_reader|Add4~15_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~16\);

-- Location: LCCOMB_X6_Y7_N8
\c_eth0|c_rx|addr_reader|Add4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~17_combout\ = (\c_eth0|c_rx|addr_reader|Add4~15_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|Add4~15_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~17_combout\);

-- Location: FF_X6_Y7_N9
\c_eth0|c_rx|addr_reader|addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(6));

-- Location: LCCOMB_X5_Y7_N24
\c_eth0|c_rx|addr_reader|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~20_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\ & \c_eth0|c_rx|addr_reader|Add4~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	datad => \c_eth0|c_rx|addr_reader|Add4~18_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~20_combout\);

-- Location: FF_X5_Y7_N25
\c_eth0|c_rx|addr_reader|addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(7));

-- Location: LCCOMB_X9_Y8_N26
\c_eth0|c_rx|addr_reader|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal2~0_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(7)) # ((\c_eth0|c_rx|addr_reader|addr_reg\(8)) # ((\c_eth0|c_rx|addr_reader|addr_reg\(9)) # (\c_eth0|c_rx|addr_reader|addr_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	combout => \c_eth0|c_rx|addr_reader|Equal2~0_combout\);

-- Location: LCCOMB_X9_Y7_N0
\c_eth0|c_rx|addr_reader|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal2~1_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(4)) # (((\c_eth0|c_rx|addr_reader|addr_reg\(5)) # (\c_eth0|c_rx|addr_reader|addr_reg\(6))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	combout => \c_eth0|c_rx|addr_reader|Equal2~1_combout\);

-- Location: LCCOMB_X9_Y7_N2
\c_eth0|c_rx|addr_reader|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal2~2_combout\ = (\c_eth0|c_rx|addr_reader|Equal2~1_combout\) # ((\c_eth0|c_rx|addr_reader|addr_reg\(2)) # ((!\c_eth0|c_rx|addr_reader|addr_reg\(1)) # (!\c_eth0|c_rx|addr_reader|addr_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Equal2~1_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth0|c_rx|addr_reader|Equal2~2_combout\);

-- Location: LCCOMB_X9_Y7_N4
\c_eth0|c_rx|addr_reader|addr_reg[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\ = (!\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\ & (\c_eth0|c_rx|addr_reader|state.AXI~q\ & ((\c_eth0|c_rx|addr_reader|Equal2~0_combout\) # (\c_eth0|c_rx|addr_reader|Equal2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Equal2~0_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	datad => \c_eth0|c_rx|addr_reader|Equal2~2_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\);

-- Location: LCCOMB_X4_Y7_N10
\c_eth0|c_rx|addr_reader|addr_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~11_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\) # ((\c_eth0|c_rx|addr_reader|state.CRC~q\ & !\c_eth0|c_rx|crc|fcs_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\,
	datac => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~11_combout\);

-- Location: LCCOMB_X4_Y7_N28
\c_eth0|c_rx|addr_reader|addr_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~12_combout\ = (!\c_eth0|c_rx|addr_reader|addr_reg~11_combout\ & (((!\c_eth0|c_rx|addr_reader|addr_reg~19_combout\) # (!\c_eth0|c_rx|addr_reader|begin_fcs~3_combout\)) # (!\c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg~11_combout\,
	datab => \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\,
	datac => \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg~19_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~12_combout\);

-- Location: LCCOMB_X4_Y7_N0
\c_eth0|c_rx|addr_reader|addr_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~13_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg~10_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg~12_combout\) # ((\c_eth0|c_rx|addr_reader|Add4~0_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)))) # 
-- (!\c_eth0|c_rx|addr_reader|addr_reg~10_combout\ & (\c_eth0|c_rx|addr_reader|Add4~0_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg~10_combout\,
	datab => \c_eth0|c_rx|addr_reader|Add4~0_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg~12_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~13_combout\);

-- Location: FF_X4_Y7_N1
\c_eth0|c_rx|addr_reader|addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|addr_reg~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(0));

-- Location: LCCOMB_X3_Y7_N6
\c_eth0|c_rx|addr_reader|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~2_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(1) & ((\c_eth0|c_rx|addr_reader|Add4~1\) # (GND))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(1) & (!\c_eth0|c_rx|addr_reader|Add4~1\))
-- \c_eth0|c_rx|addr_reader|Add4~3\ = CARRY((\c_eth0|c_rx|addr_reader|addr_reg\(1)) # (!\c_eth0|c_rx|addr_reader|Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|addr_reader|Add4~1\,
	combout => \c_eth0|c_rx|addr_reader|Add4~2_combout\,
	cout => \c_eth0|c_rx|addr_reader|Add4~3\);

-- Location: LCCOMB_X4_Y7_N26
\c_eth0|c_rx|addr_reader|addr_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~16_combout\ = (!\c_eth0|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ & ((!\c_eth0|c_rx|addr_reader|Add4~2_combout\))) # (!\c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\ & 
-- (\c_eth0|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|process_0~6_combout\,
	datac => \c_eth0|c_rx|addr_reader|Add4~2_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg[9]~15_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~16_combout\);

-- Location: FF_X4_Y7_N27
\c_eth0|c_rx|addr_reader|addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|addr_reg~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(1));

-- Location: LCCOMB_X4_Y7_N20
\c_eth0|c_rx|addr_reader|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~6_combout\ = (\c_eth0|c_rx|addr_reader|Add4~4_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Add4~4_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~6_combout\);

-- Location: FF_X4_Y7_N21
\c_eth0|c_rx|addr_reader|addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(2));

-- Location: LCCOMB_X6_Y7_N30
\c_eth0|c_rx|addr_reader|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~3_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(2) & (!\c_eth0|c_rx|addr_reader|size_lat\(2) & (\c_eth0|c_rx|addr_reader|Add2~10_combout\ $ (!\c_eth0|c_rx|addr_reader|addr_reg\(7))))) # 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(2) & (\c_eth0|c_rx|addr_reader|size_lat\(2) & (\c_eth0|c_rx|addr_reader|Add2~10_combout\ $ (!\c_eth0|c_rx|addr_reader|addr_reg\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datab => \c_eth0|c_rx|addr_reader|size_lat\(2),
	datac => \c_eth0|c_rx|addr_reader|Add2~10_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	combout => \c_eth0|c_rx|addr_reader|Equal0~3_combout\);

-- Location: LCCOMB_X6_Y7_N4
\c_eth0|c_rx|addr_reader|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~2_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(3) & (!\c_eth0|c_rx|addr_reader|Add2~2_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg\(6) $ (!\c_eth0|c_rx|addr_reader|Add2~8_combout\)))) # 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(3) & (\c_eth0|c_rx|addr_reader|Add2~2_combout\ & (\c_eth0|c_rx|addr_reader|addr_reg\(6) $ (!\c_eth0|c_rx|addr_reader|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	datac => \c_eth0|c_rx|addr_reader|Add2~2_combout\,
	datad => \c_eth0|c_rx|addr_reader|Add2~8_combout\,
	combout => \c_eth0|c_rx|addr_reader|Equal0~2_combout\);

-- Location: LCCOMB_X8_Y7_N2
\c_eth0|c_rx|addr_reader|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~0_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(1) & (!\c_eth0|c_rx|addr_reader|size_lat\(1) & (\c_eth0|c_rx|addr_reader|size_lat\(0) $ (!\c_eth0|c_rx|addr_reader|addr_reg\(0))))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(1) 
-- & (\c_eth0|c_rx|addr_reader|size_lat\(1) & (\c_eth0|c_rx|addr_reader|size_lat\(0) $ (!\c_eth0|c_rx|addr_reader|addr_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	datab => \c_eth0|c_rx|addr_reader|size_lat\(1),
	datac => \c_eth0|c_rx|addr_reader|size_lat\(0),
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	combout => \c_eth0|c_rx|addr_reader|Equal0~0_combout\);

-- Location: LCCOMB_X6_Y7_N10
\c_eth0|c_rx|addr_reader|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~1_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(4) & (\c_eth0|c_rx|addr_reader|Add2~4_combout\ & (\c_eth0|c_rx|addr_reader|Add2~6_combout\ $ (!\c_eth0|c_rx|addr_reader|addr_reg\(5))))) # 
-- (!\c_eth0|c_rx|addr_reader|addr_reg\(4) & (!\c_eth0|c_rx|addr_reader|Add2~4_combout\ & (\c_eth0|c_rx|addr_reader|Add2~6_combout\ $ (!\c_eth0|c_rx|addr_reader|addr_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth0|c_rx|addr_reader|Add2~6_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datad => \c_eth0|c_rx|addr_reader|Add2~4_combout\,
	combout => \c_eth0|c_rx|addr_reader|Equal0~1_combout\);

-- Location: LCCOMB_X6_Y7_N0
\c_eth0|c_rx|addr_reader|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Equal0~4_combout\ = (\c_eth0|c_rx|addr_reader|Equal0~3_combout\ & (\c_eth0|c_rx|addr_reader|Equal0~2_combout\ & (\c_eth0|c_rx|addr_reader|Equal0~0_combout\ & \c_eth0|c_rx|addr_reader|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Equal0~3_combout\,
	datab => \c_eth0|c_rx|addr_reader|Equal0~2_combout\,
	datac => \c_eth0|c_rx|addr_reader|Equal0~0_combout\,
	datad => \c_eth0|c_rx|addr_reader|Equal0~1_combout\,
	combout => \c_eth0|c_rx|addr_reader|Equal0~4_combout\);

-- Location: LCCOMB_X5_Y7_N26
\c_eth0|c_rx|addr_reader|addr_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~7_combout\ = (\c_eth0|c_rx|addr_reader|LessThan0~20_combout\) # (\c_eth0|c_rx|addr_reader|LessThan1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|LessThan0~20_combout\,
	datad => \c_eth0|c_rx|addr_reader|LessThan1~20_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~7_combout\);

-- Location: LCCOMB_X6_Y6_N12
\c_eth0|c_rx|addr_reader|addr_reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg~18_combout\ = (\c_eth0|c_rx|addr_reader|begin_fcs~3_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg~7_combout\) # ((\c_eth0|c_rx|addr_reader|Equal0~4_combout\ & \c_eth0|c_rx|addr_reader|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Equal0~4_combout\,
	datab => \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg~7_combout\,
	datad => \c_eth0|c_rx|addr_reader|Equal0~6_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg~18_combout\);

-- Location: LCCOMB_X6_Y6_N14
\c_eth0|c_rx|addr_reader|cnt[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[0]~7_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (\c_eth0|c_rx|addr_reader|Selector0~16_combout\ & (!\c_eth0|c_rx|addr_reader|cnt\(0) & !\c_eth0|c_rx|addr_reader|Selector2~0_combout\))) # 
-- (!\c_eth0|c_rx|addr_reader|state.CRC~q\ & (((\c_eth0|c_rx|addr_reader|cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|Selector0~16_combout\,
	datac => \c_eth0|c_rx|addr_reader|cnt\(0),
	datad => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	combout => \c_eth0|c_rx|addr_reader|cnt[0]~7_combout\);

-- Location: LCCOMB_X6_Y6_N10
\c_eth0|c_rx|addr_reader|cnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[0]~6_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg~18_combout\ & ((\c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ & ((\c_eth0|c_rx|addr_reader|cnt\(0)))) # (!\c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ & 
-- (\c_eth0|c_rx|addr_reader|cnt[0]~7_combout\)))) # (!\c_eth0|c_rx|addr_reader|addr_reg~18_combout\ & (\c_eth0|c_rx|addr_reader|cnt[0]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg~18_combout\,
	datab => \c_eth0|c_rx|addr_reader|cnt[0]~7_combout\,
	datac => \c_eth0|c_rx|addr_reader|cnt\(0),
	datad => \c_eth0|c_rx|addr_reader|cnt[0]~2_combout\,
	combout => \c_eth0|c_rx|addr_reader|cnt[0]~6_combout\);

-- Location: FF_X6_Y6_N11
\c_eth0|c_rx|addr_reader|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|cnt[0]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|cnt\(0));

-- Location: LCCOMB_X6_Y6_N30
\c_eth0|c_rx|addr_reader|cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ = (!\c_eth0|c_rx|crc|fcs_reg~q\ & ((\c_eth0|c_rx|addr_reader|cnt\(0)) # (!\c_eth0|c_rx|addr_reader|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|cnt\(0),
	datab => \c_eth0|c_rx|addr_reader|cnt\(1),
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|cnt[0]~2_combout\);

-- Location: LCCOMB_X6_Y6_N22
\c_eth0|c_rx|addr_reader|cnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[1]~3_combout\ = (!\c_eth0|c_rx|addr_reader|Selector2~0_combout\ & \c_eth0|c_rx|addr_reader|Selector0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	datac => \c_eth0|c_rx|addr_reader|Selector0~16_combout\,
	combout => \c_eth0|c_rx|addr_reader|cnt[1]~3_combout\);

-- Location: LCCOMB_X6_Y6_N16
\c_eth0|c_rx|addr_reader|cnt[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[1]~4_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (\c_eth0|c_rx|addr_reader|cnt[1]~3_combout\ & (\c_eth0|c_rx|addr_reader|cnt\(1) $ (\c_eth0|c_rx|addr_reader|cnt\(0))))) # (!\c_eth0|c_rx|addr_reader|state.CRC~q\ & 
-- (\c_eth0|c_rx|addr_reader|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|cnt\(1),
	datac => \c_eth0|c_rx|addr_reader|cnt\(0),
	datad => \c_eth0|c_rx|addr_reader|cnt[1]~3_combout\,
	combout => \c_eth0|c_rx|addr_reader|cnt[1]~4_combout\);

-- Location: LCCOMB_X6_Y6_N24
\c_eth0|c_rx|addr_reader|cnt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|cnt[1]~5_combout\ = (\c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg~18_combout\ & ((\c_eth0|c_rx|addr_reader|cnt\(1)))) # (!\c_eth0|c_rx|addr_reader|addr_reg~18_combout\ & 
-- (\c_eth0|c_rx|addr_reader|cnt[1]~4_combout\)))) # (!\c_eth0|c_rx|addr_reader|cnt[0]~2_combout\ & (\c_eth0|c_rx|addr_reader|cnt[1]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|cnt[0]~2_combout\,
	datab => \c_eth0|c_rx|addr_reader|cnt[1]~4_combout\,
	datac => \c_eth0|c_rx|addr_reader|cnt\(1),
	datad => \c_eth0|c_rx|addr_reader|addr_reg~18_combout\,
	combout => \c_eth0|c_rx|addr_reader|cnt[1]~5_combout\);

-- Location: FF_X6_Y6_N25
\c_eth0|c_rx|addr_reader|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|cnt[1]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|cnt\(1));

-- Location: LCCOMB_X6_Y6_N28
\c_eth0|c_rx|addr_reader|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|process_0~5_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (\c_eth0|c_rx|addr_reader|cnt\(1) & (!\c_eth0|c_rx|addr_reader|cnt\(0) & !\c_eth0|c_rx|crc|fcs_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|cnt\(1),
	datac => \c_eth0|c_rx|addr_reader|cnt\(0),
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|process_0~5_combout\);

-- Location: LCCOMB_X10_Y7_N0
\c_eth0|c_rx|addr_reader|fcs_fail~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|fcs_fail~0_combout\ = (\c_eth0|c_rx|addr_reader|process_0~5_combout\) # ((\c_eth0|c_rx|addr_reader|state.IDLE~q\ & \c_eth0|c_rx|addr_reader|fcs_fail~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datab => \c_eth0|c_rx|addr_reader|process_0~5_combout\,
	datac => \c_eth0|c_rx|addr_reader|fcs_fail~q\,
	combout => \c_eth0|c_rx|addr_reader|fcs_fail~0_combout\);

-- Location: FF_X10_Y7_N1
\c_eth0|c_rx|addr_reader|fcs_fail\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|fcs_fail~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|fcs_fail~q\);

-- Location: LCCOMB_X10_Y10_N22
\c_eth0|c_rx|axi_FSM|current_state~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~29_combout\ = (!\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\ & !\c_eth0|c_rx|axi_FSM|current_state~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~23_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~29_combout\);

-- Location: LCCOMB_X10_Y10_N2
\c_eth0|c_rx|axi_FSM|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|Selector1~3_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	combout => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\);

-- Location: LCCOMB_X10_Y10_N26
\c_eth0|c_rx|axi_FSM|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|Selector1~5_combout\ = (\c_eth0|c_rx|axi_FSM|Selector1~4_combout\) # ((\c_eth0|c_rx|axi_FSM|current_state~16_combout\ & !\c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~16_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	datad => \c_eth0|c_rx|axi_FSM|Selector1~4_combout\,
	combout => \c_eth0|c_rx|axi_FSM|Selector1~5_combout\);

-- Location: LCCOMB_X10_Y10_N12
\c_eth0|c_rx|axi_FSM|current_state~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~30_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~29_combout\ & ((\c_eth0|c_rx|axi_FSM|Selector1~3_combout\) # ((\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & !\c_eth0|c_rx|axi_FSM|Selector1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~29_combout\,
	datab => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datad => \c_eth0|c_rx|axi_FSM|Selector1~5_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~30_combout\);

-- Location: FF_X10_Y10_N13
\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|current_state~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\);

-- Location: LCCOMB_X10_Y10_N30
\c_eth0|c_rx|axi_FSM|current_state~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~17_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & ((\c_eth0|c_rx|addr_reader|fcs_fail~q\) # ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (\c_eth0|c_rx|addr_reader|Selector2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|fcs_fail~q\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~17_combout\);

-- Location: LCCOMB_X10_Y10_N24
\c_eth0|c_rx|axi_FSM|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|Selector1~4_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~17_combout\) # ((\c_eth0|c_rx|axi_FSM|Selector1~3_combout\) # ((\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~17_combout\,
	datab => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	datac => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	combout => \c_eth0|c_rx|axi_FSM|Selector1~4_combout\);

-- Location: LCCOMB_X10_Y10_N4
\c_eth0|c_rx|axi_FSM|current_state~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~32_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((\c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\ & !\c_eth0|c_rx|axi_FSM|Selector1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth0|c_rx|axi_FSM|Selector1~4_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~32_combout\);

-- Location: LCCOMB_X10_Y10_N6
\c_eth0|c_rx|axi_FSM|current_state~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~33_combout\ = (!\c_eth0|c_rx|addr_reader|Selector2~0_combout\ & (\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & ((\c_eth0|c_rx|addr_reader|fcs_fail~q\) # (\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|fcs_fail~q\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~33_combout\);

-- Location: LCCOMB_X10_Y10_N28
\c_eth0|c_rx|axi_FSM|current_state~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~34_combout\ = (!\c_eth0|c_rx|axi_FSM|current_state~23_combout\ & ((\c_eth0|c_rx|axi_FSM|current_state~32_combout\) # ((\c_eth0|c_rx|axi_FSM|Selector1~5_combout\ & \c_eth0|c_rx|axi_FSM|current_state~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~23_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~32_combout\,
	datac => \c_eth0|c_rx|axi_FSM|Selector1~5_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~33_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~34_combout\);

-- Location: FF_X10_Y10_N29
\c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|current_state~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\);

-- Location: LCCOMB_X10_Y10_N14
\c_eth0|c_rx|axi_FSM|current_state~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~24_combout\ = (!\c_eth0|c_rx|axi_FSM|current_state~23_combout\ & ((!\c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\) # (!\c_interconnect|active_port.PORT_A~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~23_combout\,
	datac => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~24_combout\);

-- Location: LCCOMB_X10_Y10_N10
\c_eth0|c_rx|axi_FSM|current_state~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~18_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((!\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & (\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~18_combout\);

-- Location: LCCOMB_X10_Y10_N8
\c_eth0|c_rx|axi_FSM|current_state~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~25_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~16_combout\) # (((\c_eth0|c_rx|axi_FSM|current_state~17_combout\) # (\c_eth0|c_rx|axi_FSM|current_state~18_combout\)) # (!\c_eth0|c_rx|axi_FSM|current_state~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~16_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~24_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~17_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~18_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~25_combout\);

-- Location: LCCOMB_X10_Y10_N0
\c_eth0|c_rx|axi_FSM|current_state~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~31_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~25_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~24_combout\)) # (!\c_eth0|c_rx|axi_FSM|current_state~25_combout\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|current_state~24_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~25_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~31_combout\);

-- Location: FF_X10_Y10_N1
\c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|current_state~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\);

-- Location: LCCOMB_X10_Y9_N16
\c_eth0|c_rx|pr_FSM|packet_hand~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|packet_hand~0_combout\ = (\c_eth0|c_rx|pr_FSM|packet_hand~q\ & (!\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\)) # (!\c_eth0|c_rx|pr_FSM|packet_hand~q\ & (((\c_eth0|c_rx|pr_FSM|Selector4~3_combout\ & 
-- !\c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datab => \c_eth0|c_rx|pr_FSM|Selector4~3_combout\,
	datac => \c_eth0|c_rx|pr_FSM|packet_hand~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|packet_hand~0_combout\);

-- Location: FF_X10_Y9_N17
\c_eth0|c_rx|pr_FSM|packet_hand\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|packet_hand~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|packet_hand~q\);

-- Location: LCCOMB_X10_Y9_N0
\c_eth0|c_rx|pr_FSM|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector4~3_combout\ = (\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & (!\c_eth0|c_rx|pr_FSM|packet_hand~q\ & (\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth0|c_rx|pr_FSM|Selector5~6_combout\ & ((!\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\) # (!\c_eth0|c_rx|pr_FSM|packet_hand~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Selector5~10_combout\,
	datab => \c_eth0|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector4~3_combout\);

-- Location: LCCOMB_X10_Y9_N26
\c_eth0|c_rx|pr_FSM|SIZE_lower~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|SIZE_lower~0_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & (!\c_eth0|c_rx|pr_FSM|Selector4~3_combout\)) # (!\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & ((\c_eth0|c_rx|pr_FSM|SIZE_lower~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|Selector4~3_combout\,
	datac => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|SIZE_lower~0_combout\);

-- Location: FF_X10_Y9_N27
\c_eth0|c_rx|pr_FSM|SIZE_lower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|SIZE_lower~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\);

-- Location: LCCOMB_X10_Y9_N6
\c_eth0|c_rx|pr_FSM|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~6_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\ & \c_eth0|c_rx|pr_FSM|SIZE_lower~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\);

-- Location: LCCOMB_X16_Y7_N20
\c_eth0|c_rx|decoder|data_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|decoder|data_out~0_combout\ = (\c_eth0|c_rx|decoder|bit_valid~0_combout\ & ((\c_eth0|c_rx|decoder|data_out~q\))) # (!\c_eth0|c_rx|decoder|bit_valid~0_combout\ & (!\c_eth0|c_rx|f22|sync2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|f22|sync2~q\,
	datac => \c_eth0|c_rx|decoder|data_out~q\,
	datad => \c_eth0|c_rx|decoder|bit_valid~0_combout\,
	combout => \c_eth0|c_rx|decoder|data_out~0_combout\);

-- Location: FF_X16_Y7_N21
\c_eth0|c_rx|decoder|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|decoder|data_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|decoder|timeout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|decoder|data_out~q\);

-- Location: LCCOMB_X12_Y9_N12
\c_eth0|c_rx|sipo|byte_buf~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~8_combout\ = (\c_eth0|c_rx|decoder|data_out~q\ & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|decoder|data_out~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~8_combout\);

-- Location: LCCOMB_X12_Y9_N14
\c_eth0|c_rx|sipo|byte_buf[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\ = (\c_eth0|c_rx|decoder|bit_valid~q\) # ((!\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\ & ((\c_eth0|c_rx|decoder|timeout~q\) # (\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|decoder|bit_valid~q\,
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\);

-- Location: FF_X12_Y9_N13
\c_eth0|c_rx|sipo|byte_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(7));

-- Location: LCCOMB_X12_Y9_N2
\c_eth0|c_rx|sipo|byte_buf~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~0_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(7) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|decoder|timeout~q\ & !\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(7),
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth0|c_rx|sipo|byte_buf~0_combout\);

-- Location: FF_X12_Y9_N3
\c_eth0|c_rx|sipo|byte_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(6));

-- Location: LCCOMB_X12_Y9_N6
\c_eth0|c_rx|sipo|byte_buf~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~3_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(6) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|byte_buf\(6),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~3_combout\);

-- Location: FF_X12_Y9_N7
\c_eth0|c_rx|sipo|byte_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(5));

-- Location: LCCOMB_X12_Y9_N20
\c_eth0|c_rx|sipo|byte_buf~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~2_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(5) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|decoder|timeout~q\ & !\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(5),
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth0|c_rx|sipo|byte_buf~2_combout\);

-- Location: FF_X12_Y9_N21
\c_eth0|c_rx|sipo|byte_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(4));

-- Location: LCCOMB_X12_Y9_N16
\c_eth0|c_rx|sipo|byte_buf~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~4_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(4) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|byte_buf\(4),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~4_combout\);

-- Location: FF_X12_Y9_N17
\c_eth0|c_rx|sipo|byte_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(3));

-- Location: LCCOMB_X12_Y9_N4
\c_eth0|c_rx|sipo|byte_buf~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~5_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(3) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|byte_buf\(3),
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~5_combout\);

-- Location: FF_X12_Y9_N5
\c_eth0|c_rx|sipo|byte_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(2));

-- Location: LCCOMB_X12_Y9_N8
\c_eth0|c_rx|sipo|byte_buf~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~7_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(2) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|sipo|byte_buf\(2),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~7_combout\);

-- Location: FF_X12_Y9_N9
\c_eth0|c_rx|sipo|byte_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(1));

-- Location: LCCOMB_X12_Y9_N22
\c_eth0|c_rx|sipo|byte_buf~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|sipo|byte_buf~6_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(1) & ((\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\) # ((!\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & !\c_eth0|c_rx|decoder|timeout~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datac => \c_eth0|c_rx|sipo|byte_buf\(1),
	datad => \c_eth0|c_rx|decoder|timeout~q\,
	combout => \c_eth0|c_rx|sipo|byte_buf~6_combout\);

-- Location: FF_X12_Y9_N23
\c_eth0|c_rx|sipo|byte_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|sipo|byte_buf~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|sipo|byte_buf[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|sipo|byte_buf\(0));

-- Location: LCCOMB_X12_Y8_N26
\c_eth0|c_rx|pr_FSM|data_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~2_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(0) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|sipo|byte_buf\(0),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~2_combout\);

-- Location: LCCOMB_X13_Y8_N0
\c_eth0|c_rx|pr_FSM|data_reg[23]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\ = (!\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & ((\c_eth0|c_rx|pr_FSM|preamble_detect~q\) # ((!\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\ & \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\);

-- Location: FF_X12_Y8_N27
\c_eth0|c_rx|pr_FSM|data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(0));

-- Location: LCCOMB_X12_Y8_N8
\c_eth0|c_rx|pr_FSM|data_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~0_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(2) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(2),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~0_combout\);

-- Location: FF_X12_Y8_N9
\c_eth0|c_rx|pr_FSM|data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(2));

-- Location: LCCOMB_X12_Y8_N4
\c_eth0|c_rx|pr_FSM|data_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~3_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(1) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|sipo|byte_buf\(1),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~3_combout\);

-- Location: FF_X12_Y8_N5
\c_eth0|c_rx|pr_FSM|data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(1));

-- Location: LCCOMB_X12_Y8_N6
\c_eth0|c_rx|pr_FSM|preamble_detect~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(0) & (\c_eth0|c_rx|pr_FSM|data_reg\(2) & !\c_eth0|c_rx|pr_FSM|data_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(0),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(2),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(1),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\);

-- Location: LCCOMB_X11_Y8_N4
\c_eth0|c_rx|pr_FSM|data_reg~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~46_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(4) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|sipo|byte_buf\(4),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~46_combout\);

-- Location: FF_X11_Y8_N5
\c_eth0|c_rx|pr_FSM|data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(4));

-- Location: LCCOMB_X11_Y8_N26
\c_eth0|c_rx|pr_FSM|data_reg~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~38_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(4) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(4),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~38_combout\);

-- Location: FF_X11_Y8_N27
\c_eth0|c_rx|pr_FSM|data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(12));

-- Location: LCCOMB_X11_Y8_N6
\c_eth0|c_rx|pr_FSM|data_reg~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~30_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(12) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(12),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~30_combout\);

-- Location: FF_X11_Y8_N7
\c_eth0|c_rx|pr_FSM|data_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(20));

-- Location: LCCOMB_X10_Y8_N30
\c_eth0|c_rx|pr_FSM|data_reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~22_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(20) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(20),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~22_combout\);

-- Location: FF_X10_Y8_N31
\c_eth0|c_rx|pr_FSM|data_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(28));

-- Location: LCCOMB_X10_Y8_N28
\c_eth0|c_rx|pr_FSM|data_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~14_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(28) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(28),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~14_combout\);

-- Location: FF_X10_Y8_N29
\c_eth0|c_rx|pr_FSM|data_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(36));

-- Location: LCCOMB_X10_Y8_N10
\c_eth0|c_rx|pr_FSM|data_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~6_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(36) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(36),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~6_combout\);

-- Location: FF_X10_Y8_N11
\c_eth0|c_rx|pr_FSM|data_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(44));

-- Location: LCCOMB_X11_Y8_N2
\c_eth0|c_rx|pr_FSM|data_reg~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~45_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(6) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(6),
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~45_combout\);

-- Location: FF_X11_Y8_N3
\c_eth0|c_rx|pr_FSM|data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(6));

-- Location: LCCOMB_X11_Y8_N8
\c_eth0|c_rx|pr_FSM|data_reg~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~37_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(6) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(6),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~37_combout\);

-- Location: FF_X11_Y8_N9
\c_eth0|c_rx|pr_FSM|data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~37_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(14));

-- Location: LCCOMB_X11_Y8_N12
\c_eth0|c_rx|pr_FSM|data_reg~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~29_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(14) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(14),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~29_combout\);

-- Location: FF_X11_Y8_N13
\c_eth0|c_rx|pr_FSM|data_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(22));

-- Location: LCCOMB_X10_Y8_N4
\c_eth0|c_rx|pr_FSM|data_reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~21_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(22) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(22),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~21_combout\);

-- Location: FF_X10_Y8_N5
\c_eth0|c_rx|pr_FSM|data_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(30));

-- Location: LCCOMB_X10_Y8_N2
\c_eth0|c_rx|pr_FSM|data_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~13_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(30) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(30),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~13_combout\);

-- Location: FF_X10_Y8_N3
\c_eth0|c_rx|pr_FSM|data_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(38));

-- Location: LCCOMB_X10_Y8_N24
\c_eth0|c_rx|pr_FSM|data_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~5_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(38) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(38),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~5_combout\);

-- Location: FF_X10_Y8_N25
\c_eth0|c_rx|pr_FSM|data_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(46));

-- Location: LCCOMB_X11_Y9_N20
\c_eth0|c_rx|pr_FSM|data_reg~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~48_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(3) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|sipo|byte_buf\(3),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~48_combout\);

-- Location: FF_X11_Y9_N21
\c_eth0|c_rx|pr_FSM|data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(3));

-- Location: LCCOMB_X11_Y8_N30
\c_eth0|c_rx|pr_FSM|data_reg~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~40_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(3) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(3),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~40_combout\);

-- Location: FF_X11_Y8_N31
\c_eth0|c_rx|pr_FSM|data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(11));

-- Location: LCCOMB_X11_Y8_N18
\c_eth0|c_rx|pr_FSM|data_reg~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~32_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(11) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(11),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~32_combout\);

-- Location: FF_X11_Y8_N19
\c_eth0|c_rx|pr_FSM|data_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(19));

-- Location: LCCOMB_X10_Y8_N26
\c_eth0|c_rx|pr_FSM|data_reg~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~24_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(19) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(19),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~24_combout\);

-- Location: FF_X10_Y8_N27
\c_eth0|c_rx|pr_FSM|data_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(27));

-- Location: LCCOMB_X10_Y8_N8
\c_eth0|c_rx|pr_FSM|data_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~16_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(27) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(27),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~16_combout\);

-- Location: FF_X10_Y8_N9
\c_eth0|c_rx|pr_FSM|data_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(35));

-- Location: LCCOMB_X10_Y8_N22
\c_eth0|c_rx|pr_FSM|data_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~8_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(35) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(35),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~8_combout\);

-- Location: FF_X10_Y8_N23
\c_eth0|c_rx|pr_FSM|data_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(43));

-- Location: LCCOMB_X11_Y9_N18
\c_eth0|c_rx|pr_FSM|data_reg~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~47_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(5) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|sipo|byte_buf\(5),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~47_combout\);

-- Location: FF_X11_Y9_N19
\c_eth0|c_rx|pr_FSM|data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~47_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(5));

-- Location: LCCOMB_X11_Y8_N28
\c_eth0|c_rx|pr_FSM|data_reg~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~39_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(5) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(5),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~39_combout\);

-- Location: FF_X11_Y8_N29
\c_eth0|c_rx|pr_FSM|data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(13));

-- Location: LCCOMB_X11_Y8_N24
\c_eth0|c_rx|pr_FSM|data_reg~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~31_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(13) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(13),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~31_combout\);

-- Location: FF_X11_Y8_N25
\c_eth0|c_rx|pr_FSM|data_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(21));

-- Location: LCCOMB_X10_Y8_N16
\c_eth0|c_rx|pr_FSM|data_reg~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~23_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(21) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(21),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~23_combout\);

-- Location: FF_X10_Y8_N17
\c_eth0|c_rx|pr_FSM|data_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(29));

-- Location: LCCOMB_X10_Y8_N14
\c_eth0|c_rx|pr_FSM|data_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~15_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(29) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(29),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~15_combout\);

-- Location: FF_X10_Y8_N15
\c_eth0|c_rx|pr_FSM|data_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(37));

-- Location: LCCOMB_X10_Y8_N20
\c_eth0|c_rx|pr_FSM|data_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~7_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(37) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(37),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~7_combout\);

-- Location: FF_X10_Y8_N21
\c_eth0|c_rx|pr_FSM|data_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(45));

-- Location: LCCOMB_X10_Y8_N0
\c_eth0|c_rx|pr_FSM|preamble_detect~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~4_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(44) & (\c_eth0|c_rx|pr_FSM|data_reg\(46) & (!\c_eth0|c_rx|pr_FSM|data_reg\(43) & !\c_eth0|c_rx|pr_FSM|data_reg\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(44),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(46),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(43),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(45),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~4_combout\);

-- Location: LCCOMB_X10_Y8_N18
\c_eth0|c_rx|pr_FSM|preamble_detect~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~6_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(37) & (\c_eth0|c_rx|pr_FSM|data_reg\(38) & (!\c_eth0|c_rx|pr_FSM|data_reg\(35) & \c_eth0|c_rx|pr_FSM|data_reg\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(37),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(38),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(35),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(36),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~6_combout\);

-- Location: LCCOMB_X12_Y9_N28
\c_eth0|c_rx|pr_FSM|data_reg~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~44_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(7) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(7),
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~44_combout\);

-- Location: FF_X12_Y9_N29
\c_eth0|c_rx|pr_FSM|data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(7));

-- Location: LCCOMB_X12_Y8_N16
\c_eth0|c_rx|pr_FSM|data_reg~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~36_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(7) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(7),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~36_combout\);

-- Location: FF_X12_Y8_N17
\c_eth0|c_rx|pr_FSM|data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(15));

-- Location: LCCOMB_X11_Y9_N6
\c_eth0|c_rx|pr_FSM|data_reg~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~28_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(15) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(15),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~28_combout\);

-- Location: FF_X11_Y9_N7
\c_eth0|c_rx|pr_FSM|data_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(23));

-- Location: LCCOMB_X11_Y9_N26
\c_eth0|c_rx|pr_FSM|data_reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~20_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(23) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(23),
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~20_combout\);

-- Location: FF_X11_Y9_N27
\c_eth0|c_rx|pr_FSM|data_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(31));

-- Location: LCCOMB_X11_Y9_N8
\c_eth0|c_rx|pr_FSM|data_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~12_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(31) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(31),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~12_combout\);

-- Location: FF_X11_Y9_N9
\c_eth0|c_rx|pr_FSM|data_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(39));

-- Location: LCCOMB_X11_Y9_N24
\c_eth0|c_rx|pr_FSM|data_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~4_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(39) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(39),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~4_combout\);

-- Location: FF_X11_Y9_N25
\c_eth0|c_rx|pr_FSM|data_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(47));

-- Location: LCCOMB_X12_Y9_N30
\c_eth0|c_rx|pr_FSM|preamble_detect~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~3_combout\ = (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\ & (!\c_eth0|c_rx|pr_FSM|data_reg\(47) & (!\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & !\c_eth0|c_rx|sipo|byte_buf\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(47),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|sipo|byte_buf\(7),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~3_combout\);

-- Location: LCCOMB_X12_Y8_N24
\c_eth0|c_rx|pr_FSM|data_reg~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~43_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(1) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(1),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~43_combout\);

-- Location: FF_X12_Y8_N25
\c_eth0|c_rx|pr_FSM|data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(9));

-- Location: LCCOMB_X12_Y8_N22
\c_eth0|c_rx|pr_FSM|data_reg~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~35_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(9) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(9),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~35_combout\);

-- Location: FF_X12_Y8_N23
\c_eth0|c_rx|pr_FSM|data_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~35_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(17));

-- Location: LCCOMB_X11_Y8_N10
\c_eth0|c_rx|pr_FSM|data_reg~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~27_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(17) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(17),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~27_combout\);

-- Location: FF_X11_Y8_N11
\c_eth0|c_rx|pr_FSM|data_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(25));

-- Location: LCCOMB_X11_Y9_N0
\c_eth0|c_rx|pr_FSM|data_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~19_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(25) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(25),
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~19_combout\);

-- Location: FF_X11_Y9_N1
\c_eth0|c_rx|pr_FSM|data_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(33));

-- Location: LCCOMB_X11_Y9_N22
\c_eth0|c_rx|pr_FSM|data_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~11_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(33) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(33),
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~11_combout\);

-- Location: FF_X11_Y9_N23
\c_eth0|c_rx|pr_FSM|data_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(41));

-- Location: LCCOMB_X12_Y8_N14
\c_eth0|c_rx|pr_FSM|data_reg~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~42_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(0) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(0),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~42_combout\);

-- Location: FF_X12_Y8_N15
\c_eth0|c_rx|pr_FSM|data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(8));

-- Location: LCCOMB_X12_Y8_N20
\c_eth0|c_rx|pr_FSM|data_reg~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~34_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(8) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(8),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~34_combout\);

-- Location: FF_X12_Y8_N21
\c_eth0|c_rx|pr_FSM|data_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(16));

-- Location: LCCOMB_X12_Y8_N0
\c_eth0|c_rx|pr_FSM|data_reg~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~26_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(16) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(16),
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~26_combout\);

-- Location: FF_X12_Y8_N1
\c_eth0|c_rx|pr_FSM|data_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(24));

-- Location: LCCOMB_X11_Y9_N14
\c_eth0|c_rx|pr_FSM|data_reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~18_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(24) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(24),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~18_combout\);

-- Location: FF_X11_Y9_N15
\c_eth0|c_rx|pr_FSM|data_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(32));

-- Location: LCCOMB_X11_Y9_N4
\c_eth0|c_rx|pr_FSM|data_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~10_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(32) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(32),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~10_combout\);

-- Location: FF_X11_Y9_N5
\c_eth0|c_rx|pr_FSM|data_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(40));

-- Location: LCCOMB_X12_Y8_N12
\c_eth0|c_rx|pr_FSM|data_reg~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~41_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(2) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(2),
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~41_combout\);

-- Location: FF_X12_Y8_N13
\c_eth0|c_rx|pr_FSM|data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(10));

-- Location: LCCOMB_X12_Y8_N18
\c_eth0|c_rx|pr_FSM|data_reg~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~33_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(10) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(10),
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~33_combout\);

-- Location: FF_X12_Y8_N19
\c_eth0|c_rx|pr_FSM|data_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~33_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(18));

-- Location: LCCOMB_X11_Y8_N0
\c_eth0|c_rx|pr_FSM|data_reg~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~25_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(18) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(18),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~25_combout\);

-- Location: FF_X11_Y8_N1
\c_eth0|c_rx|pr_FSM|data_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(26));

-- Location: LCCOMB_X11_Y9_N12
\c_eth0|c_rx|pr_FSM|data_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~17_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(26) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(26),
	combout => \c_eth0|c_rx|pr_FSM|data_reg~17_combout\);

-- Location: FF_X11_Y9_N13
\c_eth0|c_rx|pr_FSM|data_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(34));

-- Location: LCCOMB_X11_Y9_N10
\c_eth0|c_rx|pr_FSM|data_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_reg~9_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(34) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (!\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(34),
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_reg~9_combout\);

-- Location: FF_X11_Y9_N11
\c_eth0|c_rx|pr_FSM|data_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_reg~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|pr_FSM|data_reg[23]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_reg\(42));

-- Location: LCCOMB_X11_Y9_N2
\c_eth0|c_rx|pr_FSM|preamble_detect~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~5_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(41) & (!\c_eth0|c_rx|pr_FSM|data_reg\(39) & (\c_eth0|c_rx|pr_FSM|data_reg\(40) & \c_eth0|c_rx|pr_FSM|data_reg\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(41),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(39),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(40),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(42),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~5_combout\);

-- Location: LCCOMB_X12_Y9_N0
\c_eth0|c_rx|pr_FSM|preamble_detect~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~7_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~4_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~6_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~3_combout\ & \c_eth0|c_rx|pr_FSM|preamble_detect~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~4_combout\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~6_combout\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~3_combout\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~5_combout\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~7_combout\);

-- Location: LCCOMB_X12_Y9_N10
\c_eth0|c_rx|pr_FSM|preamble_detect~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~1_combout\ = (\c_eth0|c_rx|sipo|byte_buf\(4) & (!\c_eth0|c_rx|sipo|byte_buf\(3) & (\c_eth0|c_rx|sipo|byte_buf\(6) & !\c_eth0|c_rx|sipo|byte_buf\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(4),
	datab => \c_eth0|c_rx|sipo|byte_buf\(3),
	datac => \c_eth0|c_rx|sipo|byte_buf\(6),
	datad => \c_eth0|c_rx|sipo|byte_buf\(5),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~1_combout\);

-- Location: LCCOMB_X12_Y9_N26
\c_eth0|c_rx|pr_FSM|preamble_detect~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~1_combout\ & (!\c_eth0|c_rx|sipo|byte_buf\(1) & (\c_eth0|c_rx|sipo|byte_buf\(0) & \c_eth0|c_rx|sipo|byte_buf\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~1_combout\,
	datab => \c_eth0|c_rx|sipo|byte_buf\(1),
	datac => \c_eth0|c_rx|sipo|byte_buf\(0),
	datad => \c_eth0|c_rx|sipo|byte_buf\(2),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\);

-- Location: LCCOMB_X12_Y9_N18
\c_eth0|c_rx|pr_FSM|preamble_detect~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~8_combout\ = (\c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~7_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\ & !\c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|next_state.SIPO_DATA~0_combout\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~7_combout\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\,
	datad => \c_eth0|c_rx|sipo|current_state.SIPO_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~8_combout\);

-- Location: LCCOMB_X10_Y8_N12
\c_eth0|c_rx|pr_FSM|preamble_detect~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~10_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(28) & (\c_eth0|c_rx|pr_FSM|data_reg\(30) & (!\c_eth0|c_rx|pr_FSM|data_reg\(27) & !\c_eth0|c_rx|pr_FSM|data_reg\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(28),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(30),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(27),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(29),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~10_combout\);

-- Location: LCCOMB_X11_Y9_N16
\c_eth0|c_rx|pr_FSM|preamble_detect~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~11_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(23) & (\c_eth0|c_rx|pr_FSM|data_reg\(26) & (!\c_eth0|c_rx|pr_FSM|data_reg\(25) & \c_eth0|c_rx|pr_FSM|data_reg\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(23),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(26),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(25),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(24),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~11_combout\);

-- Location: LCCOMB_X11_Y9_N28
\c_eth0|c_rx|pr_FSM|preamble_detect~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~9_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(31) & (!\c_eth0|c_rx|pr_FSM|data_reg\(33) & (\c_eth0|c_rx|pr_FSM|data_reg\(32) & \c_eth0|c_rx|pr_FSM|data_reg\(34))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(31),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(33),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(32),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(34),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~9_combout\);

-- Location: LCCOMB_X11_Y8_N20
\c_eth0|c_rx|pr_FSM|preamble_detect~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~12_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(20) & (!\c_eth0|c_rx|pr_FSM|data_reg\(21) & (\c_eth0|c_rx|pr_FSM|data_reg\(22) & !\c_eth0|c_rx|pr_FSM|data_reg\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(20),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(21),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(22),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(19),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~12_combout\);

-- Location: LCCOMB_X11_Y8_N22
\c_eth0|c_rx|pr_FSM|preamble_detect~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~13_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~10_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~11_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~9_combout\ & \c_eth0|c_rx|pr_FSM|preamble_detect~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~10_combout\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~11_combout\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~9_combout\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~12_combout\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~13_combout\);

-- Location: LCCOMB_X11_Y8_N14
\c_eth0|c_rx|pr_FSM|preamble_detect~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~17_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(3) & (\c_eth0|c_rx|pr_FSM|data_reg\(4) & (!\c_eth0|c_rx|pr_FSM|data_reg\(5) & \c_eth0|c_rx|pr_FSM|data_reg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(3),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(4),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(5),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(6),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~17_combout\);

-- Location: LCCOMB_X12_Y8_N2
\c_eth0|c_rx|pr_FSM|preamble_detect~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~16_combout\ = (\c_eth0|c_rx|pr_FSM|data_reg\(10) & (!\c_eth0|c_rx|pr_FSM|data_reg\(9) & (\c_eth0|c_rx|pr_FSM|data_reg\(8) & !\c_eth0|c_rx|pr_FSM|data_reg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(10),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(9),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(8),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(7),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~16_combout\);

-- Location: LCCOMB_X11_Y8_N16
\c_eth0|c_rx|pr_FSM|preamble_detect~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~15_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(11) & (\c_eth0|c_rx|pr_FSM|data_reg\(14) & (\c_eth0|c_rx|pr_FSM|data_reg\(12) & !\c_eth0|c_rx|pr_FSM|data_reg\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(11),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(14),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(12),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(13),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~15_combout\);

-- Location: LCCOMB_X12_Y8_N10
\c_eth0|c_rx|pr_FSM|preamble_detect~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~14_combout\ = (!\c_eth0|c_rx|pr_FSM|data_reg\(15) & (\c_eth0|c_rx|pr_FSM|data_reg\(16) & (!\c_eth0|c_rx|pr_FSM|data_reg\(17) & \c_eth0|c_rx|pr_FSM|data_reg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_reg\(15),
	datab => \c_eth0|c_rx|pr_FSM|data_reg\(16),
	datac => \c_eth0|c_rx|pr_FSM|data_reg\(17),
	datad => \c_eth0|c_rx|pr_FSM|data_reg\(18),
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~14_combout\);

-- Location: LCCOMB_X12_Y8_N28
\c_eth0|c_rx|pr_FSM|preamble_detect~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~18_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~17_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~16_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~15_combout\ & \c_eth0|c_rx|pr_FSM|preamble_detect~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~17_combout\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~16_combout\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~15_combout\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~14_combout\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~18_combout\);

-- Location: LCCOMB_X12_Y8_N30
\c_eth0|c_rx|pr_FSM|preamble_detect~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~19_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~8_combout\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~13_combout\ & \c_eth0|c_rx|pr_FSM|preamble_detect~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~8_combout\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~13_combout\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~18_combout\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~19_combout\);

-- Location: LCCOMB_X13_Y8_N24
\c_eth0|c_rx|pr_FSM|preamble_detect~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|preamble_detect~20_combout\ = (\c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\ & ((\c_eth0|c_rx|pr_FSM|preamble_detect~19_combout\) # ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & \c_eth0|c_rx|pr_FSM|preamble_detect~q\)))) # 
-- (!\c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\ & (\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|preamble_detect~0_combout\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~19_combout\,
	combout => \c_eth0|c_rx|pr_FSM|preamble_detect~20_combout\);

-- Location: FF_X13_Y8_N25
\c_eth0|c_rx|pr_FSM|preamble_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|preamble_detect~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|preamble_detect~q\);

-- Location: LCCOMB_X10_Y9_N24
\c_eth0|c_rx|pr_FSM|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector0~0_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & (!\c_eth0|c_rx|pr_FSM|packet_hand~q\ & ((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (\c_eth0|c_rx|pr_FSM|preamble_detect~q\)))) # 
-- (!\c_eth0|c_rx|pr_FSM|current_state.RX_END~q\ & (((\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\) # (\c_eth0|c_rx|pr_FSM|preamble_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	datab => \c_eth0|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector0~0_combout\);

-- Location: FF_X10_Y9_N25
\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Selector0~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\);

-- Location: LCCOMB_X10_Y9_N18
\c_eth0|c_rx|pr_FSM|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~7_combout\ = (!\c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\ & \c_eth0|c_rx|pr_FSM|preamble_detect~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_PREAMBLE~q\,
	datad => \c_eth0|c_rx|pr_FSM|preamble_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~7_combout\);

-- Location: LCCOMB_X10_Y9_N30
\c_eth0|c_rx|pr_FSM|Selector5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~12_combout\ = (!\c_eth0|c_rx|pr_FSM|Selector5~9_combout\ & (!\c_eth0|c_rx|pr_FSM|Selector5~6_combout\ & ((!\c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\) # (!\c_eth0|c_rx|pr_FSM|SFD_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|SFD_detect~q\,
	datab => \c_eth0|c_rx|pr_FSM|Selector5~9_combout\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~12_combout\);

-- Location: LCCOMB_X10_Y9_N14
\c_eth0|c_rx|pr_FSM|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector1~1_combout\ = (\c_eth0|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth0|c_rx|pr_FSM|Selector5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Selector5~10_combout\,
	datab => \c_eth0|c_rx|pr_FSM|Selector5~12_combout\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector1~1_combout\);

-- Location: FF_X10_Y9_N15
\c_eth0|c_rx|pr_FSM|current_state.RX_SFD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Selector1~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\);

-- Location: LCCOMB_X11_Y9_N30
\c_eth0|c_rx|pr_FSM|SFD_detect~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|SFD_detect~1_combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\ & (\c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(7) & !\c_eth0|c_rx|pr_FSM|SFD_detect~q\))) # 
-- (!\c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\ & (((\c_eth0|c_rx|pr_FSM|SFD_detect~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\,
	datab => \c_eth0|c_rx|pr_FSM|preamble_detect~2_combout\,
	datac => \c_eth0|c_rx|sipo|byte_buf\(7),
	datad => \c_eth0|c_rx|pr_FSM|SFD_detect~q\,
	combout => \c_eth0|c_rx|pr_FSM|SFD_detect~1_combout\);

-- Location: FF_X10_Y9_N13
\c_eth0|c_rx|pr_FSM|SFD_detect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|pr_FSM|SFD_detect~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|SFD_detect~q\);

-- Location: LCCOMB_X10_Y9_N8
\c_eth0|c_rx|pr_FSM|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~8_combout\ = (\c_eth0|c_rx|pr_FSM|SFD_detect~q\ & \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|SFD_detect~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SFD~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~8_combout\);

-- Location: LCCOMB_X10_Y9_N22
\c_eth0|c_rx|pr_FSM|Selector5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~10_combout\ = (!\c_eth0|c_rx|pr_FSM|Selector5~6_combout\ & (!\c_eth0|c_rx|pr_FSM|Selector5~7_combout\ & (!\c_eth0|c_rx|pr_FSM|Selector5~8_combout\ & !\c_eth0|c_rx|pr_FSM|Selector5~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	datab => \c_eth0|c_rx|pr_FSM|Selector5~7_combout\,
	datac => \c_eth0|c_rx|pr_FSM|Selector5~8_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~9_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~10_combout\);

-- Location: LCCOMB_X10_Y9_N10
\c_eth0|c_rx|pr_FSM|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector2~1_combout\ = (\c_eth0|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth0|c_rx|pr_FSM|Selector5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Selector5~10_combout\,
	datab => \c_eth0|c_rx|pr_FSM|Selector5~8_combout\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector2~1_combout\);

-- Location: FF_X10_Y9_N11
\c_eth0|c_rx|pr_FSM|current_state.RX_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|Selector2~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\);

-- Location: LCCOMB_X10_Y9_N20
\c_eth0|c_rx|pr_FSM|Selector5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector5~9_combout\ = (\c_eth0|c_rx|decoder|timeout~q\ & \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|decoder|timeout~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|Selector5~9_combout\);

-- Location: LCCOMB_X10_Y9_N4
\c_eth0|c_rx|pr_FSM|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|Selector3~0_combout\ = (\c_eth0|c_rx|pr_FSM|Selector5~11_combout\ & ((\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\))) # (!\c_eth0|c_rx|pr_FSM|Selector5~10_combout\ & 
-- (\c_eth0|c_rx|pr_FSM|Selector5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|Selector5~9_combout\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth0|c_rx|pr_FSM|Selector5~10_combout\,
	datad => \c_eth0|c_rx|pr_FSM|Selector5~11_combout\,
	combout => \c_eth0|c_rx|pr_FSM|Selector3~0_combout\);

-- Location: FF_X10_Y9_N29
\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|pr_FSM|Selector3~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\);

-- Location: LCCOMB_X10_Y9_N28
\c_eth0|c_rx|pr_FSM|WideNor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|WideNor0~combout\ = (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|WideNor0~combout\);

-- Location: LCCOMB_X13_Y9_N22
\c_eth0|c_rx|pr_FSM|cnt_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ = (\c_eth0|c_rx|pr_FSM|SIZE_upper~q\) # (!\c_eth0|c_rx|pr_FSM|Selector3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|Selector3~0_combout\,
	datac => \c_eth0|c_rx|pr_FSM|SIZE_upper~q\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\);

-- Location: LCCOMB_X9_Y9_N10
\c_eth0|c_rx|pr_FSM|data_buf[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[0]~0_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|sipo|byte_buf\(0)))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_size\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(8),
	datab => \c_eth0|c_rx|sipo|byte_buf\(0),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[0]~0_combout\);

-- Location: LCCOMB_X10_Y9_N12
\c_eth0|c_rx|pr_FSM|cnt_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\ = (!\c_eth0|c_rx|pr_FSM|SIZE_lower~q\ & \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|SIZE_lower~q\,
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\);

-- Location: FF_X9_Y9_N11
\c_eth0|c_rx|pr_FSM|data_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[0]~0_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(0));

-- Location: LCCOMB_X9_Y9_N18
\c_eth0|c_rx|pr_FSM|data_out[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[0]~1_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(0) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_buf\(0),
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[0]~1_combout\);

-- Location: LCCOMB_X9_Y10_N4
\c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\ = !\c_eth0|c_rx|addr_reader|addr_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth0|c_rx|addr_reader|addr_reg[1]~_wirecell_combout\);

-- Location: LCCOMB_X5_Y8_N24
\c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\ = !\c_eth0|c_rx|addr_reader|addr_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	combout => \c_eth0|c_rx|addr_reader|addr_reg[3]~_wirecell_combout\);

-- Location: LCCOMB_X9_Y9_N24
\c_eth0|c_rx|pr_FSM|data_buf[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[1]~1_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(1))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|pr_FSM|cnt_size\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(1),
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(9),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[1]~1_combout\);

-- Location: FF_X9_Y9_N25
\c_eth0|c_rx|pr_FSM|data_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[1]~1_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(1),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(1));

-- Location: LCCOMB_X9_Y9_N0
\c_eth0|c_rx|pr_FSM|data_out[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[1]~0_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(1) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_buf\(1),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[1]~0_combout\);

-- Location: LCCOMB_X9_Y9_N22
\c_eth0|c_rx|pr_FSM|data_buf[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[2]~2_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(2))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|pr_FSM|cnt_size\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(2),
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(10),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[2]~2_combout\);

-- Location: FF_X9_Y9_N23
\c_eth0|c_rx|pr_FSM|data_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[2]~2_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(2));

-- Location: LCCOMB_X9_Y9_N6
\c_eth0|c_rx|pr_FSM|data_out[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[2]~3_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(2) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_buf\(2),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[2]~3_combout\);

-- Location: LCCOMB_X8_Y9_N22
\c_eth0|c_rx|pr_FSM|cnt_size[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[11]~40_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(11) & (!\c_eth0|c_rx|pr_FSM|cnt_size[10]~39\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(11) & ((\c_eth0|c_rx|pr_FSM|cnt_size[10]~39\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[11]~41\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[10]~39\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(11),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[10]~39\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[11]~40_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[11]~41\);

-- Location: FF_X8_Y9_N23
\c_eth0|c_rx|pr_FSM|cnt_size[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[11]~40_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(11));

-- Location: LCCOMB_X9_Y9_N12
\c_eth0|c_rx|pr_FSM|data_buf[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[3]~3_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(3))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|pr_FSM|cnt_size\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(3),
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(11),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[3]~3_combout\);

-- Location: FF_X9_Y9_N13
\c_eth0|c_rx|pr_FSM|data_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[3]~3_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(3));

-- Location: LCCOMB_X9_Y9_N4
\c_eth0|c_rx|pr_FSM|data_out[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[3]~2_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(3) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|data_buf\(3),
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[3]~2_combout\);

-- Location: M9K_X15_Y6_N0
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0|c_rx|pr_FSM|WideNor0~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth0|c_rx|pr_FSM|WideNor0~combout\,
	portadatain => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y5_N16
\c_eth0|c_rx|crc|crc_existing[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[26]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth0|c_rx|crc|crc_existing[26]~feeder_combout\);

-- Location: LCCOMB_X13_Y7_N10
\c_eth0|c_rx|crc|process_0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~22_combout\ = (!\c_reset_ctrl|r_resetn~q\) # (!\c_eth0|c_rx|addr_reader|state.CRC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0|c_rx|crc|process_0~22_combout\);

-- Location: LCCOMB_X13_Y5_N26
\c_eth0|c_rx|crc|crc_existing[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[24]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_eth0|c_rx|crc|crc_existing[24]~feeder_combout\);

-- Location: FF_X13_Y5_N27
\c_eth0|c_rx|crc|crc_existing[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[24]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(24));

-- Location: LCCOMB_X13_Y5_N0
\c_eth0|c_rx|crc|crc_existing[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[25]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_rx|crc|crc_existing[25]~feeder_combout\);

-- Location: FF_X13_Y5_N1
\c_eth0|c_rx|crc|crc_existing[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[25]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(25));

-- Location: FF_X13_Y5_N13
\c_eth0|c_rx|crc|crc_existing[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(27));

-- Location: LCCOMB_X13_Y5_N12
\c_eth0|c_rx|crc|crc_existing[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[31]~6_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(24) & (!\c_eth0|c_rx|crc|crc_existing\(25) & (!\c_eth0|c_rx|crc|crc_existing\(27) & !\c_eth0|c_rx|crc|crc_existing\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(24),
	datab => \c_eth0|c_rx|crc|crc_existing\(25),
	datac => \c_eth0|c_rx|crc|crc_existing\(27),
	datad => \c_eth0|c_rx|crc|crc_existing\(26),
	combout => \c_eth0|c_rx|crc|crc_existing[31]~6_combout\);

-- Location: LCCOMB_X8_Y9_N24
\c_eth0|c_rx|pr_FSM|cnt_size[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[12]~42_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(12) & (\c_eth0|c_rx|pr_FSM|cnt_size[11]~41\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(12) & (!\c_eth0|c_rx|pr_FSM|cnt_size[11]~41\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[12]~43\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(12) & !\c_eth0|c_rx|pr_FSM|cnt_size[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(12),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[11]~41\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[12]~42_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[12]~43\);

-- Location: FF_X8_Y9_N25
\c_eth0|c_rx|pr_FSM|cnt_size[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[12]~42_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(12));

-- Location: LCCOMB_X9_Y9_N26
\c_eth0|c_rx|pr_FSM|data_buf[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[4]~4_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(4))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|pr_FSM|cnt_size\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(4),
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(12),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[4]~4_combout\);

-- Location: FF_X9_Y9_N27
\c_eth0|c_rx|pr_FSM|data_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[4]~4_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(4),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(4));

-- Location: LCCOMB_X9_Y9_N2
\c_eth0|c_rx|pr_FSM|data_out[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[4]~5_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(4) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_buf\(4),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[4]~5_combout\);

-- Location: LCCOMB_X8_Y9_N26
\c_eth0|c_rx|pr_FSM|cnt_size[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[13]~44_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(13) & (!\c_eth0|c_rx|pr_FSM|cnt_size[12]~43\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(13) & ((\c_eth0|c_rx|pr_FSM|cnt_size[12]~43\) # (GND)))
-- \c_eth0|c_rx|pr_FSM|cnt_size[13]~45\ = CARRY((!\c_eth0|c_rx|pr_FSM|cnt_size[12]~43\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(13),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[12]~43\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[13]~44_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[13]~45\);

-- Location: FF_X8_Y9_N27
\c_eth0|c_rx|pr_FSM|cnt_size[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[13]~44_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(13));

-- Location: LCCOMB_X9_Y9_N16
\c_eth0|c_rx|pr_FSM|data_buf[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[5]~5_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|sipo|byte_buf\(5)))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_size\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(13),
	datab => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	datad => \c_eth0|c_rx|sipo|byte_buf\(5),
	combout => \c_eth0|c_rx|pr_FSM|data_buf[5]~5_combout\);

-- Location: FF_X9_Y9_N17
\c_eth0|c_rx|pr_FSM|data_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[5]~5_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(5),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(5));

-- Location: LCCOMB_X9_Y9_N8
\c_eth0|c_rx|pr_FSM|data_out[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[5]~4_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(5) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_buf\(5),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[5]~4_combout\);

-- Location: LCCOMB_X8_Y9_N28
\c_eth0|c_rx|pr_FSM|cnt_size[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[14]~46_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(14) & (\c_eth0|c_rx|pr_FSM|cnt_size[13]~45\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(14) & (!\c_eth0|c_rx|pr_FSM|cnt_size[13]~45\ & VCC))
-- \c_eth0|c_rx|pr_FSM|cnt_size[14]~47\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(14) & !\c_eth0|c_rx|pr_FSM|cnt_size[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(14),
	datad => VCC,
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[13]~45\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[14]~46_combout\,
	cout => \c_eth0|c_rx|pr_FSM|cnt_size[14]~47\);

-- Location: FF_X8_Y9_N29
\c_eth0|c_rx|pr_FSM|cnt_size[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[14]~46_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(14));

-- Location: LCCOMB_X9_Y9_N30
\c_eth0|c_rx|pr_FSM|data_buf[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[6]~6_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|sipo|byte_buf\(6)))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|pr_FSM|cnt_size\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(14),
	datab => \c_eth0|c_rx|sipo|byte_buf\(6),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[6]~6_combout\);

-- Location: FF_X9_Y9_N31
\c_eth0|c_rx|pr_FSM|data_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[6]~6_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(6),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(6));

-- Location: LCCOMB_X9_Y9_N14
\c_eth0|c_rx|pr_FSM|data_out[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[6]~7_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(6) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	datac => \c_eth0|c_rx|pr_FSM|data_buf\(6),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[6]~7_combout\);

-- Location: LCCOMB_X8_Y9_N30
\c_eth0|c_rx|pr_FSM|cnt_size[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|cnt_size[15]~48_combout\ = \c_eth0|c_rx|pr_FSM|cnt_size\(15) $ (\c_eth0|c_rx|pr_FSM|cnt_size[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(15),
	cin => \c_eth0|c_rx|pr_FSM|cnt_size[14]~47\,
	combout => \c_eth0|c_rx|pr_FSM|cnt_size[15]~48_combout\);

-- Location: FF_X8_Y9_N31
\c_eth0|c_rx|pr_FSM|cnt_size[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|cnt_size[15]~48_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_size[7]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|cnt_size\(15));

-- Location: LCCOMB_X9_Y9_N20
\c_eth0|c_rx|pr_FSM|data_buf[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_buf[7]~7_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & (\c_eth0|c_rx|sipo|byte_buf\(7))) # (!\c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\ & ((\c_eth0|c_rx|pr_FSM|cnt_size\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|sipo|byte_buf\(7),
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(15),
	datad => \c_eth0|c_rx|pr_FSM|cnt_addr~7_combout\,
	combout => \c_eth0|c_rx|pr_FSM|data_buf[7]~7_combout\);

-- Location: FF_X9_Y9_N21
\c_eth0|c_rx|pr_FSM|data_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|pr_FSM|data_buf[7]~7_combout\,
	asdata => \c_eth0|c_rx|pr_FSM|cnt_size\(7),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_rx|pr_FSM|Selector5~6_combout\,
	sload => \c_eth0|c_rx|pr_FSM|cnt_addr~8_combout\,
	ena => \c_eth0|c_rx|pr_FSM|cnt_addr[9]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|pr_FSM|data_buf\(7));

-- Location: LCCOMB_X9_Y9_N28
\c_eth0|c_rx|pr_FSM|data_out[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|pr_FSM|data_out[7]~6_combout\ = (\c_eth0|c_rx|pr_FSM|data_buf\(7) & ((\c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\) # (\c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|current_state.RX_DATA~q\,
	datab => \c_eth0|c_rx|pr_FSM|data_buf\(7),
	datad => \c_eth0|c_rx|pr_FSM|current_state.RX_SIZE~q\,
	combout => \c_eth0|c_rx|pr_FSM|data_out[7]~6_combout\);

-- Location: M9K_X15_Y7_N0
\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth0|eth_rx:c_rx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0|c_rx|pr_FSM|WideNor0~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth0|c_rx|pr_FSM|WideNor0~combout\,
	portadatain => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y5_N18
\c_eth0|c_rx|crc|crc_existing[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[29]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_existing[29]~feeder_combout\);

-- Location: FF_X14_Y5_N19
\c_eth0|c_rx|crc|crc_existing[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[29]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(29));

-- Location: LCCOMB_X13_Y5_N2
\c_eth0|c_rx|crc|crc_existing[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[30]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_existing[30]~feeder_combout\);

-- Location: FF_X13_Y5_N3
\c_eth0|c_rx|crc|crc_existing[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[30]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(30));

-- Location: FF_X13_Y5_N17
\c_eth0|c_rx|crc|crc_existing[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(31));

-- Location: FF_X13_Y5_N23
\c_eth0|c_rx|crc|crc_existing[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(28));

-- Location: LCCOMB_X13_Y5_N16
\c_eth0|c_rx|crc|crc_existing[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[31]~5_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(29) & (!\c_eth0|c_rx|crc|crc_existing\(30) & (!\c_eth0|c_rx|crc|crc_existing\(31) & !\c_eth0|c_rx|crc|crc_existing\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(29),
	datab => \c_eth0|c_rx|crc|crc_existing\(30),
	datac => \c_eth0|c_rx|crc|crc_existing\(31),
	datad => \c_eth0|c_rx|crc|crc_existing\(28),
	combout => \c_eth0|c_rx|crc|crc_existing[31]~5_combout\);

-- Location: LCCOMB_X13_Y5_N14
\c_eth0|c_rx|crc|crc_existing[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[22]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_existing[22]~feeder_combout\);

-- Location: LCCOMB_X13_Y5_N8
\c_eth0|c_rx|crc|crc_existing[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[17]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_rx|crc|crc_existing[17]~feeder_combout\);

-- Location: FF_X13_Y5_N9
\c_eth0|c_rx|crc|crc_existing[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[17]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(17));

-- Location: LCCOMB_X13_Y5_N28
\c_eth0|c_rx|crc|crc_existing[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[19]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_existing[19]~feeder_combout\);

-- Location: FF_X13_Y5_N29
\c_eth0|c_rx|crc|crc_existing[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[19]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(19));

-- Location: FF_X13_Y5_N11
\c_eth0|c_rx|crc|crc_existing[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(16));

-- Location: LCCOMB_X13_Y5_N30
\c_eth0|c_rx|crc|crc_existing[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[18]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth0|c_rx|crc|crc_existing[18]~feeder_combout\);

-- Location: FF_X13_Y5_N31
\c_eth0|c_rx|crc|crc_existing[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[18]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(18));

-- Location: LCCOMB_X13_Y5_N10
\c_eth0|c_rx|crc|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal2~1_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(17) & (!\c_eth0|c_rx|crc|crc_existing\(19) & (!\c_eth0|c_rx|crc|crc_existing\(16) & !\c_eth0|c_rx|crc|crc_existing\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(17),
	datab => \c_eth0|c_rx|crc|crc_existing\(19),
	datac => \c_eth0|c_rx|crc|crc_existing\(16),
	datad => \c_eth0|c_rx|crc|crc_existing\(18),
	combout => \c_eth0|c_rx|crc|Equal2~1_combout\);

-- Location: LCCOMB_X13_Y7_N22
\c_eth0|c_rx|crc|crc_existing[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[7]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth0|c_rx|crc|crc_existing[7]~feeder_combout\);

-- Location: LCCOMB_X4_Y7_N22
\c_eth0|c_rx|addr_reader|begin_fcs~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|begin_fcs~6_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (!\c_eth0|c_rx|addr_reader|cnt\(1) & (!\c_eth0|c_rx|addr_reader|cnt\(0) & !\c_eth0|c_rx|addr_reader|LessThan0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|cnt\(1),
	datac => \c_eth0|c_rx|addr_reader|cnt\(0),
	datad => \c_eth0|c_rx|addr_reader|LessThan0~20_combout\,
	combout => \c_eth0|c_rx|addr_reader|begin_fcs~6_combout\);

-- Location: LCCOMB_X4_Y7_N2
\c_eth0|c_rx|addr_reader|begin_fcs~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|begin_fcs~4_combout\ = (\c_eth0|c_rx|addr_reader|Equal0~4_combout\ & (\c_eth0|c_rx|addr_reader|begin_fcs~6_combout\ & \c_eth0|c_rx|addr_reader|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|Equal0~4_combout\,
	datac => \c_eth0|c_rx|addr_reader|begin_fcs~6_combout\,
	datad => \c_eth0|c_rx|addr_reader|Equal0~6_combout\,
	combout => \c_eth0|c_rx|addr_reader|begin_fcs~4_combout\);

-- Location: LCCOMB_X4_Y7_N16
\c_eth0|c_rx|addr_reader|begin_fcs~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|begin_fcs~5_combout\ = (!\c_eth0|c_rx|addr_reader|size_lat~15_combout\ & ((\c_eth0|c_rx|addr_reader|begin_fcs~4_combout\) # ((\c_eth0|c_rx|addr_reader|state.IDLE~q\ & \c_eth0|c_rx|addr_reader|begin_fcs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|size_lat~15_combout\,
	datab => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datac => \c_eth0|c_rx|addr_reader|begin_fcs~q\,
	datad => \c_eth0|c_rx|addr_reader|begin_fcs~4_combout\,
	combout => \c_eth0|c_rx|addr_reader|begin_fcs~5_combout\);

-- Location: FF_X4_Y7_N17
\c_eth0|c_rx|addr_reader|begin_fcs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|begin_fcs~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|begin_fcs~q\);

-- Location: LCCOMB_X10_Y7_N2
\c_eth0|c_rx|crc|final~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|final~0_combout\ = (\c_eth0|c_rx|crc|final~q\) # (\c_eth0|c_rx|addr_reader|begin_fcs~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|final~q\,
	datad => \c_eth0|c_rx|addr_reader|begin_fcs~q\,
	combout => \c_eth0|c_rx|crc|final~0_combout\);

-- Location: LCCOMB_X11_Y7_N8
\c_eth0|c_rx|crc|final~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|final~feeder_combout\ = \c_eth0|c_rx|crc|final~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|final~0_combout\,
	combout => \c_eth0|c_rx|crc|final~feeder_combout\);

-- Location: FF_X11_Y7_N9
\c_eth0|c_rx|crc|final\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|final~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|final~q\);

-- Location: LCCOMB_X13_Y7_N6
\c_eth0|c_rx|crc|crc_existing[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[3]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_existing[3]~feeder_combout\);

-- Location: FF_X13_Y7_N7
\c_eth0|c_rx|crc|crc_existing[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[3]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(3));

-- Location: LCCOMB_X13_Y7_N16
\c_eth0|c_rx|crc|crc_existing[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[2]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth0|c_rx|crc|crc_existing[2]~feeder_combout\);

-- Location: FF_X13_Y7_N17
\c_eth0|c_rx|crc|crc_existing[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[2]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(2));

-- Location: FF_X13_Y7_N21
\c_eth0|c_rx|crc|crc_existing[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(0));

-- Location: LCCOMB_X13_Y7_N18
\c_eth0|c_rx|crc|crc_existing[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[1]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_rx|crc|crc_existing[1]~feeder_combout\);

-- Location: FF_X13_Y7_N19
\c_eth0|c_rx|crc|crc_existing[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[1]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(1));

-- Location: LCCOMB_X13_Y7_N20
\c_eth0|c_rx|crc|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal0~1_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(3) & (!\c_eth0|c_rx|crc|crc_existing\(2) & (!\c_eth0|c_rx|crc|crc_existing\(0) & !\c_eth0|c_rx|crc|crc_existing\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(3),
	datab => \c_eth0|c_rx|crc|crc_existing\(2),
	datac => \c_eth0|c_rx|crc|crc_existing\(0),
	datad => \c_eth0|c_rx|crc|crc_existing\(1),
	combout => \c_eth0|c_rx|crc|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y7_N26
\c_eth0|c_rx|crc|crc_existing[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[5]~2_combout\ = (\c_eth0|c_rx|crc|final~q\ & (\c_eth0|c_rx|crc|Equal0~0_combout\ & \c_eth0|c_rx|crc|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|final~q\,
	datac => \c_eth0|c_rx|crc|Equal0~0_combout\,
	datad => \c_eth0|c_rx|crc|Equal0~1_combout\,
	combout => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\);

-- Location: FF_X13_Y7_N23
\c_eth0|c_rx|crc|crc_existing[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[7]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(7));

-- Location: LCCOMB_X13_Y7_N0
\c_eth0|c_rx|crc|crc_existing[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[6]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_existing[6]~feeder_combout\);

-- Location: FF_X13_Y7_N1
\c_eth0|c_rx|crc|crc_existing[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[6]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(6));

-- Location: FF_X13_Y7_N13
\c_eth0|c_rx|crc|crc_existing[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(4));

-- Location: LCCOMB_X13_Y7_N2
\c_eth0|c_rx|crc|crc_existing[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[5]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_existing[5]~feeder_combout\);

-- Location: FF_X13_Y7_N3
\c_eth0|c_rx|crc|crc_existing[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[5]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(5));

-- Location: LCCOMB_X13_Y7_N12
\c_eth0|c_rx|crc|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal0~0_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(7) & (!\c_eth0|c_rx|crc|crc_existing\(6) & (!\c_eth0|c_rx|crc|crc_existing\(4) & !\c_eth0|c_rx|crc|crc_existing\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(7),
	datab => \c_eth0|c_rx|crc|crc_existing\(6),
	datac => \c_eth0|c_rx|crc|crc_existing\(4),
	datad => \c_eth0|c_rx|crc|crc_existing\(5),
	combout => \c_eth0|c_rx|crc|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y7_N14
\c_eth0|c_rx|crc|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal0~2_combout\ = (\c_eth0|c_rx|crc|Equal0~0_combout\ & \c_eth0|c_rx|crc|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|Equal0~0_combout\,
	datad => \c_eth0|c_rx|crc|Equal0~1_combout\,
	combout => \c_eth0|c_rx|crc|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y5_N20
\c_eth0|c_rx|crc|crc_existing[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[11]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_existing[11]~feeder_combout\);

-- Location: LCCOMB_X14_Y5_N6
\c_eth0|c_rx|crc|crc_existing[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[14]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_existing[14]~feeder_combout\);

-- Location: FF_X14_Y5_N7
\c_eth0|c_rx|crc|crc_existing[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[14]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(14));

-- Location: LCCOMB_X14_Y5_N28
\c_eth0|c_rx|crc|crc_existing[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[15]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth0|c_rx|crc|crc_existing[15]~feeder_combout\);

-- Location: FF_X14_Y5_N29
\c_eth0|c_rx|crc|crc_existing[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[15]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(15));

-- Location: FF_X14_Y5_N11
\c_eth0|c_rx|crc|crc_existing[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(12));

-- Location: LCCOMB_X14_Y5_N24
\c_eth0|c_rx|crc|crc_existing[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[13]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_existing[13]~feeder_combout\);

-- Location: FF_X14_Y5_N25
\c_eth0|c_rx|crc|crc_existing[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[13]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(13));

-- Location: LCCOMB_X14_Y5_N10
\c_eth0|c_rx|crc|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal1~0_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(14) & (!\c_eth0|c_rx|crc|crc_existing\(15) & (!\c_eth0|c_rx|crc|crc_existing\(12) & !\c_eth0|c_rx|crc|crc_existing\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(14),
	datab => \c_eth0|c_rx|crc|crc_existing\(15),
	datac => \c_eth0|c_rx|crc|crc_existing\(12),
	datad => \c_eth0|c_rx|crc|crc_existing\(13),
	combout => \c_eth0|c_rx|crc|Equal1~0_combout\);

-- Location: LCCOMB_X14_Y5_N12
\c_eth0|c_rx|crc|crc_existing[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[15]~3_combout\ = (!\c_eth0|c_rx|crc|Equal0~2_combout\ & (\c_eth0|c_rx|crc|Equal1~1_combout\ & (\c_eth0|c_rx|crc|final~q\ & \c_eth0|c_rx|crc|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|Equal0~2_combout\,
	datab => \c_eth0|c_rx|crc|Equal1~1_combout\,
	datac => \c_eth0|c_rx|crc|final~q\,
	datad => \c_eth0|c_rx|crc|Equal1~0_combout\,
	combout => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\);

-- Location: FF_X14_Y5_N21
\c_eth0|c_rx|crc|crc_existing[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[11]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(11));

-- Location: LCCOMB_X14_Y5_N30
\c_eth0|c_rx|crc|crc_existing[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[10]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth0|c_rx|crc|crc_existing[10]~feeder_combout\);

-- Location: FF_X14_Y5_N31
\c_eth0|c_rx|crc|crc_existing[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[10]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(10));

-- Location: FF_X14_Y5_N3
\c_eth0|c_rx|crc|crc_existing[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(8));

-- Location: LCCOMB_X14_Y5_N0
\c_eth0|c_rx|crc|crc_existing[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[9]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_rx|crc|crc_existing[9]~feeder_combout\);

-- Location: FF_X14_Y5_N1
\c_eth0|c_rx|crc|crc_existing[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[9]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[15]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(9));

-- Location: LCCOMB_X14_Y5_N2
\c_eth0|c_rx|crc|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal1~1_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(11) & (!\c_eth0|c_rx|crc|crc_existing\(10) & (!\c_eth0|c_rx|crc|crc_existing\(8) & !\c_eth0|c_rx|crc|crc_existing\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(11),
	datab => \c_eth0|c_rx|crc|crc_existing\(10),
	datac => \c_eth0|c_rx|crc|crc_existing\(8),
	datad => \c_eth0|c_rx|crc|crc_existing\(9),
	combout => \c_eth0|c_rx|crc|Equal1~1_combout\);

-- Location: LCCOMB_X14_Y5_N22
\c_eth0|c_rx|crc|crc_existing[23]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[23]~4_combout\ = (!\c_eth0|c_rx|crc|Equal0~2_combout\ & (\c_eth0|c_rx|crc|final~q\ & ((!\c_eth0|c_rx|crc|Equal1~0_combout\) # (!\c_eth0|c_rx|crc|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|Equal0~2_combout\,
	datab => \c_eth0|c_rx|crc|Equal1~1_combout\,
	datac => \c_eth0|c_rx|crc|final~q\,
	datad => \c_eth0|c_rx|crc|Equal1~0_combout\,
	combout => \c_eth0|c_rx|crc|crc_existing[23]~4_combout\);

-- Location: LCCOMB_X13_Y5_N6
\c_eth0|c_rx|crc|crc_existing[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[23]~8_combout\ = (\c_eth0|c_rx|crc|Equal2~1_combout\ & (\c_eth0|c_rx|crc|Equal2~0_combout\ & \c_eth0|c_rx|crc|crc_existing[23]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|Equal2~1_combout\,
	datab => \c_eth0|c_rx|crc|Equal2~0_combout\,
	datad => \c_eth0|c_rx|crc|crc_existing[23]~4_combout\,
	combout => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\);

-- Location: FF_X13_Y5_N15
\c_eth0|c_rx|crc|crc_existing[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[22]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(22));

-- Location: LCCOMB_X13_Y5_N20
\c_eth0|c_rx|crc|crc_existing[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[23]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth0|c_rx|crc|crc_existing[23]~feeder_combout\);

-- Location: FF_X13_Y5_N21
\c_eth0|c_rx|crc|crc_existing[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[23]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(23));

-- Location: FF_X13_Y5_N19
\c_eth0|c_rx|crc|crc_existing[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(20));

-- Location: LCCOMB_X13_Y5_N24
\c_eth0|c_rx|crc|crc_existing[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[21]~feeder_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_existing[21]~feeder_combout\);

-- Location: FF_X13_Y5_N25
\c_eth0|c_rx|crc|crc_existing[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[21]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[23]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(21));

-- Location: LCCOMB_X13_Y5_N18
\c_eth0|c_rx|crc|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal2~0_combout\ = (!\c_eth0|c_rx|crc|crc_existing\(22) & (!\c_eth0|c_rx|crc|crc_existing\(23) & (!\c_eth0|c_rx|crc|crc_existing\(20) & !\c_eth0|c_rx|crc|crc_existing\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(22),
	datab => \c_eth0|c_rx|crc|crc_existing\(23),
	datac => \c_eth0|c_rx|crc|crc_existing\(20),
	datad => \c_eth0|c_rx|crc|crc_existing\(21),
	combout => \c_eth0|c_rx|crc|Equal2~0_combout\);

-- Location: LCCOMB_X13_Y5_N22
\c_eth0|c_rx|crc|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|Equal2~2_combout\ = (\c_eth0|c_rx|crc|Equal2~0_combout\ & \c_eth0|c_rx|crc|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|Equal2~0_combout\,
	datad => \c_eth0|c_rx|crc|Equal2~1_combout\,
	combout => \c_eth0|c_rx|crc|Equal2~2_combout\);

-- Location: LCCOMB_X13_Y5_N4
\c_eth0|c_rx|crc|crc_existing[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_existing[31]~7_combout\ = (\c_eth0|c_rx|crc|crc_existing[31]~6_combout\ & (\c_eth0|c_rx|crc|crc_existing[31]~5_combout\ & (!\c_eth0|c_rx|crc|Equal2~2_combout\ & \c_eth0|c_rx|crc|crc_existing[23]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing[31]~6_combout\,
	datab => \c_eth0|c_rx|crc|crc_existing[31]~5_combout\,
	datac => \c_eth0|c_rx|crc|Equal2~2_combout\,
	datad => \c_eth0|c_rx|crc|crc_existing[23]~4_combout\,
	combout => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\);

-- Location: FF_X14_Y5_N17
\c_eth0|c_rx|crc|crc_existing[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_existing[26]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_existing[31]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_existing\(26));

-- Location: LCCOMB_X12_Y6_N4
\c_eth0|c_rx|crc|crc_core|crc_out_signal[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(27) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(27));

-- Location: FF_X12_Y6_N5
\c_eth0|c_rx|crc|crc_core|crc_in_signal[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(27),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(27));

-- Location: LCCOMB_X11_Y6_N18
\c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(27),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\);

-- Location: LCCOMB_X14_Y6_N16
\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\);

-- Location: LCCOMB_X11_Y6_N28
\c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(5) $ 
-- (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\);

-- Location: LCCOMB_X14_Y6_N26
\c_eth0|c_rx|crc|crc_core|crc_out_signal[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(19) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\ $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~38_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[19]~39_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(19));

-- Location: FF_X14_Y6_N27
\c_eth0|c_rx|crc|crc_core|crc_in_signal[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(19),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(19));

-- Location: LCCOMB_X16_Y6_N14
\c_eth0|c_rx|crc|crc_core|crc_out_signal[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(11) = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ (!\c_eth0|c_rx|crc|crc_core|crc_in_signal\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(19),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(11));

-- Location: FF_X14_Y6_N17
\c_eth0|c_rx|crc|crc_core|crc_in_signal[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(11),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(11));

-- Location: LCCOMB_X14_Y6_N8
\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\);

-- Location: LCCOMB_X11_Y6_N10
\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(3) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(11) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\ $ 
-- (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(11),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(3));

-- Location: FF_X11_Y6_N11
\c_eth0|c_rx|crc|crc_core|crc_in_signal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(3),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3));

-- Location: LCCOMB_X13_Y6_N18
\c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\);

-- Location: LCCOMB_X14_Y6_N4
\c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(6) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ 
-- (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\);

-- Location: LCCOMB_X14_Y6_N28
\c_eth0|c_rx|crc|crc_core|crc_out_signal~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\);

-- Location: LCCOMB_X16_Y6_N2
\c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ 
-- (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\);

-- Location: LCCOMB_X14_Y6_N14
\c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\ $ (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~47_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\);

-- Location: FF_X14_Y6_N15
\c_eth0|c_rx|crc|crc_core|crc_in_signal[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[25]~48_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(25));

-- Location: LCCOMB_X11_Y6_N22
\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\);

-- Location: LCCOMB_X11_Y6_N0
\c_eth0|c_rx|crc|crc_core|crc_out_signal[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(25) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\ $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(25),
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~34_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\);

-- Location: FF_X11_Y6_N1
\c_eth0|c_rx|crc|crc_core|crc_in_signal[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[17]~35_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(17));

-- Location: LCCOMB_X16_Y6_N18
\c_eth0|c_rx|crc|crc_core|crc_out_signal[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(9) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(17) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ (!\c_eth0|c_rx|crc|crc_core|crc_in_signal\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(17),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(9));

-- Location: FF_X16_Y6_N19
\c_eth0|c_rx|crc|crc_core|crc_in_signal[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(9),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(9));

-- Location: LCCOMB_X16_Y6_N22
\c_eth0|c_rx|crc|crc_core|crc_out_signal[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(1) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(9),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(1));

-- Location: FF_X16_Y6_N23
\c_eth0|c_rx|crc|crc_core|crc_in_signal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(1),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1));

-- Location: LCCOMB_X13_Y6_N14
\c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(7) $ 
-- (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\);

-- Location: FF_X13_Y6_N15
\c_eth0|c_rx|crc|crc_core|crc_in_signal[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(31));

-- Location: LCCOMB_X14_Y6_N10
\c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\);

-- Location: LCCOMB_X14_Y6_N24
\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\);

-- Location: LCCOMB_X13_Y6_N16
\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\ $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\);

-- Location: LCCOMB_X13_Y6_N30
\c_eth0|c_rx|crc|crc_core|crc_out_signal[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(23) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(31) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(31),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(23));

-- Location: FF_X13_Y6_N31
\c_eth0|c_rx|crc|crc_core|crc_in_signal[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(23),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(23));

-- Location: LCCOMB_X13_Y6_N2
\c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ 
-- (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\);

-- Location: LCCOMB_X13_Y6_N6
\c_eth0|c_rx|crc|crc_core|crc_out_signal[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(15) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(23) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(7) $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(23),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(15));

-- Location: FF_X13_Y6_N7
\c_eth0|c_rx|crc|crc_core|crc_in_signal[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(15),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(15));

-- Location: LCCOMB_X13_Y6_N8
\c_eth0|c_rx|crc|crc_core|crc_out_signal[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(7) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(15) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(15),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(7));

-- Location: FF_X13_Y6_N9
\c_eth0|c_rx|crc|crc_core|crc_in_signal[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(7),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7));

-- Location: LCCOMB_X13_Y6_N24
\c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(7) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\);

-- Location: LCCOMB_X14_Y6_N18
\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\);

-- Location: LCCOMB_X14_Y6_N6
\c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~44_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\);

-- Location: FF_X14_Y6_N7
\c_eth0|c_rx|crc|crc_core|crc_in_signal[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[24]~45_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(24));

-- Location: LCCOMB_X16_Y6_N0
\c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(24) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(24),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\);

-- Location: LCCOMB_X16_Y6_N20
\c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~33_combout\,
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\);

-- Location: FF_X16_Y6_N21
\c_eth0|c_rx|crc|crc_core|crc_in_signal[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[16]~50_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(16));

-- Location: LCCOMB_X16_Y6_N8
\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(8) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(16) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(1) $ (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(16),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(8));

-- Location: FF_X16_Y6_N9
\c_eth0|c_rx|crc|crc_core|crc_in_signal[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(8),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(8));

-- Location: LCCOMB_X16_Y6_N4
\c_eth0|c_rx|crc|crc_core|crc_out_signal[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(0) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(8) $ (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(8),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(0));

-- Location: FF_X16_Y6_N5
\c_eth0|c_rx|crc|crc_core|crc_in_signal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(0),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0));

-- Location: LCCOMB_X12_Y6_N28
\c_eth0|c_rx|crc|crc_core|crc_out_signal~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\);

-- Location: LCCOMB_X11_Y6_N16
\c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(26) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(26),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\);

-- Location: LCCOMB_X11_Y6_N2
\c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~36_combout\,
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\);

-- Location: FF_X11_Y6_N3
\c_eth0|c_rx|crc|crc_core|crc_in_signal[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[18]~37_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(18));

-- Location: LCCOMB_X11_Y6_N4
\c_eth0|c_rx|crc|crc_core|crc_out_signal[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(10) = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (!\c_eth0|c_rx|crc|crc_core|crc_in_signal\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(18),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(10));

-- Location: FF_X11_Y6_N5
\c_eth0|c_rx|crc|crc_core|crc_in_signal[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(10),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(10));

-- Location: LCCOMB_X11_Y6_N8
\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(2) = \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(10) $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(10),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(2));

-- Location: FF_X11_Y6_N9
\c_eth0|c_rx|crc|crc_core|crc_in_signal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(2),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2));

-- Location: LCCOMB_X14_Y6_N20
\c_eth0|c_rx|crc|crc_core|crc_out_signal[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(28) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (!\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(28));

-- Location: FF_X14_Y6_N21
\c_eth0|c_rx|crc|crc_core|crc_in_signal[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(28),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(28));

-- Location: LCCOMB_X13_Y6_N12
\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(20) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(28) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(28),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~40_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(20));

-- Location: FF_X13_Y6_N13
\c_eth0|c_rx|crc|crc_core|crc_in_signal[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(20),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(20));

-- Location: LCCOMB_X13_Y6_N22
\c_eth0|c_rx|crc|crc_core|crc_out_signal[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(12) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(20) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(20),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(12));

-- Location: FF_X13_Y6_N23
\c_eth0|c_rx|crc|crc_core|crc_in_signal[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(12),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(12));

-- Location: LCCOMB_X13_Y6_N0
\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(3) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(12),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\);

-- Location: LCCOMB_X14_Y6_N30
\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\ $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~23_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~24_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\);

-- Location: FF_X14_Y6_N31
\c_eth0|c_rx|crc|crc_core|crc_in_signal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~26_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4));

-- Location: LCCOMB_X12_Y6_N14
\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\);

-- Location: LCCOMB_X11_Y6_N12
\c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(5) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0) $ 
-- (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal~19_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\);

-- Location: LCCOMB_X12_Y6_N26
\c_eth0|c_rx|crc|crc_core|crc_out_signal[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(29) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\ $ (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(29));

-- Location: FF_X12_Y6_N27
\c_eth0|c_rx|crc|crc_core|crc_in_signal[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(29),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(29));

-- Location: LCCOMB_X12_Y6_N6
\c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\);

-- Location: LCCOMB_X12_Y6_N24
\c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(29) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(29),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~41_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\);

-- Location: FF_X12_Y6_N25
\c_eth0|c_rx|crc|crc_core|crc_in_signal[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[21]~42_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(21));

-- Location: LCCOMB_X11_Y6_N14
\c_eth0|c_rx|crc|crc_core|crc_out_signal[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(13) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(21) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(21),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[29]~31_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(13));

-- Location: FF_X11_Y6_N15
\c_eth0|c_rx|crc|crc_core|crc_in_signal[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(13),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(13));

-- Location: LCCOMB_X12_Y6_N8
\c_eth0|c_rx|crc|crc_core|crc_out_signal[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(5) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(13) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\ $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(13),
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[20]~27_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal[31]~28_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[1]~18_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(5));

-- Location: FF_X12_Y6_N9
\c_eth0|c_rx|crc|crc_core|crc_in_signal[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(5),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5));

-- Location: LCCOMB_X12_Y6_N30
\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\);

-- Location: LCCOMB_X14_Y6_N0
\c_eth0|c_rx|crc|crc_core|crc_out_signal[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(30) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(0) $ 
-- (!\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(30));

-- Location: FF_X14_Y6_N1
\c_eth0|c_rx|crc|crc_core|crc_in_signal[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(30),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(30));

-- Location: LCCOMB_X13_Y6_N26
\c_eth0|c_rx|crc|crc_core|crc_out_signal[22]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\ = \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(30) $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[7]~29_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(30),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[15]~32_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\);

-- Location: FF_X13_Y6_N27
\c_eth0|c_rx|crc|crc_core|crc_in_signal[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal[22]~43_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(22));

-- Location: LCCOMB_X12_Y6_N16
\c_eth0|c_rx|crc|crc_core|crc_out_signal[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(14) = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(22) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(6) $ 
-- (!\c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(22),
	datab => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~21_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(14));

-- Location: FF_X12_Y6_N17
\c_eth0|c_rx|crc|crc_core|crc_in_signal[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(14),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(14));

-- Location: LCCOMB_X12_Y6_N22
\c_eth0|c_rx|crc|crc_core|crc_out_signal[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(6) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(14) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(4) $ 
-- (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[3]~22_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(14),
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4),
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(6));

-- Location: FF_X12_Y6_N23
\c_eth0|c_rx|crc|crc_core|crc_in_signal[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(6),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6));

-- Location: LCCOMB_X14_Y6_N2
\c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ = \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) $ (\c_eth0|c_rx|crc|crc_core|crc_in_signal\(6) $ (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datab => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6),
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[5]~30_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\);

-- Location: LCCOMB_X14_Y6_N22
\c_eth0|c_rx|crc|crc_core|crc_out_signal[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_core|crc_out_signal\(26) = \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\ $ (\c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\ $ 
-- (\c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_core|crc_out_signal[8]~49_combout\,
	datab => \c_eth0|c_rx|crc|crc_core|crc_out_signal[2]~20_combout\,
	datac => \c_eth0|c_rx|crc|crc_core|crc_out_signal~46_combout\,
	datad => \c_eth0|c_rx|crc|crc_core|crc_out_signal[4]~25_combout\,
	combout => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(26));

-- Location: FF_X14_Y6_N23
\c_eth0|c_rx|crc|crc_core|crc_in_signal[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_core|crc_out_signal\(26),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(26));

-- Location: LCCOMB_X13_Y7_N28
\c_eth0|c_rx|crc|finalcount~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|finalcount~0_combout\ = (\c_eth0|c_rx|crc|process_0~20_combout\ & (!\c_eth0|c_rx|addr_reader|state.CRC~q\ & ((\c_eth0|c_rx|crc|Equal0~2_combout\) # (\c_eth0|c_rx|crc|finalcount~q\)))) # (!\c_eth0|c_rx|crc|process_0~20_combout\ & 
-- ((\c_eth0|c_rx|crc|Equal0~2_combout\) # ((\c_eth0|c_rx|crc|finalcount~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~20_combout\,
	datab => \c_eth0|c_rx|crc|Equal0~2_combout\,
	datac => \c_eth0|c_rx|crc|finalcount~q\,
	datad => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	combout => \c_eth0|c_rx|crc|finalcount~0_combout\);

-- Location: FF_X13_Y7_N29
\c_eth0|c_rx|crc|finalcount\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|finalcount~0_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|final~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|finalcount~q\);

-- Location: LCCOMB_X13_Y7_N8
\c_eth0|c_rx|crc|crc_reg[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[10]~0_combout\ = (\c_eth0|c_rx|crc|final~q\ & (!\c_eth0|c_rx|crc|finalcount~q\ & ((\c_eth0|c_rx|crc|Equal0~2_combout\)))) # (!\c_eth0|c_rx|crc|final~q\ & (((\c_eth0|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|final~q\,
	datab => \c_eth0|c_rx|crc|finalcount~q\,
	datac => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth0|c_rx|crc|Equal0~2_combout\,
	combout => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\);

-- Location: FF_X12_Y5_N7
\c_eth0|c_rx|crc|crc_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(26),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(26));

-- Location: FF_X12_Y6_N15
\c_eth0|c_rx|crc|crc_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(27),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(27));

-- Location: LCCOMB_X12_Y5_N6
\c_eth0|c_rx|crc|process_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~16_combout\ = (\c_eth0|c_rx|crc|crc_existing\(26) & (\c_eth0|c_rx|crc|crc_reg\(26) & (\c_eth0|c_rx|crc|crc_existing\(27) $ (!\c_eth0|c_rx|crc|crc_reg\(27))))) # (!\c_eth0|c_rx|crc|crc_existing\(26) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(26) & (\c_eth0|c_rx|crc|crc_existing\(27) $ (!\c_eth0|c_rx|crc|crc_reg\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(26),
	datab => \c_eth0|c_rx|crc|crc_existing\(27),
	datac => \c_eth0|c_rx|crc|crc_reg\(26),
	datad => \c_eth0|c_rx|crc|crc_reg\(27),
	combout => \c_eth0|c_rx|crc|process_0~16_combout\);

-- Location: FF_X12_Y6_N31
\c_eth0|c_rx|crc|crc_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(29),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(29));

-- Location: FF_X12_Y5_N1
\c_eth0|c_rx|crc|crc_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(28),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(28));

-- Location: LCCOMB_X12_Y5_N0
\c_eth0|c_rx|crc|process_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~17_combout\ = (\c_eth0|c_rx|crc|crc_reg\(29) & (\c_eth0|c_rx|crc|crc_existing\(29) & (\c_eth0|c_rx|crc|crc_existing\(28) $ (!\c_eth0|c_rx|crc|crc_reg\(28))))) # (!\c_eth0|c_rx|crc|crc_reg\(29) & 
-- (!\c_eth0|c_rx|crc|crc_existing\(29) & (\c_eth0|c_rx|crc|crc_existing\(28) $ (!\c_eth0|c_rx|crc|crc_reg\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(29),
	datab => \c_eth0|c_rx|crc|crc_existing\(28),
	datac => \c_eth0|c_rx|crc|crc_reg\(28),
	datad => \c_eth0|c_rx|crc|crc_existing\(29),
	combout => \c_eth0|c_rx|crc|process_0~17_combout\);

-- Location: FF_X13_Y6_N5
\c_eth0|c_rx|crc|crc_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(30),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(30));

-- Location: FF_X13_Y6_N11
\c_eth0|c_rx|crc|crc_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(31),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(31));

-- Location: LCCOMB_X13_Y6_N4
\c_eth0|c_rx|crc|process_0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~18_combout\ = (\c_eth0|c_rx|crc|crc_existing\(30) & (\c_eth0|c_rx|crc|crc_reg\(30) & (\c_eth0|c_rx|crc|crc_existing\(31) $ (!\c_eth0|c_rx|crc|crc_reg\(31))))) # (!\c_eth0|c_rx|crc|crc_existing\(30) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(30) & (\c_eth0|c_rx|crc|crc_existing\(31) $ (!\c_eth0|c_rx|crc|crc_reg\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(30),
	datab => \c_eth0|c_rx|crc|crc_existing\(31),
	datac => \c_eth0|c_rx|crc|crc_reg\(30),
	datad => \c_eth0|c_rx|crc|crc_reg\(31),
	combout => \c_eth0|c_rx|crc|process_0~18_combout\);

-- Location: FF_X16_Y6_N27
\c_eth0|c_rx|crc|crc_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(24),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(24));

-- Location: FF_X14_Y6_N19
\c_eth0|c_rx|crc|crc_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(25),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(25));

-- Location: LCCOMB_X16_Y6_N26
\c_eth0|c_rx|crc|process_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~15_combout\ = (\c_eth0|c_rx|crc|crc_existing\(25) & (\c_eth0|c_rx|crc|crc_reg\(25) & (\c_eth0|c_rx|crc|crc_existing\(24) $ (!\c_eth0|c_rx|crc|crc_reg\(24))))) # (!\c_eth0|c_rx|crc|crc_existing\(25) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(25) & (\c_eth0|c_rx|crc|crc_existing\(24) $ (!\c_eth0|c_rx|crc|crc_reg\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(25),
	datab => \c_eth0|c_rx|crc|crc_existing\(24),
	datac => \c_eth0|c_rx|crc|crc_reg\(24),
	datad => \c_eth0|c_rx|crc|crc_reg\(25),
	combout => \c_eth0|c_rx|crc|process_0~15_combout\);

-- Location: LCCOMB_X12_Y5_N26
\c_eth0|c_rx|crc|process_0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~19_combout\ = (\c_eth0|c_rx|crc|process_0~16_combout\ & (\c_eth0|c_rx|crc|process_0~17_combout\ & (\c_eth0|c_rx|crc|process_0~18_combout\ & \c_eth0|c_rx|crc|process_0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~16_combout\,
	datab => \c_eth0|c_rx|crc|process_0~17_combout\,
	datac => \c_eth0|c_rx|crc|process_0~18_combout\,
	datad => \c_eth0|c_rx|crc|process_0~15_combout\,
	combout => \c_eth0|c_rx|crc|process_0~19_combout\);

-- Location: FF_X13_Y6_N29
\c_eth0|c_rx|crc|crc_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(22),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(22));

-- Location: FF_X13_Y6_N19
\c_eth0|c_rx|crc|crc_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(23),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(23));

-- Location: LCCOMB_X13_Y6_N28
\c_eth0|c_rx|crc|process_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~13_combout\ = (\c_eth0|c_rx|crc|crc_existing\(22) & (\c_eth0|c_rx|crc|crc_reg\(22) & (\c_eth0|c_rx|crc|crc_existing\(23) $ (!\c_eth0|c_rx|crc|crc_reg\(23))))) # (!\c_eth0|c_rx|crc|crc_existing\(22) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(22) & (\c_eth0|c_rx|crc|crc_existing\(23) $ (!\c_eth0|c_rx|crc|crc_reg\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(22),
	datab => \c_eth0|c_rx|crc|crc_existing\(23),
	datac => \c_eth0|c_rx|crc|crc_reg\(22),
	datad => \c_eth0|c_rx|crc|crc_reg\(23),
	combout => \c_eth0|c_rx|crc|process_0~13_combout\);

-- Location: FF_X12_Y5_N19
\c_eth0|c_rx|crc|crc_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(21),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(21));

-- Location: FF_X12_Y5_N9
\c_eth0|c_rx|crc|crc_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(20),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(20));

-- Location: LCCOMB_X12_Y5_N8
\c_eth0|c_rx|crc|process_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~12_combout\ = (\c_eth0|c_rx|crc|crc_existing\(21) & (\c_eth0|c_rx|crc|crc_reg\(21) & (\c_eth0|c_rx|crc|crc_reg\(20) $ (!\c_eth0|c_rx|crc|crc_existing\(20))))) # (!\c_eth0|c_rx|crc|crc_existing\(21) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(21) & (\c_eth0|c_rx|crc|crc_reg\(20) $ (!\c_eth0|c_rx|crc|crc_existing\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(21),
	datab => \c_eth0|c_rx|crc|crc_reg\(21),
	datac => \c_eth0|c_rx|crc|crc_reg\(20),
	datad => \c_eth0|c_rx|crc|crc_existing\(20),
	combout => \c_eth0|c_rx|crc|process_0~12_combout\);

-- Location: LCCOMB_X11_Y6_N30
\c_eth0|c_rx|crc|crc_reg[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[19]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(19),
	combout => \c_eth0|c_rx|crc|crc_reg[19]~feeder_combout\);

-- Location: FF_X11_Y6_N31
\c_eth0|c_rx|crc|crc_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[19]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(19));

-- Location: FF_X11_Y6_N21
\c_eth0|c_rx|crc|crc_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(18),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(18));

-- Location: LCCOMB_X11_Y6_N20
\c_eth0|c_rx|crc|process_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~11_combout\ = (\c_eth0|c_rx|crc|crc_reg\(19) & (\c_eth0|c_rx|crc|crc_existing\(19) & (\c_eth0|c_rx|crc|crc_reg\(18) $ (!\c_eth0|c_rx|crc|crc_existing\(18))))) # (!\c_eth0|c_rx|crc|crc_reg\(19) & 
-- (!\c_eth0|c_rx|crc|crc_existing\(19) & (\c_eth0|c_rx|crc|crc_reg\(18) $ (!\c_eth0|c_rx|crc|crc_existing\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(19),
	datab => \c_eth0|c_rx|crc|crc_existing\(19),
	datac => \c_eth0|c_rx|crc|crc_reg\(18),
	datad => \c_eth0|c_rx|crc|crc_existing\(18),
	combout => \c_eth0|c_rx|crc|process_0~11_combout\);

-- Location: FF_X16_Y6_N31
\c_eth0|c_rx|crc|crc_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(16),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(16));

-- Location: LCCOMB_X16_Y6_N24
\c_eth0|c_rx|crc|crc_reg[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[17]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(17),
	combout => \c_eth0|c_rx|crc|crc_reg[17]~feeder_combout\);

-- Location: FF_X16_Y6_N25
\c_eth0|c_rx|crc|crc_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[17]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(17));

-- Location: LCCOMB_X16_Y6_N30
\c_eth0|c_rx|crc|process_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~10_combout\ = (\c_eth0|c_rx|crc|crc_existing\(17) & (\c_eth0|c_rx|crc|crc_reg\(17) & (\c_eth0|c_rx|crc|crc_existing\(16) $ (!\c_eth0|c_rx|crc|crc_reg\(16))))) # (!\c_eth0|c_rx|crc|crc_existing\(17) & 
-- (!\c_eth0|c_rx|crc|crc_reg\(17) & (\c_eth0|c_rx|crc|crc_existing\(16) $ (!\c_eth0|c_rx|crc|crc_reg\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(17),
	datab => \c_eth0|c_rx|crc|crc_existing\(16),
	datac => \c_eth0|c_rx|crc|crc_reg\(16),
	datad => \c_eth0|c_rx|crc|crc_reg\(17),
	combout => \c_eth0|c_rx|crc|process_0~10_combout\);

-- Location: LCCOMB_X12_Y5_N20
\c_eth0|c_rx|crc|process_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~14_combout\ = (\c_eth0|c_rx|crc|process_0~13_combout\ & (\c_eth0|c_rx|crc|process_0~12_combout\ & (\c_eth0|c_rx|crc|process_0~11_combout\ & \c_eth0|c_rx|crc|process_0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~13_combout\,
	datab => \c_eth0|c_rx|crc|process_0~12_combout\,
	datac => \c_eth0|c_rx|crc|process_0~11_combout\,
	datad => \c_eth0|c_rx|crc|process_0~10_combout\,
	combout => \c_eth0|c_rx|crc|process_0~14_combout\);

-- Location: LCCOMB_X12_Y6_N12
\c_eth0|c_rx|crc|crc_reg[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[13]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(13),
	combout => \c_eth0|c_rx|crc|crc_reg[13]~feeder_combout\);

-- Location: FF_X12_Y6_N13
\c_eth0|c_rx|crc|crc_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[13]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(13));

-- Location: FF_X12_Y5_N11
\c_eth0|c_rx|crc|crc_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(12),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(12));

-- Location: LCCOMB_X12_Y5_N10
\c_eth0|c_rx|crc|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~7_combout\ = (\c_eth0|c_rx|crc|crc_reg\(13) & (\c_eth0|c_rx|crc|crc_existing\(13) & (\c_eth0|c_rx|crc|crc_existing\(12) $ (!\c_eth0|c_rx|crc|crc_reg\(12))))) # (!\c_eth0|c_rx|crc|crc_reg\(13) & 
-- (!\c_eth0|c_rx|crc|crc_existing\(13) & (\c_eth0|c_rx|crc|crc_existing\(12) $ (!\c_eth0|c_rx|crc|crc_reg\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(13),
	datab => \c_eth0|c_rx|crc|crc_existing\(12),
	datac => \c_eth0|c_rx|crc|crc_reg\(12),
	datad => \c_eth0|c_rx|crc|crc_existing\(13),
	combout => \c_eth0|c_rx|crc|process_0~7_combout\);

-- Location: LCCOMB_X11_Y6_N26
\c_eth0|c_rx|crc|crc_reg[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[11]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(11),
	combout => \c_eth0|c_rx|crc|crc_reg[11]~feeder_combout\);

-- Location: FF_X11_Y6_N27
\c_eth0|c_rx|crc|crc_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[11]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(11));

-- Location: FF_X12_Y5_N25
\c_eth0|c_rx|crc|crc_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(10),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(10));

-- Location: LCCOMB_X12_Y5_N24
\c_eth0|c_rx|crc|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~6_combout\ = (\c_eth0|c_rx|crc|crc_reg\(11) & (\c_eth0|c_rx|crc|crc_existing\(11) & (\c_eth0|c_rx|crc|crc_existing\(10) $ (!\c_eth0|c_rx|crc|crc_reg\(10))))) # (!\c_eth0|c_rx|crc|crc_reg\(11) & 
-- (!\c_eth0|c_rx|crc|crc_existing\(11) & (\c_eth0|c_rx|crc|crc_existing\(10) $ (!\c_eth0|c_rx|crc|crc_reg\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(11),
	datab => \c_eth0|c_rx|crc|crc_existing\(10),
	datac => \c_eth0|c_rx|crc|crc_reg\(10),
	datad => \c_eth0|c_rx|crc|crc_existing\(11),
	combout => \c_eth0|c_rx|crc|process_0~6_combout\);

-- Location: LCCOMB_X12_Y6_N20
\c_eth0|c_rx|crc|crc_reg[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[15]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(15),
	combout => \c_eth0|c_rx|crc|crc_reg[15]~feeder_combout\);

-- Location: FF_X12_Y6_N21
\c_eth0|c_rx|crc|crc_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[15]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(15));

-- Location: FF_X12_Y5_N5
\c_eth0|c_rx|crc|crc_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(14),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(14));

-- Location: LCCOMB_X12_Y5_N4
\c_eth0|c_rx|crc|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~8_combout\ = (\c_eth0|c_rx|crc|crc_reg\(15) & (\c_eth0|c_rx|crc|crc_existing\(15) & (\c_eth0|c_rx|crc|crc_reg\(14) $ (!\c_eth0|c_rx|crc|crc_existing\(14))))) # (!\c_eth0|c_rx|crc|crc_reg\(15) & 
-- (!\c_eth0|c_rx|crc|crc_existing\(15) & (\c_eth0|c_rx|crc|crc_reg\(14) $ (!\c_eth0|c_rx|crc|crc_existing\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(15),
	datab => \c_eth0|c_rx|crc|crc_existing\(15),
	datac => \c_eth0|c_rx|crc|crc_reg\(14),
	datad => \c_eth0|c_rx|crc|crc_existing\(14),
	combout => \c_eth0|c_rx|crc|process_0~8_combout\);

-- Location: FF_X16_Y6_N11
\c_eth0|c_rx|crc|crc_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(8),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(8));

-- Location: LCCOMB_X16_Y6_N28
\c_eth0|c_rx|crc|crc_reg[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[9]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(9),
	combout => \c_eth0|c_rx|crc|crc_reg[9]~feeder_combout\);

-- Location: FF_X16_Y6_N29
\c_eth0|c_rx|crc|crc_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[9]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(9));

-- Location: LCCOMB_X16_Y6_N10
\c_eth0|c_rx|crc|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~5_combout\ = (\c_eth0|c_rx|crc|crc_existing\(8) & (\c_eth0|c_rx|crc|crc_reg\(8) & (\c_eth0|c_rx|crc|crc_existing\(9) $ (!\c_eth0|c_rx|crc|crc_reg\(9))))) # (!\c_eth0|c_rx|crc|crc_existing\(8) & (!\c_eth0|c_rx|crc|crc_reg\(8) & 
-- (\c_eth0|c_rx|crc|crc_existing\(9) $ (!\c_eth0|c_rx|crc|crc_reg\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(8),
	datab => \c_eth0|c_rx|crc|crc_existing\(9),
	datac => \c_eth0|c_rx|crc|crc_reg\(8),
	datad => \c_eth0|c_rx|crc|crc_reg\(9),
	combout => \c_eth0|c_rx|crc|process_0~5_combout\);

-- Location: LCCOMB_X12_Y5_N22
\c_eth0|c_rx|crc|process_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~9_combout\ = (\c_eth0|c_rx|crc|process_0~7_combout\ & (\c_eth0|c_rx|crc|process_0~6_combout\ & (\c_eth0|c_rx|crc|process_0~8_combout\ & \c_eth0|c_rx|crc|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~7_combout\,
	datab => \c_eth0|c_rx|crc|process_0~6_combout\,
	datac => \c_eth0|c_rx|crc|process_0~8_combout\,
	datad => \c_eth0|c_rx|crc|process_0~5_combout\,
	combout => \c_eth0|c_rx|crc|process_0~9_combout\);

-- Location: FF_X12_Y6_N11
\c_eth0|c_rx|crc|crc_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(4),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(4));

-- Location: FF_X12_Y6_N29
\c_eth0|c_rx|crc|crc_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(5),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(5));

-- Location: LCCOMB_X12_Y6_N10
\c_eth0|c_rx|crc|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~2_combout\ = (\c_eth0|c_rx|crc|crc_existing\(4) & (\c_eth0|c_rx|crc|crc_reg\(4) & (\c_eth0|c_rx|crc|crc_existing\(5) $ (!\c_eth0|c_rx|crc|crc_reg\(5))))) # (!\c_eth0|c_rx|crc|crc_existing\(4) & (!\c_eth0|c_rx|crc|crc_reg\(4) & 
-- (\c_eth0|c_rx|crc|crc_existing\(5) $ (!\c_eth0|c_rx|crc|crc_reg\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(4),
	datab => \c_eth0|c_rx|crc|crc_existing\(5),
	datac => \c_eth0|c_rx|crc|crc_reg\(4),
	datad => \c_eth0|c_rx|crc|crc_reg\(5),
	combout => \c_eth0|c_rx|crc|process_0~2_combout\);

-- Location: LCCOMB_X11_Y6_N24
\c_eth0|c_rx|crc|crc_reg[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|crc_reg[3]~feeder_combout\ = \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(3),
	combout => \c_eth0|c_rx|crc|crc_reg[3]~feeder_combout\);

-- Location: FF_X11_Y6_N25
\c_eth0|c_rx|crc|crc_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|crc_reg[3]~feeder_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(3));

-- Location: FF_X12_Y6_N1
\c_eth0|c_rx|crc|crc_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(2),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(2));

-- Location: LCCOMB_X12_Y6_N0
\c_eth0|c_rx|crc|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~1_combout\ = (\c_eth0|c_rx|crc|crc_existing\(2) & (\c_eth0|c_rx|crc|crc_reg\(2) & (\c_eth0|c_rx|crc|crc_reg\(3) $ (!\c_eth0|c_rx|crc|crc_existing\(3))))) # (!\c_eth0|c_rx|crc|crc_existing\(2) & (!\c_eth0|c_rx|crc|crc_reg\(2) & 
-- (\c_eth0|c_rx|crc|crc_reg\(3) $ (!\c_eth0|c_rx|crc|crc_existing\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(2),
	datab => \c_eth0|c_rx|crc|crc_reg\(3),
	datac => \c_eth0|c_rx|crc|crc_reg\(2),
	datad => \c_eth0|c_rx|crc|crc_existing\(3),
	combout => \c_eth0|c_rx|crc|process_0~1_combout\);

-- Location: FF_X14_Y6_N13
\c_eth0|c_rx|crc|crc_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(0),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(0));

-- Location: FF_X16_Y6_N17
\c_eth0|c_rx|crc|crc_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(1),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(1));

-- Location: LCCOMB_X14_Y6_N12
\c_eth0|c_rx|crc|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~0_combout\ = (\c_eth0|c_rx|crc|crc_existing\(1) & (\c_eth0|c_rx|crc|crc_reg\(1) & (\c_eth0|c_rx|crc|crc_existing\(0) $ (!\c_eth0|c_rx|crc|crc_reg\(0))))) # (!\c_eth0|c_rx|crc|crc_existing\(1) & (!\c_eth0|c_rx|crc|crc_reg\(1) & 
-- (\c_eth0|c_rx|crc|crc_existing\(0) $ (!\c_eth0|c_rx|crc|crc_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_existing\(1),
	datab => \c_eth0|c_rx|crc|crc_existing\(0),
	datac => \c_eth0|c_rx|crc|crc_reg\(0),
	datad => \c_eth0|c_rx|crc|crc_reg\(1),
	combout => \c_eth0|c_rx|crc|process_0~0_combout\);

-- Location: FF_X13_Y6_N21
\c_eth0|c_rx|crc|crc_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(7),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(7));

-- Location: FF_X12_Y6_N3
\c_eth0|c_rx|crc|crc_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|crc|crc_core|crc_in_signal\(6),
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	sload => VCC,
	ena => \c_eth0|c_rx|crc|crc_reg[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|crc_reg\(6));

-- Location: LCCOMB_X12_Y6_N2
\c_eth0|c_rx|crc|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~3_combout\ = (\c_eth0|c_rx|crc|crc_reg\(7) & (\c_eth0|c_rx|crc|crc_existing\(7) & (\c_eth0|c_rx|crc|crc_reg\(6) $ (!\c_eth0|c_rx|crc|crc_existing\(6))))) # (!\c_eth0|c_rx|crc|crc_reg\(7) & (!\c_eth0|c_rx|crc|crc_existing\(7) & 
-- (\c_eth0|c_rx|crc|crc_reg\(6) $ (!\c_eth0|c_rx|crc|crc_existing\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|crc_reg\(7),
	datab => \c_eth0|c_rx|crc|crc_existing\(7),
	datac => \c_eth0|c_rx|crc|crc_reg\(6),
	datad => \c_eth0|c_rx|crc|crc_existing\(6),
	combout => \c_eth0|c_rx|crc|process_0~3_combout\);

-- Location: LCCOMB_X12_Y6_N18
\c_eth0|c_rx|crc|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~4_combout\ = (\c_eth0|c_rx|crc|process_0~2_combout\ & (\c_eth0|c_rx|crc|process_0~1_combout\ & (\c_eth0|c_rx|crc|process_0~0_combout\ & \c_eth0|c_rx|crc|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~2_combout\,
	datab => \c_eth0|c_rx|crc|process_0~1_combout\,
	datac => \c_eth0|c_rx|crc|process_0~0_combout\,
	datad => \c_eth0|c_rx|crc|process_0~3_combout\,
	combout => \c_eth0|c_rx|crc|process_0~4_combout\);

-- Location: LCCOMB_X12_Y5_N28
\c_eth0|c_rx|crc|process_0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~20_combout\ = (\c_eth0|c_rx|crc|process_0~19_combout\ & (\c_eth0|c_rx|crc|process_0~14_combout\ & (\c_eth0|c_rx|crc|process_0~9_combout\ & \c_eth0|c_rx|crc|process_0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|crc|process_0~19_combout\,
	datab => \c_eth0|c_rx|crc|process_0~14_combout\,
	datac => \c_eth0|c_rx|crc|process_0~9_combout\,
	datad => \c_eth0|c_rx|crc|process_0~4_combout\,
	combout => \c_eth0|c_rx|crc|process_0~20_combout\);

-- Location: LCCOMB_X13_Y7_N24
\c_eth0|c_rx|crc|process_0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|crc|process_0~21_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & \c_eth0|c_rx|crc|process_0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth0|c_rx|crc|process_0~20_combout\,
	combout => \c_eth0|c_rx|crc|process_0~21_combout\);

-- Location: FF_X13_Y7_N25
\c_eth0|c_rx|crc|fcs_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|crc|process_0~21_combout\,
	clrn => \c_eth0|c_rx|crc|ALT_INV_process_0~22_combout\,
	ena => \c_eth0|c_rx|crc|final~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|crc|fcs_reg~q\);

-- Location: LCCOMB_X7_Y6_N10
\c_eth0|c_rx|addr_reader|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|process_0~6_combout\ = (\c_eth0|c_rx|addr_reader|Selector0~14_combout\ & (\c_eth0|c_rx|addr_reader|state.IDLE~q\ & ((!\c_eth0|c_rx|crc|fcs_reg~q\) # (!\c_eth0|c_rx|addr_reader|state.CRC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|Selector0~14_combout\,
	datac => \c_eth0|c_rx|crc|fcs_reg~q\,
	datad => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	combout => \c_eth0|c_rx|addr_reader|process_0~6_combout\);

-- Location: LCCOMB_X5_Y7_N28
\c_eth0|c_rx|addr_reader|addr_reg[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~8_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg~7_combout\) # ((\c_eth0|c_rx|addr_reader|Equal0~4_combout\ & \c_eth0|c_rx|addr_reader|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg[9]~6_combout\,
	datab => \c_eth0|c_rx|addr_reader|Equal0~4_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg~7_combout\,
	datad => \c_eth0|c_rx|addr_reader|Equal0~6_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~8_combout\);

-- Location: LCCOMB_X5_Y7_N30
\c_eth0|c_rx|addr_reader|addr_reg[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\ = (!\c_eth0|c_rx|addr_reader|process_0~6_combout\ & ((\c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\) # ((\c_eth0|c_rx|addr_reader|begin_fcs~3_combout\ & \c_eth0|c_rx|addr_reader|addr_reg[9]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|process_0~6_combout\,
	datab => \c_eth0|c_rx|addr_reader|begin_fcs~3_combout\,
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~5_combout\,
	datad => \c_eth0|c_rx|addr_reader|addr_reg[9]~8_combout\,
	combout => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\);

-- Location: LCCOMB_X4_Y7_N30
\c_eth0|c_rx|addr_reader|Add4~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Add4~26_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\ & \c_eth0|c_rx|addr_reader|Add4~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|addr_reader|addr_reg[9]~9_combout\,
	datad => \c_eth0|c_rx|addr_reader|Add4~24_combout\,
	combout => \c_eth0|c_rx|addr_reader|Add4~26_combout\);

-- Location: FF_X4_Y7_N31
\c_eth0|c_rx|addr_reader|addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|Add4~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|addr_reader|addr_reg[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|addr_reg\(9));

-- Location: LCCOMB_X8_Y8_N8
\c_eth0|c_rx|axi_FSM|size_buf[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[0]~11_combout\ = \c_eth0|c_rx|pr_FSM|cnt_size\(0) $ (VCC)
-- \c_eth0|c_rx|axi_FSM|size_buf[0]~12\ = CARRY(\c_eth0|c_rx|pr_FSM|cnt_size\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(0),
	datad => VCC,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[0]~11_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[0]~12\);

-- Location: LCCOMB_X8_Y8_N10
\c_eth0|c_rx|axi_FSM|size_buf[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[1]~13_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth0|c_rx|axi_FSM|size_buf[0]~12\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth0|c_rx|axi_FSM|size_buf[0]~12\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|size_buf[1]~14\ = CARRY((!\c_eth0|c_rx|axi_FSM|size_buf[0]~12\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[0]~12\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[1]~13_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[1]~14\);

-- Location: LCCOMB_X8_Y8_N12
\c_eth0|c_rx|axi_FSM|size_buf[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[2]~15_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (\c_eth0|c_rx|axi_FSM|size_buf[1]~14\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth0|c_rx|axi_FSM|size_buf[1]~14\ & VCC))
-- \c_eth0|c_rx|axi_FSM|size_buf[2]~16\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(2) & !\c_eth0|c_rx|axi_FSM|size_buf[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[1]~14\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[2]~15_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[2]~16\);

-- Location: LCCOMB_X8_Y8_N14
\c_eth0|c_rx|axi_FSM|size_buf[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[3]~17_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth0|c_rx|axi_FSM|size_buf[2]~16\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(3) & ((\c_eth0|c_rx|axi_FSM|size_buf[2]~16\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|size_buf[3]~18\ = CARRY((!\c_eth0|c_rx|axi_FSM|size_buf[2]~16\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[2]~16\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[3]~17_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[3]~18\);

-- Location: LCCOMB_X8_Y8_N16
\c_eth0|c_rx|axi_FSM|size_buf[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[4]~19_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(4) & (\c_eth0|c_rx|axi_FSM|size_buf[3]~18\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(4) & (!\c_eth0|c_rx|axi_FSM|size_buf[3]~18\ & VCC))
-- \c_eth0|c_rx|axi_FSM|size_buf[4]~20\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(4) & !\c_eth0|c_rx|axi_FSM|size_buf[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[3]~18\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[4]~19_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[4]~20\);

-- Location: LCCOMB_X8_Y8_N18
\c_eth0|c_rx|axi_FSM|size_buf[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[5]~21_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth0|c_rx|axi_FSM|size_buf[4]~20\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(5) & ((\c_eth0|c_rx|axi_FSM|size_buf[4]~20\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|size_buf[5]~22\ = CARRY((!\c_eth0|c_rx|axi_FSM|size_buf[4]~20\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[4]~20\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[5]~21_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[5]~22\);

-- Location: LCCOMB_X8_Y8_N20
\c_eth0|c_rx|axi_FSM|size_buf[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[6]~23_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(6) & (\c_eth0|c_rx|axi_FSM|size_buf[5]~22\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(6) & (!\c_eth0|c_rx|axi_FSM|size_buf[5]~22\ & VCC))
-- \c_eth0|c_rx|axi_FSM|size_buf[6]~24\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(6) & !\c_eth0|c_rx|axi_FSM|size_buf[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[5]~22\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[6]~23_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[6]~24\);

-- Location: LCCOMB_X8_Y8_N22
\c_eth0|c_rx|axi_FSM|size_buf[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[7]~25_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth0|c_rx|axi_FSM|size_buf[6]~24\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(7) & ((\c_eth0|c_rx|axi_FSM|size_buf[6]~24\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|size_buf[7]~26\ = CARRY((!\c_eth0|c_rx|axi_FSM|size_buf[6]~24\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[6]~24\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[7]~25_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[7]~26\);

-- Location: LCCOMB_X8_Y8_N24
\c_eth0|c_rx|axi_FSM|size_buf[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[8]~27_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(8) & (\c_eth0|c_rx|axi_FSM|size_buf[7]~26\ $ (GND))) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(8) & (!\c_eth0|c_rx|axi_FSM|size_buf[7]~26\ & VCC))
-- \c_eth0|c_rx|axi_FSM|size_buf[8]~28\ = CARRY((\c_eth0|c_rx|pr_FSM|cnt_size\(8) & !\c_eth0|c_rx|axi_FSM|size_buf[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[7]~26\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[8]~27_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[8]~28\);

-- Location: LCCOMB_X8_Y8_N26
\c_eth0|c_rx|axi_FSM|size_buf[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[9]~29_combout\ = (\c_eth0|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth0|c_rx|axi_FSM|size_buf[8]~28\)) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(9) & ((\c_eth0|c_rx|axi_FSM|size_buf[8]~28\) # (GND)))
-- \c_eth0|c_rx|axi_FSM|size_buf[9]~30\ = CARRY((!\c_eth0|c_rx|axi_FSM|size_buf[8]~28\) # (!\c_eth0|c_rx|pr_FSM|cnt_size\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth0|c_rx|axi_FSM|size_buf[8]~28\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[9]~29_combout\,
	cout => \c_eth0|c_rx|axi_FSM|size_buf[9]~30\);

-- Location: FF_X8_Y8_N27
\c_eth0|c_rx|axi_FSM|size_buf[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[9]~29_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(9));

-- Location: FF_X8_Y8_N25
\c_eth0|c_rx|axi_FSM|size_buf[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[8]~27_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(8));

-- Location: LCCOMB_X9_Y8_N0
\c_eth0|c_rx|axi_FSM|current_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~14_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(9) & (\c_eth0|c_rx|axi_FSM|size_buf\(9) & (\c_eth0|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(8))))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(9) & 
-- (!\c_eth0|c_rx|axi_FSM|size_buf\(9) & (\c_eth0|c_rx|addr_reader|addr_reg\(8) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(9),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(8),
	datac => \c_eth0|c_rx|axi_FSM|size_buf\(9),
	datad => \c_eth0|c_rx|axi_FSM|size_buf\(8),
	combout => \c_eth0|c_rx|axi_FSM|current_state~14_combout\);

-- Location: FF_X8_Y8_N23
\c_eth0|c_rx|axi_FSM|size_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[7]~25_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(7));

-- Location: FF_X8_Y8_N21
\c_eth0|c_rx|axi_FSM|size_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[6]~23_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(6));

-- Location: LCCOMB_X8_Y8_N30
\c_eth0|c_rx|axi_FSM|current_state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~12_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(6) & (\c_eth0|c_rx|axi_FSM|size_buf\(6) & (\c_eth0|c_rx|addr_reader|addr_reg\(7) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(7))))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(6) & 
-- (!\c_eth0|c_rx|axi_FSM|size_buf\(6) & (\c_eth0|c_rx|addr_reader|addr_reg\(7) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(6),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(7),
	datac => \c_eth0|c_rx|axi_FSM|size_buf\(7),
	datad => \c_eth0|c_rx|axi_FSM|size_buf\(6),
	combout => \c_eth0|c_rx|axi_FSM|current_state~12_combout\);

-- Location: FF_X8_Y8_N15
\c_eth0|c_rx|axi_FSM|size_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[3]~17_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(3));

-- Location: FF_X8_Y8_N13
\c_eth0|c_rx|axi_FSM|size_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[2]~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(2));

-- Location: LCCOMB_X8_Y8_N2
\c_eth0|c_rx|axi_FSM|current_state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~10_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(3) & (!\c_eth0|c_rx|axi_FSM|size_buf\(3) & (\c_eth0|c_rx|addr_reader|addr_reg\(2) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(2))))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(3) & 
-- (\c_eth0|c_rx|axi_FSM|size_buf\(3) & (\c_eth0|c_rx|addr_reader|addr_reg\(2) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(3),
	datab => \c_eth0|c_rx|addr_reader|addr_reg\(2),
	datac => \c_eth0|c_rx|axi_FSM|size_buf\(3),
	datad => \c_eth0|c_rx|axi_FSM|size_buf\(2),
	combout => \c_eth0|c_rx|axi_FSM|current_state~10_combout\);

-- Location: FF_X8_Y8_N17
\c_eth0|c_rx|axi_FSM|size_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[4]~19_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(4));

-- Location: FF_X8_Y8_N19
\c_eth0|c_rx|axi_FSM|size_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[5]~21_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(5));

-- Location: LCCOMB_X8_Y8_N4
\c_eth0|c_rx|axi_FSM|current_state~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~11_combout\ = (\c_eth0|c_rx|addr_reader|addr_reg\(4) & (\c_eth0|c_rx|axi_FSM|size_buf\(4) & (\c_eth0|c_rx|addr_reader|addr_reg\(5) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(5))))) # (!\c_eth0|c_rx|addr_reader|addr_reg\(4) & 
-- (!\c_eth0|c_rx|axi_FSM|size_buf\(4) & (\c_eth0|c_rx|addr_reader|addr_reg\(5) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(4),
	datab => \c_eth0|c_rx|axi_FSM|size_buf\(4),
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(5),
	datad => \c_eth0|c_rx|axi_FSM|size_buf\(5),
	combout => \c_eth0|c_rx|axi_FSM|current_state~11_combout\);

-- Location: FF_X8_Y8_N11
\c_eth0|c_rx|axi_FSM|size_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[1]~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(1));

-- Location: FF_X8_Y8_N9
\c_eth0|c_rx|axi_FSM|size_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[0]~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(0));

-- Location: LCCOMB_X8_Y8_N0
\c_eth0|c_rx|axi_FSM|current_state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~9_combout\ = (\c_eth0|c_rx|axi_FSM|size_buf\(1) & (!\c_eth0|c_rx|addr_reader|addr_reg\(1) & (\c_eth0|c_rx|axi_FSM|size_buf\(0) $ (!\c_eth0|c_rx|addr_reader|addr_reg\(0))))) # (!\c_eth0|c_rx|axi_FSM|size_buf\(1) & 
-- (\c_eth0|c_rx|addr_reader|addr_reg\(1) & (\c_eth0|c_rx|axi_FSM|size_buf\(0) $ (!\c_eth0|c_rx|addr_reader|addr_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|size_buf\(1),
	datab => \c_eth0|c_rx|axi_FSM|size_buf\(0),
	datac => \c_eth0|c_rx|addr_reader|addr_reg\(0),
	datad => \c_eth0|c_rx|addr_reader|addr_reg\(1),
	combout => \c_eth0|c_rx|axi_FSM|current_state~9_combout\);

-- Location: LCCOMB_X8_Y8_N6
\c_eth0|c_rx|axi_FSM|current_state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~13_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~12_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~10_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~11_combout\ & \c_eth0|c_rx|axi_FSM|current_state~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~12_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~10_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~11_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~9_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~13_combout\);

-- Location: LCCOMB_X8_Y8_N28
\c_eth0|c_rx|axi_FSM|size_buf[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|size_buf[10]~31_combout\ = \c_eth0|c_rx|axi_FSM|size_buf[9]~30\ $ (!\c_eth0|c_rx|pr_FSM|cnt_size\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|pr_FSM|cnt_size\(10),
	cin => \c_eth0|c_rx|axi_FSM|size_buf[9]~30\,
	combout => \c_eth0|c_rx|axi_FSM|size_buf[10]~31_combout\);

-- Location: FF_X8_Y8_N29
\c_eth0|c_rx|axi_FSM|size_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|size_buf[10]~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|size_buf\(10));

-- Location: LCCOMB_X10_Y10_N20
\c_eth0|c_rx|axi_FSM|current_state~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~27_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (\c_eth0|c_rx|addr_reader|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~27_combout\);

-- Location: LCCOMB_X10_Y10_N18
\c_eth0|c_rx|axi_FSM|current_state~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~28_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~25_combout\ & (!\c_eth0|c_rx|axi_FSM|current_state~23_combout\ & ((\c_eth0|c_rx|axi_FSM|current_state~27_combout\)))) # (!\c_eth0|c_rx|axi_FSM|current_state~25_combout\ & 
-- (((\c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~23_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~27_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~28_combout\);

-- Location: FF_X10_Y10_N19
\c_eth0|c_rx|axi_FSM|current_state.AXI_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|current_state~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\);

-- Location: LCCOMB_X9_Y10_N24
\c_eth0|c_rx|axi_FSM|current_state~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~15_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\ & (\c_eth0|c_rx|addr_reader|addr_reg\(10) $ (!\c_eth0|c_rx|axi_FSM|size_buf\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|addr_reg\(10),
	datac => \c_eth0|c_rx|axi_FSM|size_buf\(10),
	datad => \c_eth0|c_rx|axi_FSM|current_state.AXI_DATA~q\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~15_combout\);

-- Location: LCCOMB_X9_Y10_N2
\c_eth0|c_rx|axi_FSM|current_state~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~16_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~14_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~13_combout\ & \c_eth0|c_rx|axi_FSM|current_state~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~14_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~13_combout\,
	datad => \c_eth0|c_rx|axi_FSM|current_state~15_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~16_combout\);

-- Location: LCCOMB_X10_Y10_N16
\c_eth0|c_rx|axi_FSM|current_state~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|axi_FSM|current_state~26_combout\ = (\c_eth0|c_rx|axi_FSM|current_state~16_combout\ & (\c_eth0|c_rx|axi_FSM|current_state~25_combout\ & !\c_eth0|c_rx|axi_FSM|current_state~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state~16_combout\,
	datab => \c_eth0|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state~23_combout\,
	combout => \c_eth0|c_rx|axi_FSM|current_state~26_combout\);

-- Location: FF_X10_Y10_N17
\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|axi_FSM|current_state~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\);

-- Location: LCCOMB_X6_Y6_N20
\c_eth0|c_rx|addr_reader|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector2~0_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & ((\c_eth0|c_rx|crc|fcs_reg~q\) # ((\c_eth0|c_rx|addr_reader|state.AXI~q\ & !\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\)))) # 
-- (!\c_eth0|c_rx|addr_reader|state.CRC~q\ & (\c_eth0|c_rx|addr_reader|state.AXI~q\ & (!\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|Selector2~0_combout\);

-- Location: FF_X6_Y6_N9
\c_eth0|c_rx|addr_reader|state.AXI\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|state.AXI~q\);

-- Location: LCCOMB_X7_Y6_N24
\c_eth0|c_rx|addr_reader|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector0~13_combout\ = (!\c_eth0|c_rx|addr_reader|state.IDLE~q\ & \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_rx|addr_reader|state.IDLE~q\,
	datac => \c_eth0|c_rx|pr_FSM|current_state.RX_END~q\,
	combout => \c_eth0|c_rx|addr_reader|Selector0~13_combout\);

-- Location: LCCOMB_X6_Y6_N6
\c_eth0|c_rx|addr_reader|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector0~14_combout\ = (\c_eth0|c_rx|addr_reader|Selector0~13_combout\) # ((\c_eth0|c_rx|addr_reader|state.AXI~q\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\))) # (!\c_eth0|c_rx|addr_reader|state.AXI~q\ & 
-- (\c_eth0|c_rx|addr_reader|process_0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	datab => \c_eth0|c_rx|addr_reader|process_0~5_combout\,
	datac => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth0|c_rx|addr_reader|Selector0~13_combout\,
	combout => \c_eth0|c_rx|addr_reader|Selector0~14_combout\);

-- Location: LCCOMB_X6_Y6_N2
\c_eth0|c_rx|addr_reader|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|Selector1~2_combout\ = (\c_eth0|c_rx|addr_reader|state.CRC~q\ & (!\c_eth0|c_rx|crc|fcs_reg~q\ & ((\c_eth0|c_rx|addr_reader|Selector0~13_combout\) # (!\c_eth0|c_rx|addr_reader|Selector0~14_combout\)))) # 
-- (!\c_eth0|c_rx|addr_reader|state.CRC~q\ & (((\c_eth0|c_rx|addr_reader|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|Selector0~14_combout\,
	datab => \c_eth0|c_rx|addr_reader|Selector0~13_combout\,
	datac => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|Selector1~2_combout\);

-- Location: LCCOMB_X6_Y6_N26
\c_eth0|c_rx|addr_reader|state.CRC~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|state.CRC~feeder_combout\ = \c_eth0|c_rx|addr_reader|Selector1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_rx|addr_reader|Selector1~2_combout\,
	combout => \c_eth0|c_rx|addr_reader|state.CRC~feeder_combout\);

-- Location: FF_X6_Y6_N27
\c_eth0|c_rx|addr_reader|state.CRC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_rx|addr_reader|state.CRC~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_rx|addr_reader|state.CRC~q\);

-- Location: LCCOMB_X6_Y6_N8
\c_eth0|c_rx|addr_reader|axi_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_rx|addr_reader|axi_en~0_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((\c_eth0|c_rx|addr_reader|state.AXI~q\) # ((\c_eth0|c_rx|addr_reader|state.CRC~q\ & \c_eth0|c_rx|crc|fcs_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|state.CRC~q\,
	datab => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_eth0|c_rx|addr_reader|state.AXI~q\,
	datad => \c_eth0|c_rx|crc|fcs_reg~q\,
	combout => \c_eth0|c_rx|addr_reader|axi_en~0_combout\);

-- Location: LCCOMB_X21_Y13_N26
\c_interconnect|active_port~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~17_combout\ = (\c_interconnect|active_port.NO_PORT~q\ & ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((!\c_eth1|c_rx|addr_reader|axi_en~0_combout\) # (!\c_interconnect|active_port.PORT_B~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_interconnect|active_port.PORT_B~q\,
	datac => \c_eth1|c_rx|addr_reader|axi_en~0_combout\,
	datad => \c_interconnect|active_port.NO_PORT~q\,
	combout => \c_interconnect|active_port~17_combout\);

-- Location: LCCOMB_X21_Y13_N24
\c_interconnect|active_port~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~16_combout\ = ((!\c_eth0|c_rx|addr_reader|axi_en~0_combout\ & (!\c_eth1|c_rx|addr_reader|axi_en~0_combout\ & !\c_interconnect|active_port.NO_PORT~q\))) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1|c_rx|addr_reader|axi_en~0_combout\,
	datad => \c_interconnect|active_port.NO_PORT~q\,
	combout => \c_interconnect|active_port~16_combout\);

-- Location: LCCOMB_X21_Y13_N18
\c_interconnect|active_port~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~19_combout\ = (!\c_interconnect|active_port~16_combout\ & (((\c_eth0|c_rx|addr_reader|axi_en~0_combout\ & \c_interconnect|active_port~18_combout\)) # (!\c_interconnect|active_port~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_interconnect|active_port~18_combout\,
	datac => \c_interconnect|active_port~17_combout\,
	datad => \c_interconnect|active_port~16_combout\,
	combout => \c_interconnect|active_port~19_combout\);

-- Location: FF_X21_Y13_N19
\c_interconnect|active_port.NO_PORT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|active_port~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|active_port.NO_PORT~q\);

-- Location: LCCOMB_X21_Y13_N20
\c_interconnect|active_port~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~14_combout\ = (!\c_interconnect|active_port.NO_PORT~q\ & (\c_eth1|c_rx|addr_reader|axi_en~0_combout\ & ((\c_interconnect|last_port.PORT_A~q\) # (!\c_eth0|c_rx|addr_reader|axi_en~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_interconnect|active_port.NO_PORT~q\,
	datac => \c_eth1|c_rx|addr_reader|axi_en~0_combout\,
	datad => \c_interconnect|last_port.PORT_A~q\,
	combout => \c_interconnect|active_port~14_combout\);

-- Location: LCCOMB_X21_Y13_N4
\c_interconnect|active_port~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|active_port~15_combout\ = (\c_interconnect|active_port~14_combout\) # ((!\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & (\c_interconnect|active_port.NO_PORT~q\ & \c_interconnect|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_interconnect|active_port.NO_PORT~q\,
	datac => \c_interconnect|Selector26~0_combout\,
	datad => \c_interconnect|active_port~14_combout\,
	combout => \c_interconnect|active_port~15_combout\);

-- Location: FF_X21_Y13_N5
\c_interconnect|active_port.PORT_B\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|active_port~15_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|active_port.PORT_B~q\);

-- Location: LCCOMB_X19_Y9_N2
\c_eth1|c_rx|axi_FSM|current_state~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~27_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~27_combout\);

-- Location: LCCOMB_X18_Y9_N0
\c_eth1|c_rx|axi_FSM|current_state~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~28_combout\ = (!\c_eth1|c_rx|axi_FSM|current_state~27_combout\ & (((!\c_eth1|c_rx|addr_reader|axi_en~0_combout\ & !\c_eth1|c_rx|addr_reader|fcs_fail~q\)) # (!\c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|addr_reader|axi_en~0_combout\,
	datab => \c_eth1|c_rx|addr_reader|fcs_fail~q\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~27_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~28_combout\);

-- Location: LCCOMB_X18_Y9_N30
\c_eth1|c_rx|axi_FSM|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|Selector1~4_combout\ = (\c_eth1|c_rx|axi_FSM|Selector1~3_combout\) # (((\c_eth1|c_rx|axi_FSM|current_state~20_combout\ & !\c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\)) # (!\c_eth1|c_rx|axi_FSM|current_state~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~20_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_WAIT~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~28_combout\,
	combout => \c_eth1|c_rx|axi_FSM|Selector1~4_combout\);

-- Location: LCCOMB_X18_Y9_N20
\c_eth1|c_rx|axi_FSM|current_state~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~32_combout\ = (!\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & !\c_eth1|c_rx|axi_FSM|current_state~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~32_combout\);

-- Location: LCCOMB_X18_Y9_N26
\c_eth1|c_rx|axi_FSM|current_state~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~33_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~32_combout\ & ((\c_eth1|c_rx|axi_FSM|Selector1~3_combout\) # ((!\c_eth1|c_rx|axi_FSM|Selector1~4_combout\ & \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|Selector1~4_combout\,
	datab => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~32_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~33_combout\);

-- Location: FF_X18_Y9_N27
\c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|current_state~33_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\);

-- Location: LCCOMB_X18_Y9_N28
\c_eth1|c_rx|axi_FSM|current_state~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~38_combout\ = ((!\c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & (\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\ & !\c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\))) # (!\c_eth1|c_rx|axi_FSM|current_state~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datab => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~28_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~38_combout\);

-- Location: LCCOMB_X18_Y9_N10
\c_eth1|c_rx|axi_FSM|current_state~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~29_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # ((\c_eth1|c_rx|axi_FSM|current_state~25_combout\) # ((\c_eth1|c_rx|axi_FSM|current_state~20_combout\) # (\c_eth1|c_rx|axi_FSM|current_state~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state~20_combout\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~38_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~29_combout\);

-- Location: LCCOMB_X18_Y9_N22
\c_eth1|c_rx|axi_FSM|current_state~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~31_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~29_combout\ & (!\c_eth1|c_rx|axi_FSM|current_state~25_combout\ & ((!\c_eth1|c_rx|axi_FSM|current_state~27_combout\)))) # (!\c_eth1|c_rx|axi_FSM|current_state~29_combout\ 
-- & (((\c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~29_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~27_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~31_combout\);

-- Location: FF_X18_Y9_N23
\c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|current_state~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\);

-- Location: LCCOMB_X19_Y7_N24
\c_eth1|c_rx|pr_FSM|packet_hand~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|packet_hand~0_combout\ = (\c_eth1|c_rx|pr_FSM|packet_hand~q\ & (!\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\)) # (!\c_eth1|c_rx|pr_FSM|packet_hand~q\ & (((!\c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\ & 
-- \c_eth1|c_rx|pr_FSM|Selector4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	datab => \c_eth1|c_rx|axi_FSM|current_state.AXI_IDLE~q\,
	datac => \c_eth1|c_rx|pr_FSM|packet_hand~q\,
	datad => \c_eth1|c_rx|pr_FSM|Selector4~3_combout\,
	combout => \c_eth1|c_rx|pr_FSM|packet_hand~0_combout\);

-- Location: FF_X19_Y7_N25
\c_eth1|c_rx|pr_FSM|packet_hand\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|packet_hand~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|packet_hand~q\);

-- Location: LCCOMB_X19_Y7_N26
\c_eth1|c_rx|pr_FSM|Selector5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|Selector5~11_combout\ = (!\c_eth1|c_rx|pr_FSM|current_state.RX_END~q\) # (!\c_eth1|c_rx|pr_FSM|packet_hand~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|packet_hand~q\,
	datac => \c_eth1|c_rx|pr_FSM|current_state.RX_END~q\,
	combout => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\);

-- Location: FF_X21_Y7_N1
\c_eth1|c_rx|pr_FSM|cnt_size[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[0]~16_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(0));

-- Location: LCCOMB_X21_Y7_N2
\c_eth1|c_rx|pr_FSM|cnt_size[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[1]~20_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(1) & (!\c_eth1|c_rx|pr_FSM|cnt_size[0]~17\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1) & ((\c_eth1|c_rx|pr_FSM|cnt_size[0]~17\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[1]~21\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[0]~17\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(1),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[0]~17\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[1]~20_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[1]~21\);

-- Location: FF_X21_Y7_N3
\c_eth1|c_rx|pr_FSM|cnt_size[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[1]~20_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(1));

-- Location: LCCOMB_X21_Y7_N4
\c_eth1|c_rx|pr_FSM|cnt_size[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[2]~22_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (\c_eth1|c_rx|pr_FSM|cnt_size[1]~21\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(2) & (!\c_eth1|c_rx|pr_FSM|cnt_size[1]~21\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[2]~23\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(2) & !\c_eth1|c_rx|pr_FSM|cnt_size[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(2),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[1]~21\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[2]~22_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[2]~23\);

-- Location: FF_X21_Y7_N5
\c_eth1|c_rx|pr_FSM|cnt_size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[2]~22_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(2));

-- Location: LCCOMB_X21_Y7_N6
\c_eth1|c_rx|pr_FSM|cnt_size[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[3]~24_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(3) & (!\c_eth1|c_rx|pr_FSM|cnt_size[2]~23\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(3) & ((\c_eth1|c_rx|pr_FSM|cnt_size[2]~23\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[3]~25\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[2]~23\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(3),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[2]~23\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[3]~24_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[3]~25\);

-- Location: FF_X21_Y7_N7
\c_eth1|c_rx|pr_FSM|cnt_size[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[3]~24_combout\,
	asdata => \c_eth1|c_rx|pr_FSM|Selector5~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(3));

-- Location: LCCOMB_X21_Y7_N8
\c_eth1|c_rx|pr_FSM|cnt_size[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[4]~26_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(4) & (\c_eth1|c_rx|pr_FSM|cnt_size[3]~25\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(4) & (!\c_eth1|c_rx|pr_FSM|cnt_size[3]~25\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[4]~27\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(4) & !\c_eth1|c_rx|pr_FSM|cnt_size[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(4),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[3]~25\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[4]~26_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[4]~27\);

-- Location: FF_X21_Y7_N9
\c_eth1|c_rx|pr_FSM|cnt_size[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[4]~26_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(4));

-- Location: LCCOMB_X21_Y7_N10
\c_eth1|c_rx|pr_FSM|cnt_size[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[5]~28_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(5) & (!\c_eth1|c_rx|pr_FSM|cnt_size[4]~27\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(5) & ((\c_eth1|c_rx|pr_FSM|cnt_size[4]~27\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[5]~29\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[4]~27\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(5),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[4]~27\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[5]~28_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[5]~29\);

-- Location: FF_X21_Y7_N11
\c_eth1|c_rx|pr_FSM|cnt_size[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[5]~28_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(5));

-- Location: LCCOMB_X21_Y7_N12
\c_eth1|c_rx|pr_FSM|cnt_size[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[6]~30_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(6) & (\c_eth1|c_rx|pr_FSM|cnt_size[5]~29\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(6) & (!\c_eth1|c_rx|pr_FSM|cnt_size[5]~29\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[6]~31\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(6) & !\c_eth1|c_rx|pr_FSM|cnt_size[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|pr_FSM|cnt_size\(6),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[5]~29\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[6]~30_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[6]~31\);

-- Location: FF_X21_Y7_N13
\c_eth1|c_rx|pr_FSM|cnt_size[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[6]~30_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(6));

-- Location: LCCOMB_X21_Y7_N14
\c_eth1|c_rx|pr_FSM|cnt_size[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[7]~32_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(7) & (!\c_eth1|c_rx|pr_FSM|cnt_size[6]~31\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(7) & ((\c_eth1|c_rx|pr_FSM|cnt_size[6]~31\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[7]~33\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[6]~31\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(7),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[6]~31\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[7]~32_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[7]~33\);

-- Location: FF_X21_Y7_N15
\c_eth1|c_rx|pr_FSM|cnt_size[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[7]~32_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(7));

-- Location: LCCOMB_X21_Y7_N16
\c_eth1|c_rx|pr_FSM|cnt_size[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[8]~34_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(8) & (\c_eth1|c_rx|pr_FSM|cnt_size[7]~33\ $ (GND))) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(8) & (!\c_eth1|c_rx|pr_FSM|cnt_size[7]~33\ & VCC))
-- \c_eth1|c_rx|pr_FSM|cnt_size[8]~35\ = CARRY((\c_eth1|c_rx|pr_FSM|cnt_size\(8) & !\c_eth1|c_rx|pr_FSM|cnt_size[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(8),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[7]~33\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[8]~34_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[8]~35\);

-- Location: FF_X21_Y7_N17
\c_eth1|c_rx|pr_FSM|cnt_size[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[8]~34_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(8));

-- Location: LCCOMB_X21_Y7_N18
\c_eth1|c_rx|pr_FSM|cnt_size[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|pr_FSM|cnt_size[9]~36_combout\ = (\c_eth1|c_rx|pr_FSM|cnt_size\(9) & (!\c_eth1|c_rx|pr_FSM|cnt_size[8]~35\)) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(9) & ((\c_eth1|c_rx|pr_FSM|cnt_size[8]~35\) # (GND)))
-- \c_eth1|c_rx|pr_FSM|cnt_size[9]~37\ = CARRY((!\c_eth1|c_rx|pr_FSM|cnt_size[8]~35\) # (!\c_eth1|c_rx|pr_FSM|cnt_size\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|pr_FSM|cnt_size\(9),
	datad => VCC,
	cin => \c_eth1|c_rx|pr_FSM|cnt_size[8]~35\,
	combout => \c_eth1|c_rx|pr_FSM|cnt_size[9]~36_combout\,
	cout => \c_eth1|c_rx|pr_FSM|cnt_size[9]~37\);

-- Location: FF_X21_Y7_N19
\c_eth1|c_rx|pr_FSM|cnt_size[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[9]~36_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(9));

-- Location: FF_X21_Y7_N21
\c_eth1|c_rx|pr_FSM|cnt_size[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|pr_FSM|cnt_size[10]~38_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_rx|pr_FSM|cnt_size~18_combout\,
	ena => \c_eth1|c_rx|pr_FSM|cnt_size[14]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|pr_FSM|cnt_size\(10));

-- Location: LCCOMB_X22_Y7_N30
\c_eth1|c_rx|axi_FSM|size_buf[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|size_buf[10]~31_combout\ = \c_eth1|c_rx|axi_FSM|size_buf[9]~30\ $ (!\c_eth1|c_rx|pr_FSM|cnt_size\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_rx|pr_FSM|cnt_size\(10),
	cin => \c_eth1|c_rx|axi_FSM|size_buf[9]~30\,
	combout => \c_eth1|c_rx|axi_FSM|size_buf[10]~31_combout\);

-- Location: FF_X22_Y7_N31
\c_eth1|c_rx|axi_FSM|size_buf[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|size_buf[10]~31_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_rx|axi_FSM|Selector1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|size_buf\(10));

-- Location: LCCOMB_X18_Y9_N12
\c_eth1|c_rx|axi_FSM|current_state~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~26_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\ & ((\c_eth1|c_rx|addr_reader|Selector2~0_combout\) # (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_SIZE~q\,
	datab => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~26_combout\);

-- Location: LCCOMB_X18_Y9_N2
\c_eth1|c_rx|axi_FSM|current_state~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~30_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~29_combout\ & (!\c_eth1|c_rx|axi_FSM|current_state~25_combout\ & ((\c_eth1|c_rx|axi_FSM|current_state~26_combout\)))) # (!\c_eth1|c_rx|axi_FSM|current_state~29_combout\ & 
-- (((\c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~29_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~26_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~30_combout\);

-- Location: FF_X18_Y9_N3
\c_eth1|c_rx|axi_FSM|current_state.AXI_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|current_state~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\);

-- Location: LCCOMB_X19_Y9_N0
\c_eth1|c_rx|axi_FSM|current_state~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~19_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\ & (\c_eth1|c_rx|axi_FSM|size_buf\(10) $ (!\c_eth1|c_rx|addr_reader|addr_reg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|axi_FSM|size_buf\(10),
	datac => \c_eth1|c_rx|addr_reader|addr_reg\(10),
	datad => \c_eth1|c_rx|axi_FSM|current_state.AXI_DATA~q\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~19_combout\);

-- Location: LCCOMB_X18_Y9_N8
\c_eth1|c_rx|axi_FSM|current_state~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_rx|axi_FSM|current_state~37_combout\ = (\c_eth1|c_rx|axi_FSM|current_state~19_combout\ & (!\c_eth1|c_rx|axi_FSM|current_state~25_combout\ & (\c_eth1|c_rx|axi_FSM|current_state~17_combout\ & \c_eth1|c_rx|axi_FSM|current_state~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state~19_combout\,
	datab => \c_eth1|c_rx|axi_FSM|current_state~25_combout\,
	datac => \c_eth1|c_rx|axi_FSM|current_state~17_combout\,
	datad => \c_eth1|c_rx|axi_FSM|current_state~18_combout\,
	combout => \c_eth1|c_rx|axi_FSM|current_state~37_combout\);

-- Location: FF_X18_Y9_N9
\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_rx|axi_FSM|current_state~37_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\);

-- Location: LCCOMB_X21_Y13_N8
\c_interconnect|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector26~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & ((\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (\c_eth1|c_rx|addr_reader|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|addr_reader|Selector2~0_combout\,
	combout => \c_interconnect|Selector26~0_combout\);

-- Location: FF_X21_Y13_N9
\c_interconnect|PA_TX_tvalid_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector26~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tvalid_reg~q\);

-- Location: LCCOMB_X21_Y13_N2
\c_interconnect|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector27~0_combout\ = (\c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\ & \c_interconnect|active_port.PORT_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_interconnect|active_port.PORT_B~q\,
	combout => \c_interconnect|Selector27~0_combout\);

-- Location: FF_X21_Y13_N3
\c_interconnect|PA_TX_tlast_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector27~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tlast_reg~q\);

-- Location: LCCOMB_X22_Y17_N6
\c_eth0_rb|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~0_combout\ = \c_eth0_rb|cap_len\(0) $ (VCC)
-- \c_eth0_rb|Add0~1\ = CARRY(\c_eth0_rb|cap_len\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(0),
	datad => VCC,
	combout => \c_eth0_rb|Add0~0_combout\,
	cout => \c_eth0_rb|Add0~1\);

-- Location: LCCOMB_X24_Y17_N22
\c_eth0_rb|ram_a_we~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_we~1_combout\ = (\c_eth0_rb|cap_overflow~q\) # ((\c_eth0_rb|capturing~q\ & (\c_eth0_rb|cap_len\(11))) # (!\c_eth0_rb|capturing~q\ & ((\c_eth0_rb|buffer_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|cap_overflow~q\,
	datac => \c_eth0_rb|cap_len\(11),
	datad => \c_eth0_rb|buffer_valid~q\,
	combout => \c_eth0_rb|ram_a_we~1_combout\);

-- Location: LCCOMB_X23_Y17_N16
\c_eth0_rb|ram_a_we~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_we~2_combout\ = (\c_interconnect|PA_TX_tvalid_reg~q\ & !\c_eth0_rb|ram_a_we~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|PA_TX_tvalid_reg~q\,
	datad => \c_eth0_rb|ram_a_we~1_combout\,
	combout => \c_eth0_rb|ram_a_we~2_combout\);

-- Location: FF_X23_Y17_N17
\c_eth0_rb|ram_a_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_we~2_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_we~q\);

-- Location: LCCOMB_X23_Y17_N14
\c_eth0_rb|ram_a_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(10) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|cap_len\(10),
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~0_combout\);

-- Location: LCCOMB_X23_Y17_N30
\c_eth0_rb|ram_a_addr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr[2]~1_combout\ = ((\c_interconnect|PA_TX_tvalid_reg~q\ & !\c_eth0_rb|ram_a_we~1_combout\)) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datad => \c_eth0_rb|ram_a_we~1_combout\,
	combout => \c_eth0_rb|ram_a_addr[2]~1_combout\);

-- Location: FF_X23_Y17_N15
\c_eth0_rb|ram_a_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~0_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(10));

-- Location: LCCOMB_X28_Y14_N24
\c_eth0_rb|u_ram|ram1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~26_combout\ = (\c_eth0_rb|ram_a_we~q\ & \c_eth0_rb|ram_a_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|ram_a_we~q\,
	datad => \c_eth0_rb|ram_a_addr\(10),
	combout => \c_eth0_rb|u_ram|ram1~26_combout\);

-- Location: LCCOMB_X26_Y11_N8
\c_interconnect|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector25~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_B~q\,
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_interconnect|Selector25~0_combout\);

-- Location: FF_X26_Y11_N9
\c_interconnect|PA_TX_tdata_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector25~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(0));

-- Location: LCCOMB_X28_Y15_N14
\c_eth0_rb|ram_a_din~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~1_combout\ = (\c_interconnect|PA_TX_tdata_reg\(0) & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|PA_TX_tdata_reg\(0),
	datad => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0_rb|ram_a_din~1_combout\);

-- Location: FF_X28_Y15_N15
\c_eth0_rb|ram_a_din[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~1_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(0));

-- Location: LCCOMB_X23_Y17_N2
\c_eth0_rb|ram_a_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~2_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(0) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(0),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~2_combout\);

-- Location: FF_X23_Y17_N3
\c_eth0_rb|ram_a_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~2_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(0));

-- Location: LCCOMB_X23_Y17_N28
\c_eth0_rb|ram_a_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~3_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(1) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|cap_len\(1),
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~3_combout\);

-- Location: FF_X23_Y17_N29
\c_eth0_rb|ram_a_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~3_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(1));

-- Location: LCCOMB_X23_Y17_N22
\c_eth0_rb|ram_a_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~4_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(2) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(2),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~4_combout\);

-- Location: FF_X23_Y17_N23
\c_eth0_rb|ram_a_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~4_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(2));

-- Location: LCCOMB_X23_Y17_N24
\c_eth0_rb|ram_a_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~5_combout\ = (\c_eth0_rb|cap_len\(3) & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(3),
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~5_combout\);

-- Location: FF_X23_Y17_N25
\c_eth0_rb|ram_a_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~5_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(3));

-- Location: LCCOMB_X23_Y17_N18
\c_eth0_rb|ram_a_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~6_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(4) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|cap_len\(4),
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~6_combout\);

-- Location: FF_X23_Y17_N19
\c_eth0_rb|ram_a_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~6_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(4));

-- Location: LCCOMB_X23_Y17_N20
\c_eth0_rb|ram_a_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~7_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(5) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|cap_len\(5),
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~7_combout\);

-- Location: FF_X23_Y17_N21
\c_eth0_rb|ram_a_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~7_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(5));

-- Location: LCCOMB_X23_Y17_N6
\c_eth0_rb|ram_a_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~8_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(6) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(6),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~8_combout\);

-- Location: FF_X23_Y17_N7
\c_eth0_rb|ram_a_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~8_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(6));

-- Location: LCCOMB_X23_Y17_N8
\c_eth0_rb|ram_a_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~9_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(7) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(7),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~9_combout\);

-- Location: FF_X23_Y17_N9
\c_eth0_rb|ram_a_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~9_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(7));

-- Location: LCCOMB_X23_Y17_N10
\c_eth0_rb|ram_a_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~10_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(8) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(8),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~10_combout\);

-- Location: FF_X23_Y17_N11
\c_eth0_rb|ram_a_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~10_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(8));

-- Location: LCCOMB_X23_Y17_N12
\c_eth0_rb|ram_a_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_addr~11_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|cap_len\(9) & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|cap_len\(9),
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|ram_a_addr~11_combout\);

-- Location: FF_X23_Y17_N13
\c_eth0_rb|ram_a_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_addr~11_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_addr\(9));

-- Location: LCCOMB_X22_Y18_N24
\c_eth0_rb|stored_len~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~35_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~22_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth0_rb|cap_overflow~q\,
	datad => \c_eth0_rb|Add0~22_combout\,
	combout => \c_eth0_rb|stored_len~35_combout\);

-- Location: LCCOMB_X23_Y17_N4
\c_eth0_rb|stored_len[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len[9]~24_combout\ = ((\c_interconnect|PA_TX_tlast_reg~q\ & (\c_interconnect|PA_TX_tvalid_reg~q\ & !\c_eth0_rb|ram_a_we~1_combout\))) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datac => \c_interconnect|PA_TX_tvalid_reg~q\,
	datad => \c_eth0_rb|ram_a_we~1_combout\,
	combout => \c_eth0_rb|stored_len[9]~24_combout\);

-- Location: FF_X22_Y18_N25
\c_eth0_rb|stored_len[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~35_combout\,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(11));

-- Location: FF_X24_Y18_N23
\c_eth0_rb|stored_len[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~34_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(9));

-- Location: FF_X24_Y18_N21
\c_eth0_rb|stored_len[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~33_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(8));

-- Location: FF_X24_Y18_N19
\c_eth0_rb|stored_len[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~32_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(7));

-- Location: FF_X24_Y18_N17
\c_eth0_rb|stored_len[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~31_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(6));

-- Location: FF_X24_Y18_N15
\c_eth0_rb|stored_len[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~30_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(5));

-- Location: FF_X24_Y18_N13
\c_eth0_rb|stored_len[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~29_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(4));

-- Location: FF_X24_Y18_N11
\c_eth0_rb|stored_len[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~28_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(3));

-- Location: FF_X24_Y18_N9
\c_eth0_rb|stored_len[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~27_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(2));

-- Location: FF_X24_Y18_N7
\c_eth0_rb|stored_len[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~26_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(1));

-- Location: LCCOMB_X24_Y18_N0
\c_eth0_rb|stored_len~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~25_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|Add0~0_combout\) # ((!\c_eth0_rb|capturing~q\ & !\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|Add0~0_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~25_combout\);

-- Location: FF_X24_Y18_N1
\c_eth0_rb|stored_len[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~25_combout\,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(0));

-- Location: LCCOMB_X24_Y18_N4
\c_eth0_rb|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~0_combout\ = \c_eth0_rb|stored_len\(0) $ (VCC)
-- \c_eth0_rb|Add1~1\ = CARRY(\c_eth0_rb|stored_len\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|stored_len\(0),
	datad => VCC,
	combout => \c_eth0_rb|Add1~0_combout\,
	cout => \c_eth0_rb|Add1~1\);

-- Location: LCCOMB_X24_Y18_N6
\c_eth0_rb|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~2_combout\ = (\c_eth0_rb|stored_len\(1) & (\c_eth0_rb|Add1~1\ & VCC)) # (!\c_eth0_rb|stored_len\(1) & (!\c_eth0_rb|Add1~1\))
-- \c_eth0_rb|Add1~3\ = CARRY((!\c_eth0_rb|stored_len\(1) & !\c_eth0_rb|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(1),
	datad => VCC,
	cin => \c_eth0_rb|Add1~1\,
	combout => \c_eth0_rb|Add1~2_combout\,
	cout => \c_eth0_rb|Add1~3\);

-- Location: LCCOMB_X24_Y18_N8
\c_eth0_rb|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~4_combout\ = (\c_eth0_rb|stored_len\(2) & ((GND) # (!\c_eth0_rb|Add1~3\))) # (!\c_eth0_rb|stored_len\(2) & (\c_eth0_rb|Add1~3\ $ (GND)))
-- \c_eth0_rb|Add1~5\ = CARRY((\c_eth0_rb|stored_len\(2)) # (!\c_eth0_rb|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|stored_len\(2),
	datad => VCC,
	cin => \c_eth0_rb|Add1~3\,
	combout => \c_eth0_rb|Add1~4_combout\,
	cout => \c_eth0_rb|Add1~5\);

-- Location: LCCOMB_X24_Y18_N10
\c_eth0_rb|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~6_combout\ = (\c_eth0_rb|stored_len\(3) & (\c_eth0_rb|Add1~5\ & VCC)) # (!\c_eth0_rb|stored_len\(3) & (!\c_eth0_rb|Add1~5\))
-- \c_eth0_rb|Add1~7\ = CARRY((!\c_eth0_rb|stored_len\(3) & !\c_eth0_rb|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(3),
	datad => VCC,
	cin => \c_eth0_rb|Add1~5\,
	combout => \c_eth0_rb|Add1~6_combout\,
	cout => \c_eth0_rb|Add1~7\);

-- Location: LCCOMB_X24_Y18_N12
\c_eth0_rb|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~8_combout\ = (\c_eth0_rb|stored_len\(4) & ((GND) # (!\c_eth0_rb|Add1~7\))) # (!\c_eth0_rb|stored_len\(4) & (\c_eth0_rb|Add1~7\ $ (GND)))
-- \c_eth0_rb|Add1~9\ = CARRY((\c_eth0_rb|stored_len\(4)) # (!\c_eth0_rb|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(4),
	datad => VCC,
	cin => \c_eth0_rb|Add1~7\,
	combout => \c_eth0_rb|Add1~8_combout\,
	cout => \c_eth0_rb|Add1~9\);

-- Location: LCCOMB_X24_Y18_N14
\c_eth0_rb|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~10_combout\ = (\c_eth0_rb|stored_len\(5) & (\c_eth0_rb|Add1~9\ & VCC)) # (!\c_eth0_rb|stored_len\(5) & (!\c_eth0_rb|Add1~9\))
-- \c_eth0_rb|Add1~11\ = CARRY((!\c_eth0_rb|stored_len\(5) & !\c_eth0_rb|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|stored_len\(5),
	datad => VCC,
	cin => \c_eth0_rb|Add1~9\,
	combout => \c_eth0_rb|Add1~10_combout\,
	cout => \c_eth0_rb|Add1~11\);

-- Location: LCCOMB_X24_Y18_N16
\c_eth0_rb|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~12_combout\ = (\c_eth0_rb|stored_len\(6) & ((GND) # (!\c_eth0_rb|Add1~11\))) # (!\c_eth0_rb|stored_len\(6) & (\c_eth0_rb|Add1~11\ $ (GND)))
-- \c_eth0_rb|Add1~13\ = CARRY((\c_eth0_rb|stored_len\(6)) # (!\c_eth0_rb|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(6),
	datad => VCC,
	cin => \c_eth0_rb|Add1~11\,
	combout => \c_eth0_rb|Add1~12_combout\,
	cout => \c_eth0_rb|Add1~13\);

-- Location: LCCOMB_X24_Y18_N18
\c_eth0_rb|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~14_combout\ = (\c_eth0_rb|stored_len\(7) & (\c_eth0_rb|Add1~13\ & VCC)) # (!\c_eth0_rb|stored_len\(7) & (!\c_eth0_rb|Add1~13\))
-- \c_eth0_rb|Add1~15\ = CARRY((!\c_eth0_rb|stored_len\(7) & !\c_eth0_rb|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(7),
	datad => VCC,
	cin => \c_eth0_rb|Add1~13\,
	combout => \c_eth0_rb|Add1~14_combout\,
	cout => \c_eth0_rb|Add1~15\);

-- Location: LCCOMB_X24_Y18_N20
\c_eth0_rb|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~16_combout\ = (\c_eth0_rb|stored_len\(8) & ((GND) # (!\c_eth0_rb|Add1~15\))) # (!\c_eth0_rb|stored_len\(8) & (\c_eth0_rb|Add1~15\ $ (GND)))
-- \c_eth0_rb|Add1~17\ = CARRY((\c_eth0_rb|stored_len\(8)) # (!\c_eth0_rb|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|stored_len\(8),
	datad => VCC,
	cin => \c_eth0_rb|Add1~15\,
	combout => \c_eth0_rb|Add1~16_combout\,
	cout => \c_eth0_rb|Add1~17\);

-- Location: LCCOMB_X24_Y18_N22
\c_eth0_rb|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~18_combout\ = (\c_eth0_rb|stored_len\(9) & (\c_eth0_rb|Add1~17\ & VCC)) # (!\c_eth0_rb|stored_len\(9) & (!\c_eth0_rb|Add1~17\))
-- \c_eth0_rb|Add1~19\ = CARRY((!\c_eth0_rb|stored_len\(9) & !\c_eth0_rb|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(9),
	datad => VCC,
	cin => \c_eth0_rb|Add1~17\,
	combout => \c_eth0_rb|Add1~18_combout\,
	cout => \c_eth0_rb|Add1~19\);

-- Location: LCCOMB_X24_Y18_N24
\c_eth0_rb|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~20_combout\ = (\c_eth0_rb|stored_len\(10) & ((GND) # (!\c_eth0_rb|Add1~19\))) # (!\c_eth0_rb|stored_len\(10) & (\c_eth0_rb|Add1~19\ $ (GND)))
-- \c_eth0_rb|Add1~21\ = CARRY((\c_eth0_rb|stored_len\(10)) # (!\c_eth0_rb|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(10),
	datad => VCC,
	cin => \c_eth0_rb|Add1~19\,
	combout => \c_eth0_rb|Add1~20_combout\,
	cout => \c_eth0_rb|Add1~21\);

-- Location: LCCOMB_X24_Y18_N26
\c_eth0_rb|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~22_combout\ = (\c_eth0_rb|stored_len\(11) & (\c_eth0_rb|Add1~21\ & VCC)) # (!\c_eth0_rb|stored_len\(11) & (!\c_eth0_rb|Add1~21\))
-- \c_eth0_rb|Add1~23\ = CARRY((!\c_eth0_rb|stored_len\(11) & !\c_eth0_rb|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|stored_len\(11),
	datad => VCC,
	cin => \c_eth0_rb|Add1~21\,
	combout => \c_eth0_rb|Add1~22_combout\,
	cout => \c_eth0_rb|Add1~23\);

-- Location: LCCOMB_X24_Y18_N28
\c_eth0_rb|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add1~24_combout\ = \c_eth0_rb|Add1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c_eth0_rb|Add1~23\,
	combout => \c_eth0_rb|Add1~24_combout\);

-- Location: LCCOMB_X25_Y17_N16
\c_eth0_rb|ram_b_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~0_combout\ = (\c_eth0_rb|out_valid_pipe~q\ & \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\,
	combout => \c_eth0_rb|ram_b_addr~0_combout\);

-- Location: LCCOMB_X25_Y18_N4
\c_eth0_rb|rd_index~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~3_combout\ = (!\c_eth0_rb|Add1~24_combout\ & (\c_eth0_rb|Equal0~6_combout\ & \c_eth0_rb|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add1~24_combout\,
	datab => \c_eth0_rb|Equal0~6_combout\,
	datad => \c_eth0_rb|Equal0~5_combout\,
	combout => \c_eth0_rb|rd_index~3_combout\);

-- Location: LCCOMB_X23_Y18_N0
\c_eth0_rb|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~0_combout\ = \c_eth0_rb|rd_index\(0) $ (VCC)
-- \c_eth0_rb|Add2~1\ = CARRY(\c_eth0_rb|rd_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(0),
	datad => VCC,
	combout => \c_eth0_rb|Add2~0_combout\,
	cout => \c_eth0_rb|Add2~1\);

-- Location: LCCOMB_X25_Y18_N24
\c_eth0_rb|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~8_combout\ = (\c_eth0_rb|Equal0~6_combout\ & (!\c_eth0_rb|Add1~24_combout\ & \c_eth0_rb|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|Equal0~6_combout\,
	datac => \c_eth0_rb|Add1~24_combout\,
	datad => \c_eth0_rb|Equal0~5_combout\,
	combout => \c_eth0_rb|Equal0~8_combout\);

-- Location: LCCOMB_X26_Y18_N24
\c_eth0_rb|rd_index~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~1_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~0_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~0_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~1_combout\);

-- Location: LCCOMB_X25_Y17_N24
\c_eth0_rb|rd_index[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index[7]~2_combout\ = (((\c_eth0|c_tx|c_fsm_axi|state.IDLE~q\ & \c_eth0_rb|out_valid_pipe~q\)) # (!\c_eth0_rb|out_state~q\)) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|out_state~q\,
	combout => \c_eth0_rb|rd_index[7]~2_combout\);

-- Location: FF_X26_Y18_N25
\c_eth0_rb|rd_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~1_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(0));

-- Location: LCCOMB_X23_Y18_N2
\c_eth0_rb|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~2_combout\ = (\c_eth0_rb|rd_index\(1) & (!\c_eth0_rb|Add2~1\)) # (!\c_eth0_rb|rd_index\(1) & ((\c_eth0_rb|Add2~1\) # (GND)))
-- \c_eth0_rb|Add2~3\ = CARRY((!\c_eth0_rb|Add2~1\) # (!\c_eth0_rb|rd_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(1),
	datad => VCC,
	cin => \c_eth0_rb|Add2~1\,
	combout => \c_eth0_rb|Add2~2_combout\,
	cout => \c_eth0_rb|Add2~3\);

-- Location: LCCOMB_X26_Y18_N26
\c_eth0_rb|rd_index~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~4_combout\ = (\c_eth0_rb|Add2~2_combout\ & (\c_eth0_rb|rd_index[7]~0_combout\ & ((!\c_eth0_rb|Equal0~4_combout\) # (!\c_eth0_rb|rd_index~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add2~2_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|rd_index~3_combout\,
	datad => \c_eth0_rb|Equal0~4_combout\,
	combout => \c_eth0_rb|rd_index~4_combout\);

-- Location: FF_X26_Y18_N27
\c_eth0_rb|rd_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~4_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(1));

-- Location: LCCOMB_X23_Y18_N4
\c_eth0_rb|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~4_combout\ = (\c_eth0_rb|rd_index\(2) & (\c_eth0_rb|Add2~3\ $ (GND))) # (!\c_eth0_rb|rd_index\(2) & (!\c_eth0_rb|Add2~3\ & VCC))
-- \c_eth0_rb|Add2~5\ = CARRY((\c_eth0_rb|rd_index\(2) & !\c_eth0_rb|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(2),
	datad => VCC,
	cin => \c_eth0_rb|Add2~3\,
	combout => \c_eth0_rb|Add2~4_combout\,
	cout => \c_eth0_rb|Add2~5\);

-- Location: LCCOMB_X26_Y18_N28
\c_eth0_rb|rd_index~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~5_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~4_combout\ & ((!\c_eth0_rb|rd_index~3_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|rd_index~3_combout\,
	datad => \c_eth0_rb|Add2~4_combout\,
	combout => \c_eth0_rb|rd_index~5_combout\);

-- Location: FF_X26_Y18_N29
\c_eth0_rb|rd_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~5_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(2));

-- Location: LCCOMB_X23_Y18_N6
\c_eth0_rb|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~6_combout\ = (\c_eth0_rb|rd_index\(3) & (!\c_eth0_rb|Add2~5\)) # (!\c_eth0_rb|rd_index\(3) & ((\c_eth0_rb|Add2~5\) # (GND)))
-- \c_eth0_rb|Add2~7\ = CARRY((!\c_eth0_rb|Add2~5\) # (!\c_eth0_rb|rd_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(3),
	datad => VCC,
	cin => \c_eth0_rb|Add2~5\,
	combout => \c_eth0_rb|Add2~6_combout\,
	cout => \c_eth0_rb|Add2~7\);

-- Location: LCCOMB_X26_Y18_N14
\c_eth0_rb|rd_index~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~6_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~6_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~6_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~6_combout\);

-- Location: FF_X26_Y18_N15
\c_eth0_rb|rd_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~6_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(3));

-- Location: LCCOMB_X23_Y18_N8
\c_eth0_rb|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~8_combout\ = (\c_eth0_rb|rd_index\(4) & (\c_eth0_rb|Add2~7\ $ (GND))) # (!\c_eth0_rb|rd_index\(4) & (!\c_eth0_rb|Add2~7\ & VCC))
-- \c_eth0_rb|Add2~9\ = CARRY((\c_eth0_rb|rd_index\(4) & !\c_eth0_rb|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(4),
	datad => VCC,
	cin => \c_eth0_rb|Add2~7\,
	combout => \c_eth0_rb|Add2~8_combout\,
	cout => \c_eth0_rb|Add2~9\);

-- Location: LCCOMB_X26_Y18_N8
\c_eth0_rb|rd_index~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~7_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~8_combout\ & ((!\c_eth0_rb|rd_index~3_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|rd_index~3_combout\,
	datad => \c_eth0_rb|Add2~8_combout\,
	combout => \c_eth0_rb|rd_index~7_combout\);

-- Location: FF_X26_Y18_N9
\c_eth0_rb|rd_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~7_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(4));

-- Location: LCCOMB_X23_Y18_N10
\c_eth0_rb|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~10_combout\ = (\c_eth0_rb|rd_index\(5) & (!\c_eth0_rb|Add2~9\)) # (!\c_eth0_rb|rd_index\(5) & ((\c_eth0_rb|Add2~9\) # (GND)))
-- \c_eth0_rb|Add2~11\ = CARRY((!\c_eth0_rb|Add2~9\) # (!\c_eth0_rb|rd_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(5),
	datad => VCC,
	cin => \c_eth0_rb|Add2~9\,
	combout => \c_eth0_rb|Add2~10_combout\,
	cout => \c_eth0_rb|Add2~11\);

-- Location: LCCOMB_X26_Y18_N2
\c_eth0_rb|rd_index~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~8_combout\ = (\c_eth0_rb|Add2~10_combout\ & (\c_eth0_rb|rd_index[7]~0_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add2~10_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Equal0~4_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~8_combout\);

-- Location: FF_X26_Y18_N3
\c_eth0_rb|rd_index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~8_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(5));

-- Location: LCCOMB_X23_Y18_N12
\c_eth0_rb|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~12_combout\ = (\c_eth0_rb|rd_index\(6) & (\c_eth0_rb|Add2~11\ $ (GND))) # (!\c_eth0_rb|rd_index\(6) & (!\c_eth0_rb|Add2~11\ & VCC))
-- \c_eth0_rb|Add2~13\ = CARRY((\c_eth0_rb|rd_index\(6) & !\c_eth0_rb|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(6),
	datad => VCC,
	cin => \c_eth0_rb|Add2~11\,
	combout => \c_eth0_rb|Add2~12_combout\,
	cout => \c_eth0_rb|Add2~13\);

-- Location: LCCOMB_X26_Y18_N4
\c_eth0_rb|rd_index~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~9_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~12_combout\ & ((!\c_eth0_rb|rd_index~3_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|rd_index~3_combout\,
	datad => \c_eth0_rb|Add2~12_combout\,
	combout => \c_eth0_rb|rd_index~9_combout\);

-- Location: FF_X26_Y18_N5
\c_eth0_rb|rd_index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~9_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(6));

-- Location: LCCOMB_X23_Y18_N14
\c_eth0_rb|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~14_combout\ = (\c_eth0_rb|rd_index\(7) & (!\c_eth0_rb|Add2~13\)) # (!\c_eth0_rb|rd_index\(7) & ((\c_eth0_rb|Add2~13\) # (GND)))
-- \c_eth0_rb|Add2~15\ = CARRY((!\c_eth0_rb|Add2~13\) # (!\c_eth0_rb|rd_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(7),
	datad => VCC,
	cin => \c_eth0_rb|Add2~13\,
	combout => \c_eth0_rb|Add2~14_combout\,
	cout => \c_eth0_rb|Add2~15\);

-- Location: LCCOMB_X23_Y18_N16
\c_eth0_rb|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~16_combout\ = (\c_eth0_rb|rd_index\(8) & (\c_eth0_rb|Add2~15\ $ (GND))) # (!\c_eth0_rb|rd_index\(8) & (!\c_eth0_rb|Add2~15\ & VCC))
-- \c_eth0_rb|Add2~17\ = CARRY((\c_eth0_rb|rd_index\(8) & !\c_eth0_rb|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(8),
	datad => VCC,
	cin => \c_eth0_rb|Add2~15\,
	combout => \c_eth0_rb|Add2~16_combout\,
	cout => \c_eth0_rb|Add2~17\);

-- Location: LCCOMB_X26_Y18_N0
\c_eth0_rb|rd_index~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~11_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~16_combout\ & ((!\c_eth0_rb|rd_index~3_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|rd_index~3_combout\,
	datad => \c_eth0_rb|Add2~16_combout\,
	combout => \c_eth0_rb|rd_index~11_combout\);

-- Location: FF_X26_Y18_N1
\c_eth0_rb|rd_index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~11_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(8));

-- Location: LCCOMB_X23_Y18_N18
\c_eth0_rb|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~18_combout\ = (\c_eth0_rb|rd_index\(9) & (!\c_eth0_rb|Add2~17\)) # (!\c_eth0_rb|rd_index\(9) & ((\c_eth0_rb|Add2~17\) # (GND)))
-- \c_eth0_rb|Add2~19\ = CARRY((!\c_eth0_rb|Add2~17\) # (!\c_eth0_rb|rd_index\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(9),
	datad => VCC,
	cin => \c_eth0_rb|Add2~17\,
	combout => \c_eth0_rb|Add2~18_combout\,
	cout => \c_eth0_rb|Add2~19\);

-- Location: LCCOMB_X26_Y18_N10
\c_eth0_rb|rd_index~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~12_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~18_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~18_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~12_combout\);

-- Location: FF_X26_Y18_N11
\c_eth0_rb|rd_index[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~12_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(9));

-- Location: LCCOMB_X25_Y18_N8
\c_eth0_rb|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~5_combout\ = (\c_eth0_rb|rd_index\(8) & (\c_eth0_rb|Add1~16_combout\ & (\c_eth0_rb|Add1~18_combout\ $ (!\c_eth0_rb|rd_index\(9))))) # (!\c_eth0_rb|rd_index\(8) & (!\c_eth0_rb|Add1~16_combout\ & (\c_eth0_rb|Add1~18_combout\ $ 
-- (!\c_eth0_rb|rd_index\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(8),
	datab => \c_eth0_rb|Add1~18_combout\,
	datac => \c_eth0_rb|rd_index\(9),
	datad => \c_eth0_rb|Add1~16_combout\,
	combout => \c_eth0_rb|Equal0~5_combout\);

-- Location: LCCOMB_X25_Y18_N2
\c_eth0_rb|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~7_combout\ = (!\c_eth0_rb|Add1~24_combout\ & (\c_eth0_rb|Equal0~6_combout\ & (\c_eth0_rb|Equal0~4_combout\ & \c_eth0_rb|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add1~24_combout\,
	datab => \c_eth0_rb|Equal0~6_combout\,
	datac => \c_eth0_rb|Equal0~4_combout\,
	datad => \c_eth0_rb|Equal0~5_combout\,
	combout => \c_eth0_rb|Equal0~7_combout\);

-- Location: LCCOMB_X25_Y17_N0
\c_eth0_rb|out_valid_pipe~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|out_valid_pipe~4_combout\ = (\c_eth0_rb|out_valid_pipe~1_combout\) # ((\c_eth0_rb|out_state~q\ & ((!\c_eth0_rb|Equal0~7_combout\) # (!\c_eth0_rb|ram_b_addr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~0_combout\,
	datab => \c_eth0_rb|out_valid_pipe~1_combout\,
	datac => \c_eth0_rb|out_state~q\,
	datad => \c_eth0_rb|Equal0~7_combout\,
	combout => \c_eth0_rb|out_valid_pipe~4_combout\);

-- Location: FF_X25_Y17_N1
\c_eth0_rb|out_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|out_valid_pipe~4_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|out_state~q\);

-- Location: LCCOMB_X25_Y17_N22
\c_eth0_rb|rd_index[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index[7]~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_eth0_rb|out_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|out_state~q\,
	combout => \c_eth0_rb|rd_index[7]~0_combout\);

-- Location: LCCOMB_X26_Y18_N6
\c_eth0_rb|rd_index~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~10_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~14_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~14_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~10_combout\);

-- Location: FF_X26_Y18_N7
\c_eth0_rb|rd_index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~10_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(7));

-- Location: LCCOMB_X24_Y18_N2
\c_eth0_rb|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~3_combout\ = (\c_eth0_rb|rd_index\(7) & (\c_eth0_rb|Add1~14_combout\ & (\c_eth0_rb|Add1~12_combout\ $ (!\c_eth0_rb|rd_index\(6))))) # (!\c_eth0_rb|rd_index\(7) & (!\c_eth0_rb|Add1~14_combout\ & (\c_eth0_rb|Add1~12_combout\ $ 
-- (!\c_eth0_rb|rd_index\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(7),
	datab => \c_eth0_rb|Add1~12_combout\,
	datac => \c_eth0_rb|rd_index\(6),
	datad => \c_eth0_rb|Add1~14_combout\,
	combout => \c_eth0_rb|Equal0~3_combout\);

-- Location: LCCOMB_X23_Y18_N28
\c_eth0_rb|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~2_combout\ = (\c_eth0_rb|rd_index\(5) & (\c_eth0_rb|Add1~10_combout\ & (\c_eth0_rb|Add1~8_combout\ $ (!\c_eth0_rb|rd_index\(4))))) # (!\c_eth0_rb|rd_index\(5) & (!\c_eth0_rb|Add1~10_combout\ & (\c_eth0_rb|Add1~8_combout\ $ 
-- (!\c_eth0_rb|rd_index\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(5),
	datab => \c_eth0_rb|Add1~8_combout\,
	datac => \c_eth0_rb|Add1~10_combout\,
	datad => \c_eth0_rb|rd_index\(4),
	combout => \c_eth0_rb|Equal0~2_combout\);

-- Location: LCCOMB_X23_Y18_N26
\c_eth0_rb|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~1_combout\ = (\c_eth0_rb|rd_index\(2) & (\c_eth0_rb|Add1~4_combout\ & (\c_eth0_rb|Add1~6_combout\ $ (!\c_eth0_rb|rd_index\(3))))) # (!\c_eth0_rb|rd_index\(2) & (!\c_eth0_rb|Add1~4_combout\ & (\c_eth0_rb|Add1~6_combout\ $ 
-- (!\c_eth0_rb|rd_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(2),
	datab => \c_eth0_rb|Add1~4_combout\,
	datac => \c_eth0_rb|Add1~6_combout\,
	datad => \c_eth0_rb|rd_index\(3),
	combout => \c_eth0_rb|Equal0~1_combout\);

-- Location: LCCOMB_X23_Y18_N24
\c_eth0_rb|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~0_combout\ = (\c_eth0_rb|Add1~2_combout\ & (\c_eth0_rb|rd_index\(1) & (\c_eth0_rb|Add1~0_combout\ $ (!\c_eth0_rb|rd_index\(0))))) # (!\c_eth0_rb|Add1~2_combout\ & (!\c_eth0_rb|rd_index\(1) & (\c_eth0_rb|Add1~0_combout\ $ 
-- (!\c_eth0_rb|rd_index\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add1~2_combout\,
	datab => \c_eth0_rb|rd_index\(1),
	datac => \c_eth0_rb|Add1~0_combout\,
	datad => \c_eth0_rb|rd_index\(0),
	combout => \c_eth0_rb|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y18_N30
\c_eth0_rb|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~4_combout\ = (\c_eth0_rb|Equal0~3_combout\ & (\c_eth0_rb|Equal0~2_combout\ & (\c_eth0_rb|Equal0~1_combout\ & \c_eth0_rb|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~3_combout\,
	datab => \c_eth0_rb|Equal0~2_combout\,
	datac => \c_eth0_rb|Equal0~1_combout\,
	datad => \c_eth0_rb|Equal0~0_combout\,
	combout => \c_eth0_rb|Equal0~4_combout\);

-- Location: LCCOMB_X23_Y18_N20
\c_eth0_rb|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~20_combout\ = (\c_eth0_rb|rd_index\(10) & (\c_eth0_rb|Add2~19\ $ (GND))) # (!\c_eth0_rb|rd_index\(10) & (!\c_eth0_rb|Add2~19\ & VCC))
-- \c_eth0_rb|Add2~21\ = CARRY((\c_eth0_rb|rd_index\(10) & !\c_eth0_rb|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|rd_index\(10),
	datad => VCC,
	cin => \c_eth0_rb|Add2~19\,
	combout => \c_eth0_rb|Add2~20_combout\,
	cout => \c_eth0_rb|Add2~21\);

-- Location: LCCOMB_X26_Y18_N30
\c_eth0_rb|rd_index~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~14_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~20_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~20_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~14_combout\);

-- Location: FF_X26_Y18_N31
\c_eth0_rb|rd_index[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~14_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(10));

-- Location: LCCOMB_X23_Y18_N22
\c_eth0_rb|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add2~22_combout\ = \c_eth0_rb|Add2~21\ $ (\c_eth0_rb|rd_index\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|rd_index\(11),
	cin => \c_eth0_rb|Add2~21\,
	combout => \c_eth0_rb|Add2~22_combout\);

-- Location: LCCOMB_X26_Y18_N20
\c_eth0_rb|rd_index~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|rd_index~13_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & (\c_eth0_rb|Add2~22_combout\ & ((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Equal0~4_combout\,
	datab => \c_eth0_rb|rd_index[7]~0_combout\,
	datac => \c_eth0_rb|Add2~22_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|rd_index~13_combout\);

-- Location: FF_X26_Y18_N21
\c_eth0_rb|rd_index[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|rd_index~13_combout\,
	ena => \c_eth0_rb|rd_index[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|rd_index\(11));

-- Location: LCCOMB_X24_Y18_N30
\c_eth0_rb|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Equal0~6_combout\ = (\c_eth0_rb|rd_index\(11) & (\c_eth0_rb|Add1~22_combout\ & (\c_eth0_rb|rd_index\(10) $ (!\c_eth0_rb|Add1~20_combout\)))) # (!\c_eth0_rb|rd_index\(11) & (!\c_eth0_rb|Add1~22_combout\ & (\c_eth0_rb|rd_index\(10) $ 
-- (!\c_eth0_rb|Add1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|rd_index\(11),
	datab => \c_eth0_rb|rd_index\(10),
	datac => \c_eth0_rb|Add1~22_combout\,
	datad => \c_eth0_rb|Add1~20_combout\,
	combout => \c_eth0_rb|Equal0~6_combout\);

-- Location: LCCOMB_X25_Y18_N20
\c_eth0_rb|ram_b_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~2_combout\ = (!\c_eth0_rb|Add1~24_combout\ & (\c_eth0_rb|Equal0~6_combout\ & (\c_eth0_rb|Equal0~4_combout\ & \c_eth0_rb|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add1~24_combout\,
	datab => \c_eth0_rb|Equal0~6_combout\,
	datac => \c_eth0_rb|Equal0~4_combout\,
	datad => \c_eth0_rb|Equal0~5_combout\,
	combout => \c_eth0_rb|ram_b_addr~2_combout\);

-- Location: LCCOMB_X25_Y18_N22
\c_eth0_rb|ram_b_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~3_combout\ = (!\c_eth0_rb|out_valid_pipe~1_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|ram_b_addr~2_combout\) # (!\c_eth0_rb|ram_b_addr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~1_combout\,
	datab => \c_eth0_rb|ram_b_addr~1_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|ram_b_addr~2_combout\,
	combout => \c_eth0_rb|ram_b_addr~3_combout\);

-- Location: FF_X25_Y18_N19
\c_eth0_rb|ram_b_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(0));

-- Location: LCCOMB_X25_Y18_N0
\c_eth0_rb|ram_b_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~4_combout\ = (\c_eth0_rb|rd_index[7]~0_combout\ & ((\c_eth0_rb|out_valid_pipe~1_combout\) # ((\c_eth0_rb|ram_b_addr~1_combout\ & !\c_eth0_rb|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~1_combout\,
	datab => \c_eth0_rb|ram_b_addr~1_combout\,
	datac => \c_eth0_rb|rd_index[7]~0_combout\,
	datad => \c_eth0_rb|Equal0~7_combout\,
	combout => \c_eth0_rb|ram_b_addr~4_combout\);

-- Location: LCCOMB_X25_Y18_N18
\c_eth0_rb|ram_b_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~5_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(0)) # ((\c_eth0_rb|Add2~0_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~0_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~0_combout\,
	datac => \c_eth0_rb|ram_b_addr\(0),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~5_combout\);

-- Location: FF_X25_Y18_N11
\c_eth0_rb|ram_b_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(1));

-- Location: LCCOMB_X25_Y18_N10
\c_eth0_rb|ram_b_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~6_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(1)) # ((\c_eth0_rb|Add2~2_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~2_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~2_combout\,
	datac => \c_eth0_rb|ram_b_addr\(1),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~6_combout\);

-- Location: FF_X26_Y18_N17
\c_eth0_rb|ram_b_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(2));

-- Location: LCCOMB_X26_Y18_N16
\c_eth0_rb|ram_b_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~7_combout\ = (\c_eth0_rb|ram_b_addr~4_combout\ & ((\c_eth0_rb|Add2~4_combout\) # ((\c_eth0_rb|ram_b_addr\(2) & \c_eth0_rb|ram_b_addr~3_combout\)))) # (!\c_eth0_rb|ram_b_addr~4_combout\ & (((\c_eth0_rb|ram_b_addr\(2) & 
-- \c_eth0_rb|ram_b_addr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~4_combout\,
	datab => \c_eth0_rb|Add2~4_combout\,
	datac => \c_eth0_rb|ram_b_addr\(2),
	datad => \c_eth0_rb|ram_b_addr~3_combout\,
	combout => \c_eth0_rb|ram_b_addr~7_combout\);

-- Location: FF_X26_Y18_N19
\c_eth0_rb|ram_b_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(3));

-- Location: LCCOMB_X26_Y18_N18
\c_eth0_rb|ram_b_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~8_combout\ = (\c_eth0_rb|ram_b_addr~4_combout\ & ((\c_eth0_rb|Add2~6_combout\) # ((\c_eth0_rb|ram_b_addr\(3) & \c_eth0_rb|ram_b_addr~3_combout\)))) # (!\c_eth0_rb|ram_b_addr~4_combout\ & (((\c_eth0_rb|ram_b_addr\(3) & 
-- \c_eth0_rb|ram_b_addr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~4_combout\,
	datab => \c_eth0_rb|Add2~6_combout\,
	datac => \c_eth0_rb|ram_b_addr\(3),
	datad => \c_eth0_rb|ram_b_addr~3_combout\,
	combout => \c_eth0_rb|ram_b_addr~8_combout\);

-- Location: FF_X26_Y18_N13
\c_eth0_rb|ram_b_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(4));

-- Location: LCCOMB_X26_Y18_N12
\c_eth0_rb|ram_b_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~9_combout\ = (\c_eth0_rb|ram_b_addr~4_combout\ & ((\c_eth0_rb|Add2~8_combout\) # ((\c_eth0_rb|ram_b_addr\(4) & \c_eth0_rb|ram_b_addr~3_combout\)))) # (!\c_eth0_rb|ram_b_addr~4_combout\ & (((\c_eth0_rb|ram_b_addr\(4) & 
-- \c_eth0_rb|ram_b_addr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~4_combout\,
	datab => \c_eth0_rb|Add2~8_combout\,
	datac => \c_eth0_rb|ram_b_addr\(4),
	datad => \c_eth0_rb|ram_b_addr~3_combout\,
	combout => \c_eth0_rb|ram_b_addr~9_combout\);

-- Location: FF_X26_Y18_N23
\c_eth0_rb|ram_b_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(5));

-- Location: LCCOMB_X26_Y18_N22
\c_eth0_rb|ram_b_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~10_combout\ = (\c_eth0_rb|ram_b_addr~4_combout\ & ((\c_eth0_rb|Add2~10_combout\) # ((\c_eth0_rb|ram_b_addr~3_combout\ & \c_eth0_rb|ram_b_addr\(5))))) # (!\c_eth0_rb|ram_b_addr~4_combout\ & (\c_eth0_rb|ram_b_addr~3_combout\ & 
-- (\c_eth0_rb|ram_b_addr\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~4_combout\,
	datab => \c_eth0_rb|ram_b_addr~3_combout\,
	datac => \c_eth0_rb|ram_b_addr\(5),
	datad => \c_eth0_rb|Add2~10_combout\,
	combout => \c_eth0_rb|ram_b_addr~10_combout\);

-- Location: FF_X25_Y18_N29
\c_eth0_rb|ram_b_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(6));

-- Location: LCCOMB_X25_Y18_N28
\c_eth0_rb|ram_b_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~11_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(6)) # ((\c_eth0_rb|Add2~12_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~12_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~12_combout\,
	datac => \c_eth0_rb|ram_b_addr\(6),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~11_combout\);

-- Location: FF_X25_Y18_N15
\c_eth0_rb|ram_b_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(7));

-- Location: LCCOMB_X25_Y18_N14
\c_eth0_rb|ram_b_addr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~12_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(7)) # ((\c_eth0_rb|Add2~14_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~14_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~14_combout\,
	datac => \c_eth0_rb|ram_b_addr\(7),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~12_combout\);

-- Location: FF_X25_Y18_N17
\c_eth0_rb|ram_b_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(8));

-- Location: LCCOMB_X25_Y18_N16
\c_eth0_rb|ram_b_addr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~13_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(8)) # ((\c_eth0_rb|Add2~16_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~16_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~16_combout\,
	datac => \c_eth0_rb|ram_b_addr\(8),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~13_combout\);

-- Location: FF_X25_Y18_N27
\c_eth0_rb|ram_b_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(9));

-- Location: LCCOMB_X25_Y18_N26
\c_eth0_rb|ram_b_addr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~14_combout\ = (\c_eth0_rb|ram_b_addr~3_combout\ & ((\c_eth0_rb|ram_b_addr\(9)) # ((\c_eth0_rb|Add2~18_combout\ & \c_eth0_rb|ram_b_addr~4_combout\)))) # (!\c_eth0_rb|ram_b_addr~3_combout\ & (\c_eth0_rb|Add2~18_combout\ & 
-- ((\c_eth0_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~3_combout\,
	datab => \c_eth0_rb|Add2~18_combout\,
	datac => \c_eth0_rb|ram_b_addr\(9),
	datad => \c_eth0_rb|ram_b_addr~4_combout\,
	combout => \c_eth0_rb|ram_b_addr~14_combout\);

-- Location: LCCOMB_X26_Y11_N12
\c_interconnect|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector24~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_interconnect|Selector24~0_combout\);

-- Location: FF_X26_Y11_N13
\c_interconnect|PA_TX_tdata_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector24~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(1));

-- Location: LCCOMB_X26_Y11_N24
\c_eth0_rb|ram_a_din~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~3_combout\ = (\c_interconnect|PA_TX_tdata_reg\(1) & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|PA_TX_tdata_reg\(1),
	datac => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0_rb|ram_a_din~3_combout\);

-- Location: FF_X26_Y11_N25
\c_eth0_rb|ram_a_din[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~3_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(1));

-- Location: LCCOMB_X26_Y11_N26
\c_interconnect|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector23~0_combout\ = (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2) & \c_interconnect|active_port.PORT_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datac => \c_interconnect|active_port.PORT_B~q\,
	combout => \c_interconnect|Selector23~0_combout\);

-- Location: FF_X26_Y11_N27
\c_interconnect|PA_TX_tdata_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector23~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(2));

-- Location: LCCOMB_X26_Y11_N6
\c_eth0_rb|ram_a_din~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~2_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PA_TX_tdata_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PA_TX_tdata_reg\(2),
	combout => \c_eth0_rb|ram_a_din~2_combout\);

-- Location: FF_X26_Y11_N7
\c_eth0_rb|ram_a_din[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~2_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(2));

-- Location: LCCOMB_X26_Y11_N4
\c_interconnect|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector22~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_interconnect|Selector22~0_combout\);

-- Location: FF_X26_Y11_N5
\c_interconnect|PA_TX_tdata_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector22~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(3));

-- Location: LCCOMB_X26_Y11_N28
\c_eth0_rb|ram_a_din~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~8_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PA_TX_tdata_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PA_TX_tdata_reg\(3),
	combout => \c_eth0_rb|ram_a_din~8_combout\);

-- Location: FF_X26_Y11_N29
\c_eth0_rb|ram_a_din[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~8_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(3));

-- Location: LCCOMB_X28_Y11_N16
\c_interconnect|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector21~0_combout\ = (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4) & \c_interconnect|active_port.PORT_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	datad => \c_interconnect|active_port.PORT_B~q\,
	combout => \c_interconnect|Selector21~0_combout\);

-- Location: FF_X28_Y11_N17
\c_interconnect|PA_TX_tdata_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector21~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(4));

-- Location: LCCOMB_X28_Y15_N28
\c_eth0_rb|ram_a_din~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~7_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PA_TX_tdata_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datad => \c_interconnect|PA_TX_tdata_reg\(4),
	combout => \c_eth0_rb|ram_a_din~7_combout\);

-- Location: FF_X28_Y15_N29
\c_eth0_rb|ram_a_din[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~7_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(4));

-- Location: LCCOMB_X26_Y11_N2
\c_interconnect|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector20~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_interconnect|Selector20~0_combout\);

-- Location: FF_X26_Y11_N3
\c_interconnect|PA_TX_tdata_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector20~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(5));

-- Location: LCCOMB_X28_Y15_N10
\c_eth0_rb|ram_a_din~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~6_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PA_TX_tdata_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datad => \c_interconnect|PA_TX_tdata_reg\(5),
	combout => \c_eth0_rb|ram_a_din~6_combout\);

-- Location: FF_X28_Y15_N11
\c_eth0_rb|ram_a_din[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~6_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(5));

-- Location: LCCOMB_X26_Y11_N16
\c_interconnect|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector19~0_combout\ = (\c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) & \c_interconnect|active_port.PORT_B~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datac => \c_interconnect|active_port.PORT_B~q\,
	combout => \c_interconnect|Selector19~0_combout\);

-- Location: FF_X26_Y11_N17
\c_interconnect|PA_TX_tdata_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector19~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(6));

-- Location: LCCOMB_X28_Y15_N0
\c_eth0_rb|ram_a_din~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~5_combout\ = (\c_interconnect|PA_TX_tdata_reg\(6) & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_interconnect|PA_TX_tdata_reg\(6),
	datad => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0_rb|ram_a_din~5_combout\);

-- Location: FF_X28_Y15_N1
\c_eth0_rb|ram_a_din[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~5_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(6));

-- Location: LCCOMB_X26_Y11_N14
\c_interconnect|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector18~0_combout\ = (\c_interconnect|active_port.PORT_B~q\ & \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_interconnect|active_port.PORT_B~q\,
	datad => \c_eth1|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_interconnect|Selector18~0_combout\);

-- Location: FF_X26_Y11_N15
\c_interconnect|PA_TX_tdata_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector18~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PA_TX_tdata_reg\(7));

-- Location: LCCOMB_X26_Y11_N10
\c_eth0_rb|ram_a_din~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~4_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PA_TX_tdata_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PA_TX_tdata_reg\(7),
	combout => \c_eth0_rb|ram_a_din~4_combout\);

-- Location: FF_X26_Y11_N11
\c_eth0_rb|ram_a_din[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~4_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(7));

-- Location: LCCOMB_X23_Y17_N0
\c_eth0_rb|ram_a_din~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_din~0_combout\ = (\c_interconnect|PA_TX_tlast_reg~q\ & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datad => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth0_rb|ram_a_din~0_combout\);

-- Location: FF_X23_Y17_N1
\c_eth0_rb|ram_a_din[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_a_din~0_combout\,
	ena => \c_eth0_rb|ram_a_addr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_a_din\(8));

-- Location: M9K_X27_Y18_N0
\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 9,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0_rb|u_ram|ram1~26_combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	portadatain => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X28_Y13_N0
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\ = \c_eth0_rb|ram_a_din\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(8),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\);

-- Location: FF_X28_Y13_N1
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(37));

-- Location: LCCOMB_X25_Y16_N8
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\ = \c_eth0_rb|ram_b_addr~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~13_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X25_Y16_N9
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(18));

-- Location: FF_X25_Y18_N5
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(20));

-- Location: FF_X26_Y16_N9
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(17));

-- Location: LCCOMB_X26_Y16_N10
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(9),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X26_Y16_N11
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(19));

-- Location: LCCOMB_X26_Y16_N8
\c_eth0_rb|u_ram|ram1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~25_combout\ = (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(18) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(17) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(20) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(19))))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(18) 
-- & (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(17) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(20) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(18),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(20),
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(17),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(19),
	combout => \c_eth0_rb|u_ram|ram1~25_combout\);

-- Location: FF_X28_Y14_N25
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0));

-- Location: LCCOMB_X25_Y15_N26
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\ = \c_eth0_rb|ram_b_addr~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~8_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X25_Y15_N27
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(8));

-- Location: LCCOMB_X25_Y15_N16
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(3),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X25_Y15_N17
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(7));

-- Location: LCCOMB_X26_Y15_N12
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]~feeder_combout\ = \c_eth0_rb|ram_b_addr~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~7_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X26_Y15_N13
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(6));

-- Location: LCCOMB_X26_Y15_N18
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(2),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X26_Y15_N19
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(5));

-- Location: LCCOMB_X25_Y15_N12
\c_eth0_rb|u_ram|ram1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~21_combout\ = (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(8) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(7) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(6) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(5))))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(8) & 
-- (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(7) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(6) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(8),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(7),
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(6),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(5),
	combout => \c_eth0_rb|u_ram|ram1~21_combout\);

-- Location: LCCOMB_X24_Y16_N26
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(7),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X24_Y16_N27
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(15));

-- Location: LCCOMB_X24_Y16_N4
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]~feeder_combout\ = \c_eth0_rb|ram_b_addr~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~12_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X24_Y16_N5
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(16));

-- Location: FF_X24_Y16_N7
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(14));

-- Location: LCCOMB_X24_Y16_N24
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(6),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X24_Y16_N25
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(13));

-- Location: LCCOMB_X24_Y16_N6
\c_eth0_rb|u_ram|ram1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~23_combout\ = (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(15) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(16) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(14) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(13))))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(15) 
-- & (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(16) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(14) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(15),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(16),
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(14),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(13),
	combout => \c_eth0_rb|u_ram|ram1~23_combout\);

-- Location: LCCOMB_X24_Y16_N12
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\ = \c_eth0_rb|ram_b_addr~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_b_addr~6_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X24_Y16_N13
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(4));

-- Location: LCCOMB_X24_Y16_N22
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\ = \c_eth0_rb|ram_b_addr~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~5_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X24_Y16_N23
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(2));

-- Location: FF_X24_Y16_N17
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(1));

-- Location: FF_X24_Y16_N11
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(3));

-- Location: LCCOMB_X24_Y16_N16
\c_eth0_rb|u_ram|ram1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~20_combout\ = (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(4) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(3) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(2) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(1))))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(4) & 
-- (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(3) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(2) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(4),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(2),
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(1),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(3),
	combout => \c_eth0_rb|u_ram|ram1~20_combout\);

-- Location: LCCOMB_X25_Y15_N6
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(4),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X25_Y15_N7
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(9));

-- Location: LCCOMB_X25_Y15_N2
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\ = \c_eth0_rb|ram_b_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_b_addr~10_combout\,
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X25_Y15_N3
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(12));

-- Location: FF_X25_Y15_N21
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(10));

-- Location: LCCOMB_X25_Y15_N0
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(5),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X25_Y15_N1
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(11));

-- Location: LCCOMB_X25_Y15_N20
\c_eth0_rb|u_ram|ram1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~22_combout\ = (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(9) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(10) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(12) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(11))))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(9) & 
-- (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(10) & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(12) $ (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(9),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(12),
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(10),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(11),
	combout => \c_eth0_rb|u_ram|ram1~22_combout\);

-- Location: LCCOMB_X25_Y15_N30
\c_eth0_rb|u_ram|ram1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~24_combout\ = (\c_eth0_rb|u_ram|ram1~21_combout\ & (\c_eth0_rb|u_ram|ram1~23_combout\ & (\c_eth0_rb|u_ram|ram1~20_combout\ & \c_eth0_rb|u_ram|ram1~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~21_combout\,
	datab => \c_eth0_rb|u_ram|ram1~23_combout\,
	datac => \c_eth0_rb|u_ram|ram1~20_combout\,
	datad => \c_eth0_rb|u_ram|ram1~22_combout\,
	combout => \c_eth0_rb|u_ram|ram1~24_combout\);

-- Location: LCCOMB_X28_Y14_N10
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X28_Y14_N11
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(38));

-- Location: LCCOMB_X29_Y14_N24
\c_eth0_rb|u_ram|ram1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~35\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(38),
	combout => \c_eth0_rb|u_ram|ram1~35\);

-- Location: LCCOMB_X28_Y14_N0
\c_eth0_rb|u_ram|b_dout_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[8]~0_combout\ = (\c_eth0_rb|u_ram|ram1~35\ & ((\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(37)))) # (!\c_eth0_rb|u_ram|ram1~35\ & (\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(37),
	datad => \c_eth0_rb|u_ram|ram1~35\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[8]~0_combout\);

-- Location: LCCOMB_X24_Y16_N28
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\ = \c_eth0_rb|ram_b_addr~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~12_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X24_Y16_N29
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(16));

-- Location: LCCOMB_X24_Y16_N18
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(7),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X24_Y16_N19
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(15));

-- Location: FF_X24_Y16_N15
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(14));

-- Location: LCCOMB_X24_Y16_N0
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(6),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]~feeder_combout\);

-- Location: FF_X24_Y16_N1
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(13));

-- Location: LCCOMB_X24_Y16_N14
\c_eth0_rb|u_ram|ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~23_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(16) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(15) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(14) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(13))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(16) 
-- & (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(15) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(14) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(16),
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(15),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(14),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(13),
	combout => \c_eth0_rb|u_ram|ram0~23_combout\);

-- Location: LCCOMB_X25_Y15_N18
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(5),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X25_Y15_N19
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(11));

-- Location: LCCOMB_X25_Y15_N8
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(4),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X25_Y15_N9
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(9));

-- Location: FF_X25_Y15_N29
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(10));

-- Location: LCCOMB_X26_Y15_N24
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\ = \c_eth0_rb|ram_b_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~10_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X26_Y15_N25
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(12));

-- Location: LCCOMB_X25_Y15_N28
\c_eth0_rb|u_ram|ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~22_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(11) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(12) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(9) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(10))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(11) & 
-- (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(12) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(9) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(11),
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(9),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(10),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(12),
	combout => \c_eth0_rb|u_ram|ram0~22_combout\);

-- Location: LCCOMB_X25_Y15_N10
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(3),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X25_Y15_N11
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(7));

-- Location: LCCOMB_X25_Y15_N24
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(2),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X25_Y15_N25
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(5));

-- Location: LCCOMB_X25_Y15_N4
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\ = \c_eth0_rb|ram_b_addr~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~8_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X25_Y15_N5
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(8));

-- Location: LCCOMB_X26_Y15_N6
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]~feeder_combout\ = \c_eth0_rb|ram_b_addr~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~7_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]~feeder_combout\);

-- Location: FF_X26_Y15_N7
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(6));

-- Location: LCCOMB_X25_Y15_N22
\c_eth0_rb|u_ram|ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~21_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(7) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(8) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(5) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(6))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(7) & 
-- (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(8) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(5) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(7),
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(5),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(8),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(6),
	combout => \c_eth0_rb|u_ram|ram0~21_combout\);

-- Location: LCCOMB_X24_Y16_N30
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\ = \c_eth0_rb|ram_b_addr~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~5_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X24_Y16_N31
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(2));

-- Location: LCCOMB_X24_Y16_N20
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\ = \c_eth0_rb|ram_b_addr~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_b_addr~6_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X24_Y16_N21
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(4));

-- Location: FF_X24_Y16_N9
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(1));

-- Location: FF_X24_Y16_N3
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(3));

-- Location: LCCOMB_X24_Y16_N8
\c_eth0_rb|u_ram|ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~20_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(2) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(1) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(4) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(3))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(2) & 
-- (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(1) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(4) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(2),
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(4),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(1),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(3),
	combout => \c_eth0_rb|u_ram|ram0~20_combout\);

-- Location: LCCOMB_X25_Y15_N14
\c_eth0_rb|u_ram|ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~24_combout\ = (\c_eth0_rb|u_ram|ram0~23_combout\ & (\c_eth0_rb|u_ram|ram0~22_combout\ & (\c_eth0_rb|u_ram|ram0~21_combout\ & \c_eth0_rb|u_ram|ram0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~23_combout\,
	datab => \c_eth0_rb|u_ram|ram0~22_combout\,
	datac => \c_eth0_rb|u_ram|ram0~21_combout\,
	datad => \c_eth0_rb|u_ram|ram0~20_combout\,
	combout => \c_eth0_rb|u_ram|ram0~24_combout\);

-- Location: LCCOMB_X23_Y17_N26
\c_eth0_rb|u_ram|ram0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~28_combout\ = (\c_eth0_rb|ram_a_we~q\ & !\c_eth0_rb|ram_a_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|ram_a_we~q\,
	datac => \c_eth0_rb|ram_a_addr\(10),
	combout => \c_eth0_rb|u_ram|ram0~28_combout\);

-- Location: FF_X23_Y17_N27
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(0));

-- Location: LCCOMB_X26_Y16_N12
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_addr\(8),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]~feeder_combout\);

-- Location: FF_X26_Y16_N13
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(17));

-- Location: LCCOMB_X26_Y16_N24
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\ = \c_eth0_rb|ram_b_addr~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_b_addr~14_combout\,
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X26_Y16_N25
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(20));

-- Location: FF_X26_Y16_N19
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_b_addr~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(18));

-- Location: LCCOMB_X26_Y16_N6
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\ = \c_eth0_rb|ram_a_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_addr\(9),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X26_Y16_N7
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(19));

-- Location: LCCOMB_X26_Y16_N18
\c_eth0_rb|u_ram|ram0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~25_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(17) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(18) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(20) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(19))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(17) 
-- & (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(18) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(20) $ (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(17),
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(20),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(18),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(19),
	combout => \c_eth0_rb|u_ram|ram0~25_combout\);

-- Location: LCCOMB_X26_Y15_N10
\c_eth0_rb|u_ram|ram0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~26_combout\ = (\c_eth0_rb|u_ram|ram0~24_combout\ & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~24_combout\,
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(0),
	datad => \c_eth0_rb|u_ram|ram0~25_combout\,
	combout => \c_eth0_rb|u_ram|ram0~26_combout\);

-- Location: M9K_X27_Y15_N0
\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ringbuffer:c_eth0_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 9,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0_rb|u_ram|ram0~28_combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	portadatain => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X28_Y13_N3
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(37));

-- Location: LCCOMB_X28_Y13_N12
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X28_Y13_N13
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(38));

-- Location: LCCOMB_X28_Y13_N2
\c_eth0_rb|u_ram|ram0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~27_combout\ = (\c_eth0_rb|u_ram|ram0~26_combout\ & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(37))))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(38) & 
-- (\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\)) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(38) & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(37))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~26_combout\,
	datab => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(37),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(38),
	combout => \c_eth0_rb|u_ram|ram0~27_combout\);

-- Location: LCCOMB_X25_Y18_N12
\c_eth0_rb|ram_b_addr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~15_combout\ = (\c_eth0_rb|out_valid_pipe~1_combout\) # ((\c_eth0_rb|ram_b_addr~1_combout\ & ((!\c_eth0_rb|Equal0~5_combout\) # (!\c_eth0_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~1_combout\,
	datab => \c_eth0_rb|ram_b_addr~1_combout\,
	datac => \c_eth0_rb|Equal0~4_combout\,
	datad => \c_eth0_rb|Equal0~5_combout\,
	combout => \c_eth0_rb|ram_b_addr~15_combout\);

-- Location: LCCOMB_X25_Y18_N30
\c_eth0_rb|ram_b_addr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~16_combout\ = (\c_eth0_rb|ram_b_addr~15_combout\) # ((\c_eth0_rb|ram_b_addr~1_combout\ & ((\c_eth0_rb|Add1~24_combout\) # (!\c_eth0_rb|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add1~24_combout\,
	datab => \c_eth0_rb|Equal0~6_combout\,
	datac => \c_eth0_rb|ram_b_addr~1_combout\,
	datad => \c_eth0_rb|ram_b_addr~15_combout\,
	combout => \c_eth0_rb|ram_b_addr~16_combout\);

-- Location: LCCOMB_X25_Y17_N2
\c_eth0_rb|ram_b_addr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~17_combout\ = (\c_eth0_rb|ram_b_addr~16_combout\ & (\c_eth0_rb|out_state~q\ & ((\c_eth0_rb|Add2~20_combout\)))) # (!\c_eth0_rb|ram_b_addr~16_combout\ & (((\c_eth0_rb|ram_b_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~16_combout\,
	datab => \c_eth0_rb|out_state~q\,
	datac => \c_eth0_rb|ram_b_addr\(10),
	datad => \c_eth0_rb|Add2~20_combout\,
	combout => \c_eth0_rb|ram_b_addr~17_combout\);

-- Location: FF_X25_Y17_N3
\c_eth0_rb|ram_b_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_addr~17_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_addr\(10));

-- Location: LCCOMB_X25_Y18_N6
\c_eth0_rb|ram_b_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_en~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|out_valid_pipe~1_combout\) # ((\c_eth0_rb|ram_b_addr~1_combout\ & !\c_eth0_rb|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~1_combout\,
	datab => \c_eth0_rb|ram_b_addr~1_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|Equal0~7_combout\,
	combout => \c_eth0_rb|ram_b_en~0_combout\);

-- Location: FF_X25_Y18_N7
\c_eth0_rb|ram_b_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|ram_b_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|ram_b_en~q\);

-- Location: FF_X28_Y14_N1
\c_eth0_rb|u_ram|b_dout_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[8]~0_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~27_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(8));

-- Location: LCCOMB_X30_Y16_N16
\c_eth0|c_tx|c_fsm_axi|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ = (\c_eth0|c_tx|c_fsm_axi|state.LAST~q\ & !\c_eth0_rb|out_valid_pipe~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth0_rb|out_valid_pipe~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\);

-- Location: LCCOMB_X29_Y13_N22
\c_eth0|c_tx|c_fsm_axi|packet_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|packet_valid~4_combout\ = (\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ & ((\c_eth0_rb|u_ram|b_dout_reg\(8)) # ((\c_eth0|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\)))) # 
-- (!\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ & (((\c_eth0|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datab => \c_eth0_rb|u_ram|b_dout_reg\(8),
	datac => \c_eth0|c_tx|c_fsm_axi|packet_valid~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|packet_valid~4_combout\);

-- Location: FF_X29_Y13_N23
\c_eth0|c_tx|c_fsm_axi|packet_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|packet_valid~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|packet_valid~q\);

-- Location: LCCOMB_X23_Y13_N8
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~11_combout\ = \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0) $ (VCC)
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\ = CARRY(\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0),
	datad => VCC,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~11_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\);

-- Location: LCCOMB_X23_Y14_N4
\c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\ = \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0) $ (VCC)
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\ = CARRY(\c_eth0|c_tx|c_fsm_pt|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\);

-- Location: LCCOMB_X23_Y14_N22
\c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~29_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(9) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(9) & ((\c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~30\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~29_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~30\);

-- Location: LCCOMB_X23_Y14_N24
\c_eth0|c_tx|c_fsm_pt|cnt_addr[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[10]~31_combout\ = \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10) $ (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10),
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~30\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[10]~31_combout\);

-- Location: LCCOMB_X23_Y10_N18
\c_eth0|c_tx|c_fsm_pt|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\ = (\c_eth0|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|packet_valid~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\);

-- Location: LCCOMB_X22_Y14_N16
\c_eth0|c_tx|c_fsm_pt|r_mem_read_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~1_combout\ = (\c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\) # ((!\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\ & ((\c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\) # (\c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~1_combout\);

-- Location: FF_X22_Y14_N17
\c_eth0|c_tx|c_fsm_pt|r_mem_read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\);

-- Location: LCCOMB_X22_Y14_N14
\c_eth0|c_tx|c_fsm_pt|mem_next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|mem_next_state~0_combout\ = (!\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|r_mem_read_req~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|mem_next_state~0_combout\);

-- Location: FF_X22_Y14_N15
\c_eth0|c_tx|c_fsm_pt|mem_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|mem_next_state~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|mem_state~q\);

-- Location: LCCOMB_X22_Y14_N6
\c_eth0|c_tx|c_fsm_pt|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # (\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\);

-- Location: LCCOMB_X23_Y10_N22
\c_eth0|c_tx|c_fsm_pt|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\ & \c_eth0|c_tx|c_fsm_pt|mem_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\);

-- Location: LCCOMB_X23_Y10_N16
\c_eth0|c_tx|c_fsm_pt|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\ & \c_eth0|c_tx|c_fsm_pt|mem_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\);

-- Location: LCCOMB_X23_Y10_N4
\c_eth0|c_tx|c_fsm_pt|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector4~0_combout\ = (\c_eth0|c_tx|c_fsm_pt|f_first_byte~q\ & (!\c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\ & (!\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\ & \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector4~0_combout\);

-- Location: FF_X23_Y10_N5
\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector4~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\);

-- Location: LCCOMB_X23_Y10_N28
\c_eth0|c_tx|c_fsm_pt|f_first_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|f_first_byte~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\ & ((\c_eth0|c_tx|c_fsm_pt|f_first_byte~q\) # ((\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|f_first_byte~1_combout\);

-- Location: FF_X23_Y10_N29
\c_eth0|c_tx|c_fsm_pt|f_first_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|f_first_byte~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\);

-- Location: LCCOMB_X23_Y10_N24
\c_eth0|c_tx|c_fsm_pt|Selector5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\ & (!\c_eth0|c_tx|c_fsm_pt|f_first_byte~q\ & \c_eth0|c_tx|c_fsm_pt|mem_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\);

-- Location: LCCOMB_X23_Y10_N10
\c_eth0|c_tx|c_fsm_pt|byte_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|byte_valid~0_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\ & (((\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\) # (\c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\)) # (!\c_eth0|c_tx|c_fsm_pt|f_first_byte~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|f_first_byte~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|byte_valid~0_combout\);

-- Location: LCCOMB_X23_Y10_N12
\c_eth0|c_tx|c_fsm_pt|byte_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|byte_valid~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\ & (\c_eth0|c_tx|c_fsm_pt|byte_valid~0_combout\ & \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|byte_valid~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|byte_valid~1_combout\);

-- Location: LCCOMB_X23_Y10_N14
\c_eth0|c_tx|c_fsm_pt|byte_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|byte_valid~2_combout\ = (\c_eth0|c_tx|c_fsm_pt|byte_valid~1_combout\) # ((!\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\ & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\ & \c_eth0|c_tx|c_fsm_pt|byte_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|byte_valid~1_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|byte_valid~2_combout\);

-- Location: FF_X23_Y10_N15
\c_eth0|c_tx|c_fsm_pt|byte_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|byte_valid~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\);

-- Location: LCCOMB_X24_Y13_N6
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~4_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((!\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0)))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth0|c_tx|c_piso_sr|p_seq~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datad => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~4_combout\);

-- Location: LCCOMB_X24_Y10_N30
\c_eth0|c_tx|c_piso_sr|Selector1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~7_combout\ = (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & \c_eth0|c_tx|c_fsm_pt|byte_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~7_combout\);

-- Location: LCCOMB_X24_Y10_N6
\c_eth0|c_tx|c_piso_sr|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector2~0_combout\ = (!\c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ & ((\c_eth0|c_tx|c_piso_sr|Selector1~6_combout\) # ((!\c_eth0|c_tx|c_piso_sr|Selector1~7_combout\ & \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Selector1~7_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	datad => \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector2~0_combout\);

-- Location: FF_X24_Y10_N7
\c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|Selector2~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\);

-- Location: LCCOMB_X24_Y10_N8
\c_eth0|c_tx|c_piso_sr|Selector1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ = (\c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\ & ((\c_eth0|c_tx|c_fsm_pt|byte_valid~q\) # ((\c_eth0|c_tx|c_piso_sr|Selector1~4_combout\ & !\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\);

-- Location: LCCOMB_X24_Y10_N4
\c_eth0|c_tx|c_piso_sr|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\ = (\c_eth0|c_tx|c_fsm_pt|byte_valid~q\) # ((!\c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\) # (\c_eth0|c_tx|c_piso_sr|Selector1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\);

-- Location: FF_X24_Y10_N5
\c_eth0|c_tx|c_piso_sr|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\);

-- Location: FF_X24_Y13_N7
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0));

-- Location: LCCOMB_X24_Y13_N12
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~3_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0) & (((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1))))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0) & (!\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1) & 
-- ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2)) # (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3),
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~3_combout\);

-- Location: FF_X24_Y13_N13
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1));

-- Location: LCCOMB_X24_Y13_N26
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~2_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1) & (((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2))))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1) & ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2) & 
-- ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0)))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2) & (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3) & !\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0),
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~2_combout\);

-- Location: FF_X24_Y13_N27
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2));

-- Location: LCCOMB_X24_Y13_N10
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3) & ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0)) # ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2)) # (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1),
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0_combout\);

-- Location: LCCOMB_X24_Y13_N24
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~1_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0_combout\) # ((\c_eth0|c_tx|c_piso_sr|p_seq~3_combout\ & !\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~1_combout\);

-- Location: FF_X24_Y13_N25
\c_eth0|c_tx|c_piso_sr|cnt_bit_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3));

-- Location: LCCOMB_X24_Y13_N0
\c_eth0|c_tx|c_piso_sr|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0)) # ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3)) # ((\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2)) # (\c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(3),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_delay\(1),
	combout => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\);

-- Location: LCCOMB_X25_Y13_N26
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ = ((\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\)) # (!\c_eth0|c_tx|c_piso_sr|p_seq~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\);

-- Location: LCCOMB_X24_Y10_N10
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1))))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ 
-- & (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1) $ (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\);

-- Location: FF_X24_Y10_N11
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1));

-- Location: LCCOMB_X24_Y10_N2
\c_eth0|c_tx|c_piso_sr|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Add0~0_combout\ = \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2) $ (((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)) # (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1),
	combout => \c_eth0|c_tx|c_piso_sr|Add0~0_combout\);

-- Location: LCCOMB_X24_Y10_N24
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2))))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ 
-- & ((!\c_eth0|c_tx|c_piso_sr|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2),
	datad => \c_eth0|c_tx|c_piso_sr|Add0~0_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\);

-- Location: FF_X24_Y10_N25
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2));

-- Location: LCCOMB_X24_Y10_N12
\c_eth0|c_tx|c_piso_sr|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Add0~1_combout\ = \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3) $ (((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1)) # ((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)) # (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3),
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2),
	combout => \c_eth0|c_tx|c_piso_sr|Add0~1_combout\);

-- Location: LCCOMB_X24_Y10_N0
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & ((\c_eth0|c_tx|c_piso_sr|p_seq~3_combout\))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & (!\c_eth0|c_tx|c_piso_sr|Add0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Add0~1_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\);

-- Location: FF_X24_Y10_N1
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\,
	asdata => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3));

-- Location: LCCOMB_X24_Y10_N20
\c_eth0|c_tx|c_piso_sr|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\ = (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1) & (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3) & (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & !\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(3),
	datac => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(2),
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\);

-- Location: LCCOMB_X24_Y10_N16
\c_eth0|c_tx|c_piso_sr|p_seq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\ = (\c_eth0|c_tx|c_fsm_pt|byte_valid~q\) # (((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)) # (!\c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\)) # (!\c_eth0|c_tx|c_piso_sr|Selector1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth0|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	combout => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\);

-- Location: LCCOMB_X25_Y13_N4
\c_eth0|c_tx|c_piso_sr|r_byte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~2_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~2_combout\);

-- Location: LCCOMB_X25_Y13_N18
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ = (\c_eth0|c_tx|c_piso_sr|p_seq~3_combout\ & (\c_eth0|c_tx|c_piso_sr|r_byte~2_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.TX~q\) # (!\c_eth0|c_tx|c_piso_sr|Selector1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|p_seq~3_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte~2_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\);

-- Location: LCCOMB_X24_Y10_N22
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & ((\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)))) # (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & 
-- !\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\);

-- Location: FF_X24_Y10_N23
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0));

-- Location: LCCOMB_X24_Y10_N28
\c_eth0|c_tx|c_piso_sr|Selector1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\ = (\c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0) & (\c_eth0|c_tx|c_piso_sr|state.TX~q\ & \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datab => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth0|c_tx|c_piso_sr|Selector1~4_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\);

-- Location: LCCOMB_X24_Y10_N14
\c_eth0|c_tx|c_piso_sr|Selector1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~9_combout\ = (!\c_eth0|c_tx|c_piso_sr|Selector1~6_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.TX~q\) # ((\c_eth0|c_tx|c_fsm_pt|byte_valid~q\ & !\c_eth0|c_tx|c_piso_sr|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~6_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~9_combout\);

-- Location: LCCOMB_X24_Y10_N18
\c_eth0|c_tx|c_piso_sr|Selector1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\ = (\c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ & (\c_eth0|c_tx|c_fsm_pt|byte_valid~q\)) # (!\c_eth0|c_tx|c_piso_sr|Selector1~5_combout\ & ((\c_eth0|c_tx|c_piso_sr|Selector1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|byte_valid~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~9_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|Selector1~5_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\);

-- Location: FF_X24_Y10_N19
\c_eth0|c_tx|c_piso_sr|state.TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|state.TX~q\);

-- Location: LCCOMB_X23_Y10_N26
\c_eth0|c_tx|c_fsm_pt|Selector5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~5_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\ & (!\c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\ & (\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\ & \c_eth0|c_tx|c_piso_sr|state.TX~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~5_combout\);

-- Location: LCCOMB_X23_Y10_N20
\c_eth0|c_tx|c_fsm_pt|Selector5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~6_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\) # ((!\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\ & !\c_eth0|c_tx|c_fsm_axi|packet_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|packet_valid~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~6_combout\);

-- Location: LCCOMB_X23_Y10_N6
\c_eth0|c_tx|c_fsm_pt|Selector5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (\c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\ & ((\c_eth0|c_tx|c_fsm_pt|Selector5~5_combout\) # (\c_eth0|c_tx|c_fsm_pt|Selector5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector5~5_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector5~6_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\);

-- Location: LCCOMB_X23_Y10_N0
\c_eth0|c_tx|c_fsm_pt|Selector5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~9_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\ & ((\c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\) # (\c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector5~7_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector5~8_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~9_combout\);

-- Location: FF_X23_Y10_N1
\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector5~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\);

-- Location: LCCOMB_X22_Y14_N24
\c_eth0|c_tx|c_fsm_pt|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (((!\c_eth0|c_tx|c_piso_sr|state.TX~q\)))) # (!\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (\c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\ & 
-- (\c_eth0|c_tx|c_fsm_pt|mem_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datad => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\);

-- Location: LCCOMB_X22_Y13_N8
\c_eth0|c_tx|c_fsm_pt|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|process_0~5_combout\ = (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0) & !\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2),
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0),
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3),
	combout => \c_eth0|c_tx|c_fsm_pt|process_0~5_combout\);

-- Location: LCCOMB_X23_Y13_N0
\c_eth0|c_tx|c_fsm_pt|process_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|process_0~6_combout\ = (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7) & \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5),
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7),
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4),
	combout => \c_eth0|c_tx|c_fsm_pt|process_0~6_combout\);

-- Location: LCCOMB_X23_Y13_N2
\c_eth0|c_tx|c_fsm_pt|process_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\ = (\c_eth0|c_tx|c_fsm_pt|process_0~5_combout\ & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9) & \c_eth0|c_tx|c_fsm_pt|process_0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|process_0~5_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9),
	datad => \c_eth0|c_tx|c_fsm_pt|process_0~6_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\);

-- Location: LCCOMB_X23_Y13_N30
\c_eth0|c_tx|c_fsm_pt|process_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\ & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10) & \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6),
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10),
	datad => \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\);

-- Location: LCCOMB_X22_Y14_N18
\c_eth0|c_tx|c_fsm_pt|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~9_combout\ = (\c_eth0|c_tx|c_fsm_pt|process_0~8_combout\) # ((\c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\) # ((\c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\ & \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~6_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~9_combout\);

-- Location: LCCOMB_X29_Y13_N2
\c_eth0|c_tx|c_fsm_axi|WideNor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\ = (\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\) # (\c_eth0|c_tx|c_fsm_axi|state.LAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\);

-- Location: FF_X28_Y15_N31
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(21));

-- Location: LCCOMB_X29_Y14_N10
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X29_Y14_N11
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(22));

-- Location: LCCOMB_X29_Y14_N4
\c_eth0_rb|u_ram|ram1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~combout\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(22),
	combout => \c_eth0_rb|u_ram|ram1~combout\);

-- Location: LCCOMB_X28_Y14_N18
\c_eth0_rb|u_ram|b_dout_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[0]~1_combout\ = (\c_eth0_rb|u_ram|ram1~combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(21))) # (!\c_eth0_rb|u_ram|ram1~combout\ & ((\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(21),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datad => \c_eth0_rb|u_ram|ram1~combout\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[0]~1_combout\);

-- Location: LCCOMB_X28_Y15_N22
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X28_Y15_N23
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(22));

-- Location: FF_X28_Y15_N19
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(21));

-- Location: LCCOMB_X28_Y15_N18
\c_eth0_rb|u_ram|ram0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~29_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(22) & ((\c_eth0_rb|u_ram|ram0~26_combout\ & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(21))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(22) & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(22),
	datab => \c_eth0_rb|u_ram|ram0~26_combout\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(21),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \c_eth0_rb|u_ram|ram0~29_combout\);

-- Location: FF_X28_Y14_N19
\c_eth0_rb|u_ram|b_dout_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[0]~1_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~29_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(0));

-- Location: LCCOMB_X29_Y16_N2
\c_eth0|c_tx|c_fsm_axi|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~16_combout\ = \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0) $ (VCC)
-- \c_eth0|c_tx|c_fsm_axi|Add0~17\ = CARRY(\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~16_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~17\);

-- Location: LCCOMB_X29_Y16_N4
\c_eth0|c_tx|c_fsm_axi|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~18_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(1) & (!\c_eth0|c_tx|c_fsm_axi|Add0~17\)) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(1) & ((\c_eth0|c_tx|c_fsm_axi|Add0~17\) # (GND)))
-- \c_eth0|c_tx|c_fsm_axi|Add0~19\ = CARRY((!\c_eth0|c_tx|c_fsm_axi|Add0~17\) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~17\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~18_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~19\);

-- Location: LCCOMB_X30_Y16_N4
\c_eth0|c_tx|c_fsm_axi|cnt_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|cnt_addr~1_combout\ = (!\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ & ((\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0))) # (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- ((\c_eth0|c_tx|c_fsm_axi|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0),
	datac => \c_eth0|c_tx|c_fsm_axi|Add0~18_combout\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|cnt_addr~1_combout\);

-- Location: FF_X30_Y16_N5
\c_eth0|c_tx|c_fsm_axi|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|cnt_addr~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(1));

-- Location: LCCOMB_X29_Y16_N6
\c_eth0|c_tx|c_fsm_axi|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~20_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(2) & (\c_eth0|c_tx|c_fsm_axi|Add0~19\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(2) & (!\c_eth0|c_tx|c_fsm_axi|Add0~19\ & VCC))
-- \c_eth0|c_tx|c_fsm_axi|Add0~21\ = CARRY((\c_eth0|c_tx|c_fsm_axi|cnt_addr\(2) & !\c_eth0|c_tx|c_fsm_axi|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~19\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~20_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~21\);

-- Location: LCCOMB_X30_Y16_N6
\c_eth0|c_tx|c_fsm_axi|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~38_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~20_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~q\,
	datab => \c_eth0|c_tx|c_fsm_axi|Add0~20_combout\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~38_combout\);

-- Location: FF_X30_Y16_N7
\c_eth0|c_tx|c_fsm_axi|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(2));

-- Location: LCCOMB_X29_Y16_N8
\c_eth0|c_tx|c_fsm_axi|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~22_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(3) & (!\c_eth0|c_tx|c_fsm_axi|Add0~21\)) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(3) & ((\c_eth0|c_tx|c_fsm_axi|Add0~21\) # (GND)))
-- \c_eth0|c_tx|c_fsm_axi|Add0~23\ = CARRY((!\c_eth0|c_tx|c_fsm_axi|Add0~21\) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~21\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~22_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~23\);

-- Location: LCCOMB_X30_Y16_N0
\c_eth0|c_tx|c_fsm_axi|cnt_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|cnt_addr~2_combout\ = (!\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ & ((\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0))) # (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- ((\c_eth0|c_tx|c_fsm_axi|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0),
	datac => \c_eth0|c_tx|c_fsm_axi|Add0~22_combout\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|cnt_addr~2_combout\);

-- Location: FF_X30_Y16_N1
\c_eth0|c_tx|c_fsm_axi|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|cnt_addr~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(3));

-- Location: LCCOMB_X29_Y16_N10
\c_eth0|c_tx|c_fsm_axi|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~24_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & (\c_eth0|c_tx|c_fsm_axi|Add0~23\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & (!\c_eth0|c_tx|c_fsm_axi|Add0~23\ & VCC))
-- \c_eth0|c_tx|c_fsm_axi|Add0~25\ = CARRY((\c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & !\c_eth0|c_tx|c_fsm_axi|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~23\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~24_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~25\);

-- Location: LCCOMB_X30_Y16_N18
\c_eth0|c_tx|c_fsm_axi|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~39_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~24_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Add0~24_combout\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~39_combout\);

-- Location: FF_X30_Y16_N19
\c_eth0|c_tx|c_fsm_axi|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(4));

-- Location: LCCOMB_X29_Y16_N12
\c_eth0|c_tx|c_fsm_axi|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~26_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(5) & (!\c_eth0|c_tx|c_fsm_axi|Add0~25\)) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(5) & ((\c_eth0|c_tx|c_fsm_axi|Add0~25\) # (GND)))
-- \c_eth0|c_tx|c_fsm_axi|Add0~27\ = CARRY((!\c_eth0|c_tx|c_fsm_axi|Add0~25\) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~25\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~26_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~27\);

-- Location: LCCOMB_X30_Y16_N28
\c_eth0|c_tx|c_fsm_axi|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~40_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~26_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Add0~26_combout\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~40_combout\);

-- Location: FF_X30_Y16_N29
\c_eth0|c_tx|c_fsm_axi|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(5));

-- Location: LCCOMB_X29_Y16_N14
\c_eth0|c_tx|c_fsm_axi|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~28_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & (\c_eth0|c_tx|c_fsm_axi|Add0~27\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & (!\c_eth0|c_tx|c_fsm_axi|Add0~27\ & VCC))
-- \c_eth0|c_tx|c_fsm_axi|Add0~29\ = CARRY((\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & !\c_eth0|c_tx|c_fsm_axi|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~27\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~28_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~29\);

-- Location: LCCOMB_X30_Y16_N30
\c_eth0|c_tx|c_fsm_axi|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~41_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~28_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Add0~28_combout\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~41_combout\);

-- Location: FF_X30_Y16_N31
\c_eth0|c_tx|c_fsm_axi|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(6));

-- Location: LCCOMB_X30_Y16_N10
\c_eth0|c_tx|c_fsm_axi|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Equal0~1_combout\ = (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(5) & (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(4) & (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(6) & !\c_eth0|c_tx|c_fsm_axi|cnt_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(5),
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(4),
	datac => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(6),
	datad => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(3),
	combout => \c_eth0|c_tx|c_fsm_axi|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y16_N16
\c_eth0|c_tx|c_fsm_axi|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~30_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(7) & (!\c_eth0|c_tx|c_fsm_axi|Add0~29\)) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(7) & ((\c_eth0|c_tx|c_fsm_axi|Add0~29\) # (GND)))
-- \c_eth0|c_tx|c_fsm_axi|Add0~31\ = CARRY((!\c_eth0|c_tx|c_fsm_axi|Add0~29\) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~29\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~30_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~31\);

-- Location: LCCOMB_X30_Y16_N8
\c_eth0|c_tx|c_fsm_axi|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~42_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~30_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|Add0~30_combout\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~42_combout\);

-- Location: FF_X30_Y16_N9
\c_eth0|c_tx|c_fsm_axi|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(7));

-- Location: LCCOMB_X29_Y16_N18
\c_eth0|c_tx|c_fsm_axi|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~32_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & (\c_eth0|c_tx|c_fsm_axi|Add0~31\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & (!\c_eth0|c_tx|c_fsm_axi|Add0~31\ & VCC))
-- \c_eth0|c_tx|c_fsm_axi|Add0~33\ = CARRY((\c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & !\c_eth0|c_tx|c_fsm_axi|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~31\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~32_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~33\);

-- Location: LCCOMB_X30_Y16_N26
\c_eth0|c_tx|c_fsm_axi|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~43_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~32_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_axi|Add0~32_combout\,
	datac => \c_eth0_rb|out_valid_pipe~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~43_combout\);

-- Location: FF_X30_Y16_N27
\c_eth0|c_tx|c_fsm_axi|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(8));

-- Location: LCCOMB_X29_Y16_N20
\c_eth0|c_tx|c_fsm_axi|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~34_combout\ = (\c_eth0|c_tx|c_fsm_axi|cnt_addr\(9) & (!\c_eth0|c_tx|c_fsm_axi|Add0~33\)) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(9) & ((\c_eth0|c_tx|c_fsm_axi|Add0~33\) # (GND)))
-- \c_eth0|c_tx|c_fsm_axi|Add0~35\ = CARRY((!\c_eth0|c_tx|c_fsm_axi|Add0~33\) # (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~33\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~34_combout\,
	cout => \c_eth0|c_tx|c_fsm_axi|Add0~35\);

-- Location: LCCOMB_X30_Y16_N20
\c_eth0|c_tx|c_fsm_axi|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~44_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~34_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_axi|Add0~34_combout\,
	datac => \c_eth0_rb|out_valid_pipe~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~44_combout\);

-- Location: FF_X30_Y16_N21
\c_eth0|c_tx|c_fsm_axi|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(9));

-- Location: LCCOMB_X29_Y16_N22
\c_eth0|c_tx|c_fsm_axi|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~36_combout\ = \c_eth0|c_tx|c_fsm_axi|Add0~35\ $ (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(10),
	cin => \c_eth0|c_tx|c_fsm_axi|Add0~35\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~36_combout\);

-- Location: LCCOMB_X30_Y16_N22
\c_eth0|c_tx|c_fsm_axi|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Add0~45_combout\ = (\c_eth0|c_tx|c_fsm_axi|Add0~36_combout\ & (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_axi|Add0~36_combout\,
	datac => \c_eth0_rb|out_valid_pipe~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Add0~45_combout\);

-- Location: FF_X30_Y16_N23
\c_eth0|c_tx|c_fsm_axi|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Add0~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(10));

-- Location: LCCOMB_X30_Y16_N24
\c_eth0|c_tx|c_fsm_axi|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Equal0~0_combout\ = (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(8) & (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(9) & (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(7) & !\c_eth0|c_tx|c_fsm_axi|cnt_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(8),
	datab => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(9),
	datac => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(7),
	datad => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(10),
	combout => \c_eth0|c_tx|c_fsm_axi|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y16_N12
\c_eth0|c_tx|c_fsm_axi|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ = (\c_eth0|c_tx|c_fsm_axi|Equal0~1_combout\ & (\c_eth0|c_tx|c_fsm_axi|Equal0~0_combout\ & (!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(1) & !\c_eth0|c_tx|c_fsm_axi|cnt_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Equal0~1_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|Equal0~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(1),
	datad => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(2),
	combout => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y16_N2
\c_eth0|c_tx|c_fsm_axi|cnt_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|cnt_addr~0_combout\ = (!\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ & ((\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & ((!\c_eth0|c_tx|c_fsm_axi|cnt_addr\(0)))) # (!\c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- (\c_eth0|c_tx|c_fsm_axi|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Add0~16_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	datac => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0),
	datad => \c_eth0|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|cnt_addr~0_combout\);

-- Location: FF_X30_Y16_N3
\c_eth0|c_tx|c_fsm_axi|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|cnt_addr~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|cnt_addr\(0));

-- Location: LCCOMB_X22_Y14_N12
\c_eth0|c_tx|c_fsm_pt|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector8~0_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\) # (\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector8~0_combout\);

-- Location: LCCOMB_X22_Y14_N30
\c_eth0|c_tx|c_fsm_pt|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector8~1_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # ((\c_eth0|c_tx|c_fsm_pt|Selector8~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector8~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0),
	combout => \c_eth0|c_tx|c_fsm_pt|Selector8~1_combout\);

-- Location: LCCOMB_X22_Y14_N8
\c_eth0|c_tx|c_fsm_pt|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector7~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ & ((\c_eth0|c_tx|c_fsm_pt|process_0~8_combout\) # ((\c_eth0|c_tx|c_fsm_pt|state.IFG~q\ & !\c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector7~1_combout\);

-- Location: FF_X22_Y14_N9
\c_eth0|c_tx|c_fsm_pt|state.IFG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector7~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\);

-- Location: LCCOMB_X23_Y10_N30
\c_eth0|c_tx|c_fsm_pt|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.IFG~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\) # (!\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\);

-- Location: LCCOMB_X23_Y14_N26
\c_eth0|c_tx|c_fsm_pt|addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[1]~0_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(1),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[1]~0_combout\);

-- Location: LCCOMB_X24_Y14_N24
\c_eth0|c_tx|c_fsm_pt|addr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[2]~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(2),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[2]~1_combout\);

-- Location: LCCOMB_X24_Y14_N18
\c_eth0|c_tx|c_fsm_pt|addr[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[3]~2_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(3),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[3]~2_combout\);

-- Location: LCCOMB_X24_Y14_N12
\c_eth0|c_tx|c_fsm_pt|addr[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[4]~3_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(4),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[4]~3_combout\);

-- Location: LCCOMB_X24_Y14_N30
\c_eth0|c_tx|c_fsm_pt|addr[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[5]~4_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(5),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[5]~4_combout\);

-- Location: LCCOMB_X24_Y14_N16
\c_eth0|c_tx|c_fsm_pt|addr[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[6]~5_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) & !\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(6),
	datad => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|addr[6]~5_combout\);

-- Location: LCCOMB_X24_Y14_N10
\c_eth0|c_tx|c_fsm_pt|addr[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[7]~6_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(7),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[7]~6_combout\);

-- Location: LCCOMB_X24_Y14_N20
\c_eth0|c_tx|c_fsm_pt|addr[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[8]~7_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(8),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[8]~7_combout\);

-- Location: LCCOMB_X24_Y14_N22
\c_eth0|c_tx|c_fsm_pt|addr[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[9]~8_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(9),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[9]~8_combout\);

-- Location: LCCOMB_X24_Y14_N8
\c_eth0|c_tx|c_fsm_pt|addr[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|addr[10]~9_combout\ = (!\c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10),
	combout => \c_eth0|c_tx|c_fsm_pt|addr[10]~9_combout\);

-- Location: LCCOMB_X29_Y14_N2
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X29_Y14_N3
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(24));

-- Location: LCCOMB_X29_Y14_N12
\c_eth0_rb|u_ram|ram1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~37\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(24),
	combout => \c_eth0_rb|u_ram|ram1~37\);

-- Location: LCCOMB_X28_Y14_N14
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\ = \c_eth0_rb|ram_a_din\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(1),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X28_Y14_N15
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(23));

-- Location: LCCOMB_X28_Y14_N30
\c_eth0_rb|u_ram|b_dout_reg[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[1]~2_combout\ = (\c_eth0_rb|u_ram|ram1~37\ & ((\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(23)))) # (!\c_eth0_rb|u_ram|ram1~37\ & (\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\,
	datab => \c_eth0_rb|u_ram|ram1~37\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(23),
	combout => \c_eth0_rb|u_ram|b_dout_reg[1]~2_combout\);

-- Location: LCCOMB_X28_Y13_N24
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X28_Y13_N25
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(24));

-- Location: FF_X28_Y13_N23
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(23));

-- Location: LCCOMB_X28_Y13_N22
\c_eth0_rb|u_ram|ram0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~31_combout\ = (\c_eth0_rb|u_ram|ram0~26_combout\ & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(23))))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(24) & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(24) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~26_combout\,
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(24),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(23),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\,
	combout => \c_eth0_rb|u_ram|ram0~31_combout\);

-- Location: FF_X28_Y14_N31
\c_eth0_rb|u_ram|b_dout_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[1]~2_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~31_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(1));

-- Location: LCCOMB_X29_Y14_N6
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X29_Y14_N7
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(26));

-- Location: LCCOMB_X29_Y14_N0
\c_eth0_rb|u_ram|ram1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~36\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(26),
	combout => \c_eth0_rb|u_ram|ram1~36\);

-- Location: LCCOMB_X28_Y14_N4
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\ = \c_eth0_rb|ram_a_din\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_din\(2),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X28_Y14_N5
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(25));

-- Location: LCCOMB_X28_Y14_N28
\c_eth0_rb|u_ram|b_dout_reg[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[2]~3_combout\ = (\c_eth0_rb|u_ram|ram1~36\ & ((\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(25)))) # (!\c_eth0_rb|u_ram|ram1~36\ & (\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\,
	datab => \c_eth0_rb|u_ram|ram1~36\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(25),
	combout => \c_eth0_rb|u_ram|b_dout_reg[2]~3_combout\);

-- Location: FF_X28_Y15_N5
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(25));

-- Location: LCCOMB_X28_Y15_N2
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X28_Y15_N3
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(26));

-- Location: LCCOMB_X28_Y15_N4
\c_eth0_rb|u_ram|ram0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~30_combout\ = (\c_eth0_rb|u_ram|ram0~26_combout\ & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(25))))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(26) & 
-- (\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\)) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(26) & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\,
	datab => \c_eth0_rb|u_ram|ram0~26_combout\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(25),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(26),
	combout => \c_eth0_rb|u_ram|ram0~30_combout\);

-- Location: FF_X28_Y14_N29
\c_eth0_rb|u_ram|b_dout_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[2]~3_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~30_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(2));

-- Location: LCCOMB_X29_Y14_N14
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X29_Y14_N15
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(36));

-- Location: LCCOMB_X29_Y14_N8
\c_eth0_rb|u_ram|ram1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~38\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1~24_combout\ & \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0)))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1~24_combout\,
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(36),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	combout => \c_eth0_rb|u_ram|ram1~38\);

-- Location: LCCOMB_X28_Y14_N8
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\ = \c_eth0_rb|ram_a_din\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_din\(7),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\);

-- Location: FF_X28_Y14_N9
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(35));

-- Location: LCCOMB_X28_Y14_N16
\c_eth0_rb|u_ram|b_dout_reg[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[7]~8_combout\ = (\c_eth0_rb|u_ram|ram1~38\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(35))) # (!\c_eth0_rb|u_ram|ram1~38\ & ((\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~38\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(35),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[7]~8_combout\);

-- Location: LCCOMB_X28_Y13_N4
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X28_Y13_N5
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(36));

-- Location: FF_X28_Y13_N27
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(35));

-- Location: LCCOMB_X28_Y13_N26
\c_eth0_rb|u_ram|ram0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~32_combout\ = (\c_eth0_rb|u_ram|ram0~26_combout\ & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(35))))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(36) & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(36) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~26_combout\,
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(36),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(35),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\,
	combout => \c_eth0_rb|u_ram|ram0~32_combout\);

-- Location: FF_X28_Y14_N17
\c_eth0_rb|u_ram|b_dout_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[7]~8_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~32_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(7));

-- Location: M9K_X27_Y13_N0
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	portadatain => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y14_N24
\c_eth0|c_tx|c_fsm_pt|r_packet_length[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|r_packet_length[1]~feeder_combout\ = \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth0|c_tx|c_fsm_pt|r_packet_length[1]~feeder_combout\);

-- Location: FF_X25_Y14_N25
\c_eth0|c_tx|c_fsm_pt|r_packet_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|r_packet_length[1]~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(1));

-- Location: FF_X25_Y14_N27
\c_eth0|c_tx|c_fsm_pt|r_packet_length[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(0));

-- Location: LCCOMB_X25_Y14_N26
\c_eth0|c_tx|c_fsm_pt|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~1_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(1) & (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(0) $ (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(0))))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(1) & 
-- (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(0) $ (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(1),
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(1),
	datac => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(0),
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0),
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y14_N20
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X29_Y14_N21
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(28));

-- Location: LCCOMB_X29_Y14_N22
\c_eth0_rb|u_ram|ram1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~42\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(28),
	combout => \c_eth0_rb|u_ram|ram1~42\);

-- Location: LCCOMB_X26_Y15_N4
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\ = \c_eth0_rb|ram_a_din\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(3),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X26_Y15_N5
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(27));

-- Location: LCCOMB_X26_Y15_N8
\c_eth0_rb|u_ram|b_dout_reg[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[3]~4_combout\ = (\c_eth0_rb|u_ram|ram1~42\ & ((\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(27)))) # (!\c_eth0_rb|u_ram|ram1~42\ & (\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\,
	datab => \c_eth0_rb|u_ram|ram1~42\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(27),
	combout => \c_eth0_rb|u_ram|b_dout_reg[3]~4_combout\);

-- Location: LCCOMB_X26_Y15_N16
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X26_Y15_N17
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(28));

-- Location: LCCOMB_X26_Y15_N22
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]~feeder_combout\ = \c_eth0_rb|ram_a_din\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(3),
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X26_Y15_N23
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(27));

-- Location: LCCOMB_X26_Y15_N26
\c_eth0_rb|u_ram|ram0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~36_combout\ = (\c_eth0_rb|u_ram|ram0~26_combout\ & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(27))))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & ((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(28) & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(28) & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0~26_combout\,
	datab => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(28),
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(27),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\,
	combout => \c_eth0_rb|u_ram|ram0~36_combout\);

-- Location: FF_X26_Y15_N9
\c_eth0_rb|u_ram|b_dout_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[3]~4_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~36_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(3));

-- Location: LCCOMB_X28_Y14_N22
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\ = \c_eth0_rb|ram_a_din\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|ram_a_din\(4),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X28_Y14_N23
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(29));

-- Location: LCCOMB_X30_Y14_N24
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X30_Y14_N25
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(30));

-- Location: LCCOMB_X29_Y14_N18
\c_eth0_rb|u_ram|ram1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~41\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth0_rb|u_ram|ram1~24_combout\))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	datac => \c_eth0_rb|u_ram|ram1~24_combout\,
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(30),
	combout => \c_eth0_rb|u_ram|ram1~41\);

-- Location: LCCOMB_X28_Y14_N6
\c_eth0_rb|u_ram|b_dout_reg[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[4]~5_combout\ = (\c_eth0_rb|u_ram|ram1~41\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(29))) # (!\c_eth0_rb|u_ram|ram1~41\ & ((\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(29),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\,
	datad => \c_eth0_rb|u_ram|ram1~41\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[4]~5_combout\);

-- Location: LCCOMB_X28_Y15_N12
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X28_Y15_N13
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(30));

-- Location: FF_X28_Y15_N9
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(29));

-- Location: LCCOMB_X28_Y15_N8
\c_eth0_rb|u_ram|ram0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~35_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(30) & ((\c_eth0_rb|u_ram|ram0~26_combout\ & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(29))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(30) & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(30),
	datab => \c_eth0_rb|u_ram|ram0~26_combout\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(29),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\,
	combout => \c_eth0_rb|u_ram|ram0~35_combout\);

-- Location: FF_X28_Y14_N7
\c_eth0_rb|u_ram|b_dout_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[4]~5_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~35_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(4));

-- Location: LCCOMB_X28_Y14_N20
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\ = \c_eth0_rb|ram_a_din\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(5),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X28_Y14_N21
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(31));

-- Location: LCCOMB_X29_Y14_N30
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X29_Y14_N31
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(32));

-- Location: LCCOMB_X29_Y14_N16
\c_eth0_rb|u_ram|ram1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~40\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1~24_combout\ & \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0)))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1~24_combout\,
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(32),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	combout => \c_eth0_rb|u_ram|ram1~40\);

-- Location: LCCOMB_X28_Y14_N12
\c_eth0_rb|u_ram|b_dout_reg[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[5]~6_combout\ = (\c_eth0_rb|u_ram|ram1~40\ & ((\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(31)))) # (!\c_eth0_rb|u_ram|ram1~40\ & (\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\,
	datab => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(31),
	datad => \c_eth0_rb|u_ram|ram1~40\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[5]~6_combout\);

-- Location: LCCOMB_X28_Y15_N6
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X28_Y15_N7
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(32));

-- Location: FF_X28_Y15_N17
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(31));

-- Location: LCCOMB_X28_Y15_N16
\c_eth0_rb|u_ram|ram0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~34_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(32) & ((\c_eth0_rb|u_ram|ram0~26_combout\ & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(31))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(32) & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(32),
	datab => \c_eth0_rb|u_ram|ram0~26_combout\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(31),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\,
	combout => \c_eth0_rb|u_ram|ram0~34_combout\);

-- Location: FF_X28_Y14_N13
\c_eth0_rb|u_ram|b_dout_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[5]~6_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~34_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(5));

-- Location: LCCOMB_X28_Y14_N26
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\ = \c_eth0_rb|ram_a_din\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|ram_a_din\(6),
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X28_Y14_N27
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(33));

-- Location: LCCOMB_X29_Y14_N26
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X29_Y14_N27
\c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(34));

-- Location: LCCOMB_X29_Y14_N28
\c_eth0_rb|u_ram|ram1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram1~39\ = ((\c_eth0_rb|u_ram|ram1~25_combout\ & (\c_eth0_rb|u_ram|ram1~24_combout\ & \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0)))) # (!\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1~25_combout\,
	datab => \c_eth0_rb|u_ram|ram1~24_combout\,
	datac => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(34),
	datad => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(0),
	combout => \c_eth0_rb|u_ram|ram1~39\);

-- Location: LCCOMB_X28_Y14_N2
\c_eth0_rb|u_ram|b_dout_reg[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|b_dout_reg[6]~7_combout\ = (\c_eth0_rb|u_ram|ram1~39\ & (\c_eth0_rb|u_ram|ram1_rtl_0_bypass\(33))) # (!\c_eth0_rb|u_ram|ram1~39\ & ((\c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram1_rtl_0_bypass\(33),
	datab => \c_eth0_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\,
	datad => \c_eth0_rb|u_ram|ram1~39\,
	combout => \c_eth0_rb|u_ram|b_dout_reg[6]~7_combout\);

-- Location: LCCOMB_X28_Y15_N26
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X28_Y15_N27
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(34));

-- Location: FF_X28_Y15_N25
\c_eth0_rb|u_ram|ram0_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|ram_a_din\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(33));

-- Location: LCCOMB_X28_Y15_N24
\c_eth0_rb|u_ram|ram0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|u_ram|ram0~33_combout\ = (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(34) & ((\c_eth0_rb|u_ram|ram0~26_combout\ & (\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(33))) # (!\c_eth0_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\))))) # (!\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(34) & (((\c_eth0_rb|u_ram|ram0_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(34),
	datab => \c_eth0_rb|u_ram|ram0~26_combout\,
	datac => \c_eth0_rb|u_ram|ram0_rtl_0_bypass\(33),
	datad => \c_eth0_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\,
	combout => \c_eth0_rb|u_ram|ram0~33_combout\);

-- Location: FF_X28_Y14_N3
\c_eth0_rb|u_ram|b_dout_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|u_ram|b_dout_reg[6]~7_combout\,
	asdata => \c_eth0_rb|u_ram|ram0~33_combout\,
	sload => \c_eth0_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth0_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|u_ram|b_dout_reg\(6));

-- Location: M9K_X27_Y14_N0
\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAA00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth0|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth0|c_tx|c_fsm_axi|WideNor1~combout\,
	portadatain => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: FF_X25_Y14_N9
\c_eth0|c_tx|c_fsm_pt|r_packet_length[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(4));

-- Location: FF_X25_Y14_N7
\c_eth0|c_tx|c_fsm_pt|r_packet_length[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(3));

-- Location: FF_X25_Y14_N5
\c_eth0|c_tx|c_fsm_pt|r_packet_length[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(2));

-- Location: LCCOMB_X25_Y14_N4
\c_eth0|c_tx|c_fsm_pt|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~0_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(2) & (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(1) $ (VCC))) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(2) & (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(1) & VCC))
-- \c_eth0|c_tx|c_fsm_pt|Add2~1\ = CARRY((\c_eth0|c_tx|c_fsm_pt|r_packet_length\(2) & \c_eth0|c_tx|c_fsm_pt|r_packet_length\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(2),
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(1),
	datad => VCC,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~0_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~1\);

-- Location: LCCOMB_X25_Y14_N6
\c_eth0|c_tx|c_fsm_pt|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~2_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(3) & (!\c_eth0|c_tx|c_fsm_pt|Add2~1\)) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(3) & ((\c_eth0|c_tx|c_fsm_pt|Add2~1\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|Add2~3\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|Add2~1\) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~1\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~2_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~3\);

-- Location: LCCOMB_X25_Y14_N8
\c_eth0|c_tx|c_fsm_pt|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~4_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(4) & (\c_eth0|c_tx|c_fsm_pt|Add2~3\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(4) & (!\c_eth0|c_tx|c_fsm_pt|Add2~3\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|Add2~5\ = CARRY((\c_eth0|c_tx|c_fsm_pt|r_packet_length\(4) & !\c_eth0|c_tx|c_fsm_pt|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(4),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~3\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~4_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~5\);

-- Location: FF_X25_Y14_N11
\c_eth0|c_tx|c_fsm_pt|r_packet_length[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(5));

-- Location: LCCOMB_X25_Y14_N10
\c_eth0|c_tx|c_fsm_pt|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~6_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(5) & (!\c_eth0|c_tx|c_fsm_pt|Add2~5\)) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(5) & ((\c_eth0|c_tx|c_fsm_pt|Add2~5\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|Add2~7\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|Add2~5\) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(5),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~5\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~6_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~7\);

-- Location: LCCOMB_X25_Y14_N0
\c_eth0|c_tx|c_fsm_pt|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~3_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(4) & (\c_eth0|c_tx|c_fsm_pt|Add2~4_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(5) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~6_combout\)))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(4) & 
-- (!\c_eth0|c_tx|c_fsm_pt|Add2~4_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(5) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(4),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(5),
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~4_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Add2~6_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~3_combout\);

-- Location: LCCOMB_X25_Y14_N30
\c_eth0|c_tx|c_fsm_pt|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~2_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(2) & (\c_eth0|c_tx|c_fsm_pt|Add2~0_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(3) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~2_combout\)))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(2) & 
-- (!\c_eth0|c_tx|c_fsm_pt|Add2~0_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(3) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(2),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(3),
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~0_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Add2~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~2_combout\);

-- Location: FF_X25_Y14_N15
\c_eth0|c_tx|c_fsm_pt|r_packet_length[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(7));

-- Location: FF_X25_Y14_N13
\c_eth0|c_tx|c_fsm_pt|r_packet_length[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(6));

-- Location: LCCOMB_X25_Y14_N12
\c_eth0|c_tx|c_fsm_pt|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~8_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(6) & (\c_eth0|c_tx|c_fsm_pt|Add2~7\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(6) & (!\c_eth0|c_tx|c_fsm_pt|Add2~7\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|Add2~9\ = CARRY((\c_eth0|c_tx|c_fsm_pt|r_packet_length\(6) & !\c_eth0|c_tx|c_fsm_pt|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(6),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~7\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~8_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~9\);

-- Location: LCCOMB_X25_Y14_N14
\c_eth0|c_tx|c_fsm_pt|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~10_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(7) & (!\c_eth0|c_tx|c_fsm_pt|Add2~9\)) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(7) & ((\c_eth0|c_tx|c_fsm_pt|Add2~9\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|Add2~11\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|Add2~9\) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(7),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~9\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~10_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~11\);

-- Location: LCCOMB_X25_Y14_N2
\c_eth0|c_tx|c_fsm_pt|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~4_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(7) & (\c_eth0|c_tx|c_fsm_pt|Add2~10_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~8_combout\)))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(7) & 
-- (!\c_eth0|c_tx|c_fsm_pt|Add2~10_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(7),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(6),
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~10_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Add2~8_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~4_combout\);

-- Location: LCCOMB_X25_Y14_N28
\c_eth0|c_tx|c_fsm_pt|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\ = (\c_eth0|c_tx|c_fsm_pt|Equal0~1_combout\ & (\c_eth0|c_tx|c_fsm_pt|Equal0~3_combout\ & (\c_eth0|c_tx|c_fsm_pt|Equal0~2_combout\ & \c_eth0|c_tx|c_fsm_pt|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Equal0~1_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Equal0~3_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|Equal0~2_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Equal0~4_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\);

-- Location: LCCOMB_X22_Y14_N28
\c_eth0|c_tx|c_fsm_pt|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~10_combout\ = (\c_eth0|c_tx|c_fsm_pt|Selector0~9_combout\) # ((\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\) # ((\c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\ & !\c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~9_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~10_combout\);

-- Location: LCCOMB_X22_Y14_N22
\c_eth0|c_tx|c_fsm_pt|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\ = (\c_eth0|c_tx|c_fsm_pt|Selector0~10_combout\) # (((\c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\ & !\c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~7_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector0~10_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\);

-- Location: LCCOMB_X22_Y14_N26
\c_eth0|c_tx|c_fsm_pt|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector1~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ & ((\c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\ & (\c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\)) # (!\c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\ & 
-- ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~8_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector1~1_combout\);

-- Location: FF_X22_Y14_N27
\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector1~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\);

-- Location: LCCOMB_X22_Y14_N4
\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\ = (\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\))) # (!\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & (\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\);

-- Location: FF_X22_Y14_N5
\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\);

-- Location: LCCOMB_X23_Y14_N2
\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\ = ((\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # (\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\)))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\);

-- Location: FF_X23_Y14_N25
\c_eth0|c_tx|c_fsm_pt|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[10]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10));

-- Location: FF_X25_Y14_N21
\c_eth0|c_tx|c_fsm_pt|r_packet_length[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(10));

-- Location: FF_X25_Y14_N19
\c_eth0|c_tx|c_fsm_pt|r_packet_length[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(9));

-- Location: FF_X25_Y14_N17
\c_eth0|c_tx|c_fsm_pt|r_packet_length[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth0|c_tx|c_fsm_pt|Selector5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(8));

-- Location: LCCOMB_X25_Y14_N16
\c_eth0|c_tx|c_fsm_pt|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~12_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(8) & (\c_eth0|c_tx|c_fsm_pt|Add2~11\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(8) & (!\c_eth0|c_tx|c_fsm_pt|Add2~11\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|Add2~13\ = CARRY((\c_eth0|c_tx|c_fsm_pt|r_packet_length\(8) & !\c_eth0|c_tx|c_fsm_pt|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(8),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~11\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~12_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~13\);

-- Location: LCCOMB_X25_Y14_N18
\c_eth0|c_tx|c_fsm_pt|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~14_combout\ = (\c_eth0|c_tx|c_fsm_pt|r_packet_length\(9) & (!\c_eth0|c_tx|c_fsm_pt|Add2~13\)) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(9) & ((\c_eth0|c_tx|c_fsm_pt|Add2~13\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|Add2~15\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|Add2~13\) # (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(9),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~13\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~14_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|Add2~15\);

-- Location: LCCOMB_X25_Y14_N20
\c_eth0|c_tx|c_fsm_pt|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\ = \c_eth0|c_tx|c_fsm_pt|Add2~15\ $ (!\c_eth0|c_tx|c_fsm_pt|r_packet_length\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_tx|c_fsm_pt|r_packet_length\(10),
	cin => \c_eth0|c_tx|c_fsm_pt|Add2~15\,
	combout => \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\);

-- Location: LCCOMB_X24_Y14_N6
\c_eth0|c_tx|c_fsm_pt|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\ = (\c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(10) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10),
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\);

-- Location: LCCOMB_X22_Y14_N10
\c_eth0|c_tx|c_fsm_pt|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\ = (!\c_eth0|c_tx|c_piso_sr|state.TX~q\ & (\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\ & ((!\c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\) # (!\c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Equal0~7_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\);

-- Location: LCCOMB_X22_Y14_N0
\c_eth0|c_tx|c_fsm_pt|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector3~5_combout\ = (\c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\) # ((\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & ((\c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\))) # (!\c_eth0|c_tx|c_fsm_pt|mem_state~q\ & 
-- (\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector3~4_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector3~5_combout\);

-- Location: FF_X22_Y14_N1
\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector3~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\);

-- Location: LCCOMB_X23_Y14_N0
\c_eth0|c_tx|c_fsm_pt|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\ = (!\c_eth0|c_tx|c_fsm_pt|mem_state~q\) # (!\c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\);

-- Location: FF_X23_Y14_N5
\c_eth0|c_tx|c_fsm_pt|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(0));

-- Location: LCCOMB_X23_Y14_N6
\c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~13_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(1) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(1) & ((\c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[0]~12\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~13_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\);

-- Location: FF_X23_Y14_N7
\c_eth0|c_tx|c_fsm_pt|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~13_combout\,
	asdata => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(1));

-- Location: LCCOMB_X23_Y14_N8
\c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~15_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(2) & (\c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(2) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_addr\(2) & !\c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[1]~14\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~15_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\);

-- Location: FF_X23_Y14_N9
\c_eth0|c_tx|c_fsm_pt|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~15_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(2));

-- Location: LCCOMB_X23_Y14_N10
\c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~17_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(3) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(3) & ((\c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[2]~16\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~17_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\);

-- Location: FF_X23_Y14_N11
\c_eth0|c_tx|c_fsm_pt|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~17_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(3));

-- Location: LCCOMB_X23_Y14_N12
\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~19_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(4) & (\c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(4) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_addr\(4) & !\c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[3]~18\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~19_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\);

-- Location: FF_X23_Y14_N13
\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~19_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(4));

-- Location: LCCOMB_X23_Y14_N14
\c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~21_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(5) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(5) & ((\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~20\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~21_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\);

-- Location: FF_X23_Y14_N15
\c_eth0|c_tx|c_fsm_pt|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(5));

-- Location: LCCOMB_X23_Y14_N16
\c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~23_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) & (\c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_addr\(6) & !\c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[5]~22\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~23_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\);

-- Location: FF_X23_Y14_N17
\c_eth0|c_tx|c_fsm_pt|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(6));

-- Location: LCCOMB_X23_Y14_N18
\c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~25_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(7) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(7) & ((\c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[6]~24\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~25_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\);

-- Location: FF_X23_Y14_N19
\c_eth0|c_tx|c_fsm_pt|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(7));

-- Location: LCCOMB_X23_Y14_N20
\c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~27_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(8) & (\c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(8) & (!\c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_addr\(8) & !\c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_addr[7]~26\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~27_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~28\);

-- Location: FF_X23_Y14_N21
\c_eth0|c_tx|c_fsm_pt|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[8]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(8));

-- Location: FF_X23_Y14_N23
\c_eth0|c_tx|c_fsm_pt|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_addr[9]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth0|c_tx|c_fsm_pt|Selector5~2_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_addr[4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(9));

-- Location: LCCOMB_X24_Y14_N26
\c_eth0|c_tx|c_fsm_pt|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(9) & (\c_eth0|c_tx|c_fsm_pt|Add2~14_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(8) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~12_combout\)))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_addr\(9) & 
-- (!\c_eth0|c_tx|c_fsm_pt|Add2~14_combout\ & (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(8) $ (!\c_eth0|c_tx|c_fsm_pt|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(9),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(8),
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~12_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|Add2~14_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\);

-- Location: LCCOMB_X24_Y14_N0
\c_eth0|c_tx|c_fsm_pt|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Equal0~0_combout\ = \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\ $ (\c_eth0|c_tx|c_fsm_pt|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_tx|c_fsm_pt|Add2~16_combout\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_addr\(10),
	combout => \c_eth0|c_tx|c_fsm_pt|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y14_N28
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\ = ((\c_eth0|c_tx|c_fsm_pt|Equal0~0_combout\) # ((!\c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\) # (!\c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\))) # (!\c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Equal0~6_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|Equal0~0_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Equal0~5_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\);

-- Location: LCCOMB_X22_Y14_N2
\c_eth0|c_tx|c_fsm_pt|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector6~1_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ & (((\c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\ & !\c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\,
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|Selector0~11_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector6~1_combout\);

-- Location: FF_X22_Y14_N3
\c_eth0|c_tx|c_fsm_pt|state.TX_LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector6~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\);

-- Location: LCCOMB_X22_Y14_N20
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\ = (!\c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\ & !\c_eth0|c_tx|c_fsm_pt|state.IFG~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\);

-- Location: LCCOMB_X23_Y13_N6
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\ = (\c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\) # ((\c_eth0|c_tx|c_fsm_pt|state.IFG~q\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~14_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\);

-- Location: FF_X23_Y13_N9
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(0));

-- Location: LCCOMB_X23_Y13_N10
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~16_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1) & ((\c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[0]~12\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~16_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\);

-- Location: FF_X23_Y13_N11
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~16_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(1));

-- Location: LCCOMB_X23_Y13_N12
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~18_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2) & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2) & !\c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[1]~17\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~18_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\);

-- Location: FF_X23_Y13_N13
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(2));

-- Location: LCCOMB_X23_Y13_N14
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~20_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3) & ((\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~19\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~20_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\);

-- Location: FF_X23_Y13_N15
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(3));

-- Location: LCCOMB_X23_Y13_N16
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~22_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4) & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4) & !\c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[3]~21\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~22_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\);

-- Location: FF_X23_Y13_N17
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(4));

-- Location: LCCOMB_X23_Y13_N18
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~24_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5) & ((\c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[4]~23\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~24_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\);

-- Location: FF_X23_Y13_N19
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(5));

-- Location: LCCOMB_X23_Y13_N20
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~26_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6) & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6) & !\c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[5]~25\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~26_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\);

-- Location: FF_X23_Y13_N21
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6));

-- Location: LCCOMB_X23_Y13_N22
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~28_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7) & ((\c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[6]~27\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~28_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\);

-- Location: FF_X23_Y13_N23
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(7));

-- Location: LCCOMB_X23_Y13_N24
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~30_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8) & (\c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\ $ (GND))) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\ & VCC))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\ = CARRY((\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8) & !\c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[7]~29\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~30_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\);

-- Location: FF_X23_Y13_N25
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(8));

-- Location: LCCOMB_X23_Y13_N26
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~32_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\)) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9) & ((\c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\) # (GND)))
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~33\ = CARRY((!\c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\) # (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9),
	datad => VCC,
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[8]~31\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~32_combout\,
	cout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~33\);

-- Location: FF_X23_Y13_N27
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(9));

-- Location: LCCOMB_X23_Y13_N28
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]~34_combout\ = \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~33\ $ (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10),
	cin => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[9]~33\,
	combout => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]~34_combout\);

-- Location: FF_X23_Y13_N29
\c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[10]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~13_combout\,
	ena => \c_eth0|c_tx|c_fsm_pt|cnt_IFG[2]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10));

-- Location: LCCOMB_X23_Y13_N4
\c_eth0|c_tx|c_fsm_pt|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ = (\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10) & (!\c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6) & (\c_eth0|c_tx|c_fsm_pt|state.IFG~q\ & \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(10),
	datab => \c_eth0|c_tx|c_fsm_pt|cnt_IFG\(6),
	datac => \c_eth0|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|process_0~7_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\);

-- Location: LCCOMB_X23_Y10_N8
\c_eth0|c_tx|c_fsm_pt|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|Selector0~5_combout\ = (!\c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\ & ((\c_eth0|c_tx|c_fsm_axi|packet_valid~q\) # (\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|packet_valid~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|Selector0~4_combout\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_fsm_pt|Selector0~5_combout\);

-- Location: FF_X23_Y10_N9
\c_eth0|c_tx|c_fsm_pt|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|Selector0~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\);

-- Location: LCCOMB_X29_Y13_N8
\c_eth0|c_tx|c_fsm_axi|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector1~1_combout\ = (!\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\ & ((\c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\ & ((\c_eth0|c_tx|c_fsm_axi|state.READY~q\))) # (!\c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\ & 
-- (\c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.READY~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector1~1_combout\);

-- Location: FF_X29_Y13_N9
\c_eth0|c_tx|c_fsm_axi|state.READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Selector1~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|state.READY~q\);

-- Location: LCCOMB_X29_Y13_N10
\c_eth0|c_tx|c_fsm_axi|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\ = (\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ & (!\c_eth0_rb|u_ram|b_dout_reg\(8) & ((!\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.READY~q\)))) # (!\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ & 
-- (((!\c_eth0_rb|out_valid_pipe~q\) # (!\c_eth0|c_tx|c_fsm_axi|state.READY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datab => \c_eth0_rb|u_ram|b_dout_reg\(8),
	datac => \c_eth0|c_tx|c_fsm_axi|state.READY~q\,
	datad => \c_eth0_rb|out_valid_pipe~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\);

-- Location: LCCOMB_X29_Y13_N20
\c_eth0|c_tx|c_fsm_axi|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\ = (\c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\ & ((\c_eth0|c_tx|c_fsm_axi|state.IDLE~q\) # (\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector1~0_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\);

-- Location: LCCOMB_X29_Y13_N24
\c_eth0|c_tx|c_fsm_axi|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector0~4_combout\ = (\c_eth0_rb|out_valid_pipe~q\ & \c_eth0|c_tx|c_fsm_axi|state.READY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.READY~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector0~4_combout\);

-- Location: LCCOMB_X29_Y13_N12
\c_eth0|c_tx|c_fsm_axi|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector2~0_combout\ = (\c_eth0|c_tx|c_fsm_axi|Selector0~4_combout\) # ((\c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\ & (\c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\ & !\c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\,
	datab => \c_eth0|c_tx|c_fsm_axi|Selector0~4_combout\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~3_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector2~0_combout\);

-- Location: FF_X29_Y13_N13
\c_eth0|c_tx|c_fsm_axi|state.RECEIVING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Selector2~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\);

-- Location: LCCOMB_X29_Y13_N6
\c_eth0|c_tx|c_fsm_axi|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\ = (\c_eth0_rb|u_ram|b_dout_reg\(8) & \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|u_ram|b_dout_reg\(8),
	datad => \c_eth0|c_tx|c_fsm_axi|state.RECEIVING~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\);

-- Location: LCCOMB_X29_Y13_N18
\c_eth0|c_tx|c_fsm_axi|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector3~3_combout\ = (\c_eth0|c_tx|c_fsm_axi|state.LAST~q\ & (\c_eth0_rb|out_valid_pipe~q\ & ((\c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\) # (\c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\)))) # 
-- (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\ & (\c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\ & ((!\c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|Selector0~1_combout\,
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth0|c_tx|c_fsm_axi|Selector0~2_combout\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector3~3_combout\);

-- Location: FF_X29_Y13_N19
\c_eth0|c_tx|c_fsm_axi|state.LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Selector3~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\);

-- Location: LCCOMB_X29_Y13_N0
\c_eth0|c_tx|c_fsm_axi|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_axi|Selector0~0_combout\ = (\c_eth0|c_tx|c_fsm_axi|state.LAST~q\ & (\c_eth0_rb|out_valid_pipe~q\ & ((\c_eth0|c_tx|c_fsm_axi|state.IDLE~q\) # (!\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)))) # (!\c_eth0|c_tx|c_fsm_axi|state.LAST~q\ & 
-- (((\c_eth0|c_tx|c_fsm_axi|state.IDLE~q\)) # (!\c_eth0|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth0|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\,
	datad => \c_eth0_rb|out_valid_pipe~q\,
	combout => \c_eth0|c_tx|c_fsm_axi|Selector0~0_combout\);

-- Location: FF_X29_Y13_N1
\c_eth0|c_tx|c_fsm_axi|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_axi|Selector0~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\);

-- Location: LCCOMB_X25_Y17_N20
\c_eth0_rb|ram_b_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_b_addr~1_combout\ = (\c_eth0_rb|out_valid_pipe~q\ & (\c_eth0|c_tx|c_fsm_axi|state.IDLE~q\ & \c_eth0_rb|out_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|out_valid_pipe~q\,
	datac => \c_eth0|c_tx|c_fsm_axi|state.IDLE~q\,
	datad => \c_eth0_rb|out_state~q\,
	combout => \c_eth0_rb|ram_b_addr~1_combout\);

-- Location: LCCOMB_X24_Y17_N18
\c_eth0_rb|ram_a_we~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|ram_a_we~0_combout\ = (!\c_eth0_rb|cap_overflow~q\ & ((!\c_eth0_rb|cap_len\(11)) # (!\c_eth0_rb|capturing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|cap_overflow~q\,
	datac => \c_eth0_rb|cap_len\(11),
	combout => \c_eth0_rb|ram_a_we~0_combout\);

-- Location: LCCOMB_X24_Y17_N28
\c_eth0_rb|buffer_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|buffer_valid~0_combout\ = (\c_eth0_rb|buffer_valid~q\) # ((\c_interconnect|PA_TX_tvalid_reg~q\ & (\c_interconnect|PA_TX_tlast_reg~q\ & \c_eth0_rb|ram_a_we~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|buffer_valid~q\,
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datac => \c_interconnect|PA_TX_tlast_reg~q\,
	datad => \c_eth0_rb|ram_a_we~0_combout\,
	combout => \c_eth0_rb|buffer_valid~0_combout\);

-- Location: LCCOMB_X24_Y17_N8
\c_eth0_rb|buffer_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|buffer_valid~1_combout\ = (\c_eth0_rb|buffer_valid~0_combout\ & (((!\c_eth0_rb|Equal0~8_combout\) # (!\c_eth0_rb|Equal0~4_combout\)) # (!\c_eth0_rb|ram_b_addr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|ram_b_addr~1_combout\,
	datab => \c_eth0_rb|buffer_valid~0_combout\,
	datac => \c_eth0_rb|Equal0~4_combout\,
	datad => \c_eth0_rb|Equal0~8_combout\,
	combout => \c_eth0_rb|buffer_valid~1_combout\);

-- Location: FF_X24_Y17_N9
\c_eth0_rb|buffer_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|buffer_valid~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|buffer_valid~q\);

-- Location: LCCOMB_X24_Y17_N20
\c_eth0_rb|cap_len~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~5_combout\ = (!\c_eth0_rb|cap_overflow~q\ & ((\c_eth0_rb|capturing~q\ & (\c_eth0_rb|Add0~0_combout\)) # (!\c_eth0_rb|capturing~q\ & ((!\c_eth0_rb|buffer_valid~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|cap_overflow~q\,
	datac => \c_eth0_rb|Add0~0_combout\,
	datad => \c_eth0_rb|buffer_valid~q\,
	combout => \c_eth0_rb|cap_len~5_combout\);

-- Location: LCCOMB_X24_Y17_N6
\c_eth0_rb|cap_len~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~6_combout\ = (\c_eth0_rb|cap_len~5_combout\ & (((!\c_interconnect|PA_TX_tlast_reg~q\ & !\c_eth0_rb|cap_len\(11))) # (!\c_eth0_rb|capturing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datac => \c_eth0_rb|cap_len\(11),
	datad => \c_eth0_rb|cap_len~5_combout\,
	combout => \c_eth0_rb|cap_len~6_combout\);

-- Location: LCCOMB_X24_Y17_N16
\c_eth0_rb|cap_len~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~3_combout\ = (\c_interconnect|PA_TX_tvalid_reg~q\ & ((\c_eth0_rb|cap_len~6_combout\) # ((\c_eth0_rb|cap_len\(0) & \c_eth0_rb|cap_len~2_combout\)))) # (!\c_interconnect|PA_TX_tvalid_reg~q\ & (((\c_eth0_rb|cap_len\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len~6_combout\,
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datac => \c_eth0_rb|cap_len\(0),
	datad => \c_eth0_rb|cap_len~2_combout\,
	combout => \c_eth0_rb|cap_len~3_combout\);

-- Location: FF_X24_Y17_N17
\c_eth0_rb|cap_len[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len~3_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(0));

-- Location: LCCOMB_X22_Y17_N8
\c_eth0_rb|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~2_combout\ = (\c_eth0_rb|cap_len\(1) & (!\c_eth0_rb|Add0~1\)) # (!\c_eth0_rb|cap_len\(1) & ((\c_eth0_rb|Add0~1\) # (GND)))
-- \c_eth0_rb|Add0~3\ = CARRY((!\c_eth0_rb|Add0~1\) # (!\c_eth0_rb|cap_len\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(1),
	datad => VCC,
	cin => \c_eth0_rb|Add0~1\,
	combout => \c_eth0_rb|Add0~2_combout\,
	cout => \c_eth0_rb|Add0~3\);

-- Location: LCCOMB_X22_Y17_N0
\c_eth0_rb|stored_len~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~26_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~2_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth0_rb|Add0~2_combout\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~26_combout\);

-- Location: FF_X22_Y17_N1
\c_eth0_rb|cap_len[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~26_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(1));

-- Location: LCCOMB_X22_Y17_N10
\c_eth0_rb|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~4_combout\ = (\c_eth0_rb|cap_len\(2) & (\c_eth0_rb|Add0~3\ $ (GND))) # (!\c_eth0_rb|cap_len\(2) & (!\c_eth0_rb|Add0~3\ & VCC))
-- \c_eth0_rb|Add0~5\ = CARRY((\c_eth0_rb|cap_len\(2) & !\c_eth0_rb|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(2),
	datad => VCC,
	cin => \c_eth0_rb|Add0~3\,
	combout => \c_eth0_rb|Add0~4_combout\,
	cout => \c_eth0_rb|Add0~5\);

-- Location: LCCOMB_X21_Y17_N28
\c_eth0_rb|stored_len~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~27_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~4_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|Add0~4_combout\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~27_combout\);

-- Location: LCCOMB_X21_Y17_N16
\c_eth0_rb|cap_len[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len[2]~feeder_combout\ = \c_eth0_rb|stored_len~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|stored_len~27_combout\,
	combout => \c_eth0_rb|cap_len[2]~feeder_combout\);

-- Location: FF_X21_Y17_N17
\c_eth0_rb|cap_len[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len[2]~feeder_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(2));

-- Location: LCCOMB_X22_Y17_N12
\c_eth0_rb|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~6_combout\ = (\c_eth0_rb|cap_len\(3) & (!\c_eth0_rb|Add0~5\)) # (!\c_eth0_rb|cap_len\(3) & ((\c_eth0_rb|Add0~5\) # (GND)))
-- \c_eth0_rb|Add0~7\ = CARRY((!\c_eth0_rb|Add0~5\) # (!\c_eth0_rb|cap_len\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(3),
	datad => VCC,
	cin => \c_eth0_rb|Add0~5\,
	combout => \c_eth0_rb|Add0~6_combout\,
	cout => \c_eth0_rb|Add0~7\);

-- Location: LCCOMB_X22_Y17_N2
\c_eth0_rb|stored_len~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~28_combout\ = (\c_eth0_rb|Add0~6_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|Add0~6_combout\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~28_combout\);

-- Location: FF_X22_Y17_N3
\c_eth0_rb|cap_len[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~28_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(3));

-- Location: LCCOMB_X22_Y17_N14
\c_eth0_rb|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~8_combout\ = (\c_eth0_rb|cap_len\(4) & (\c_eth0_rb|Add0~7\ $ (GND))) # (!\c_eth0_rb|cap_len\(4) & (!\c_eth0_rb|Add0~7\ & VCC))
-- \c_eth0_rb|Add0~9\ = CARRY((\c_eth0_rb|cap_len\(4) & !\c_eth0_rb|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(4),
	datad => VCC,
	cin => \c_eth0_rb|Add0~7\,
	combout => \c_eth0_rb|Add0~8_combout\,
	cout => \c_eth0_rb|Add0~9\);

-- Location: LCCOMB_X21_Y17_N22
\c_eth0_rb|stored_len~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~29_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~8_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|Add0~8_combout\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~29_combout\);

-- Location: LCCOMB_X21_Y17_N2
\c_eth0_rb|cap_len[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len[4]~feeder_combout\ = \c_eth0_rb|stored_len~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0_rb|stored_len~29_combout\,
	combout => \c_eth0_rb|cap_len[4]~feeder_combout\);

-- Location: FF_X21_Y17_N3
\c_eth0_rb|cap_len[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len[4]~feeder_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(4));

-- Location: LCCOMB_X22_Y17_N16
\c_eth0_rb|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~10_combout\ = (\c_eth0_rb|cap_len\(5) & (!\c_eth0_rb|Add0~9\)) # (!\c_eth0_rb|cap_len\(5) & ((\c_eth0_rb|Add0~9\) # (GND)))
-- \c_eth0_rb|Add0~11\ = CARRY((!\c_eth0_rb|Add0~9\) # (!\c_eth0_rb|cap_len\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(5),
	datad => VCC,
	cin => \c_eth0_rb|Add0~9\,
	combout => \c_eth0_rb|Add0~10_combout\,
	cout => \c_eth0_rb|Add0~11\);

-- Location: LCCOMB_X22_Y17_N4
\c_eth0_rb|stored_len~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~30_combout\ = (\c_eth0_rb|Add0~10_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|Add0~10_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~30_combout\);

-- Location: FF_X22_Y17_N5
\c_eth0_rb|cap_len[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~30_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(5));

-- Location: LCCOMB_X22_Y17_N18
\c_eth0_rb|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~12_combout\ = (\c_eth0_rb|cap_len\(6) & (\c_eth0_rb|Add0~11\ $ (GND))) # (!\c_eth0_rb|cap_len\(6) & (!\c_eth0_rb|Add0~11\ & VCC))
-- \c_eth0_rb|Add0~13\ = CARRY((\c_eth0_rb|cap_len\(6) & !\c_eth0_rb|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(6),
	datad => VCC,
	cin => \c_eth0_rb|Add0~11\,
	combout => \c_eth0_rb|Add0~12_combout\,
	cout => \c_eth0_rb|Add0~13\);

-- Location: LCCOMB_X21_Y17_N0
\c_eth0_rb|stored_len~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~31_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~12_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|Add0~12_combout\,
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~31_combout\);

-- Location: LCCOMB_X21_Y17_N20
\c_eth0_rb|cap_len[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len[6]~feeder_combout\ = \c_eth0_rb|stored_len~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|stored_len~31_combout\,
	combout => \c_eth0_rb|cap_len[6]~feeder_combout\);

-- Location: FF_X21_Y17_N21
\c_eth0_rb|cap_len[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len[6]~feeder_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(6));

-- Location: LCCOMB_X22_Y17_N20
\c_eth0_rb|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~14_combout\ = (\c_eth0_rb|cap_len\(7) & (!\c_eth0_rb|Add0~13\)) # (!\c_eth0_rb|cap_len\(7) & ((\c_eth0_rb|Add0~13\) # (GND)))
-- \c_eth0_rb|Add0~15\ = CARRY((!\c_eth0_rb|Add0~13\) # (!\c_eth0_rb|cap_len\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(7),
	datad => VCC,
	cin => \c_eth0_rb|Add0~13\,
	combout => \c_eth0_rb|Add0~14_combout\,
	cout => \c_eth0_rb|Add0~15\);

-- Location: LCCOMB_X21_Y17_N10
\c_eth0_rb|stored_len~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~32_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~14_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|capturing~q\,
	datac => \c_eth0_rb|Add0~14_combout\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~32_combout\);

-- Location: LCCOMB_X21_Y17_N6
\c_eth0_rb|cap_len[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len[7]~feeder_combout\ = \c_eth0_rb|stored_len~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|stored_len~32_combout\,
	combout => \c_eth0_rb|cap_len[7]~feeder_combout\);

-- Location: FF_X21_Y17_N7
\c_eth0_rb|cap_len[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len[7]~feeder_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(7));

-- Location: LCCOMB_X22_Y17_N22
\c_eth0_rb|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~16_combout\ = (\c_eth0_rb|cap_len\(8) & (\c_eth0_rb|Add0~15\ $ (GND))) # (!\c_eth0_rb|cap_len\(8) & (!\c_eth0_rb|Add0~15\ & VCC))
-- \c_eth0_rb|Add0~17\ = CARRY((\c_eth0_rb|cap_len\(8) & !\c_eth0_rb|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0_rb|cap_len\(8),
	datad => VCC,
	cin => \c_eth0_rb|Add0~15\,
	combout => \c_eth0_rb|Add0~16_combout\,
	cout => \c_eth0_rb|Add0~17\);

-- Location: LCCOMB_X21_Y17_N24
\c_eth0_rb|stored_len~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~33_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~16_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|Add0~16_combout\,
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~33_combout\);

-- Location: FF_X21_Y17_N25
\c_eth0_rb|cap_len[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~33_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(8));

-- Location: LCCOMB_X22_Y17_N24
\c_eth0_rb|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~18_combout\ = (\c_eth0_rb|cap_len\(9) & (!\c_eth0_rb|Add0~17\)) # (!\c_eth0_rb|cap_len\(9) & ((\c_eth0_rb|Add0~17\) # (GND)))
-- \c_eth0_rb|Add0~19\ = CARRY((!\c_eth0_rb|Add0~17\) # (!\c_eth0_rb|cap_len\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(9),
	datad => VCC,
	cin => \c_eth0_rb|Add0~17\,
	combout => \c_eth0_rb|Add0~18_combout\,
	cout => \c_eth0_rb|Add0~19\);

-- Location: LCCOMB_X22_Y17_N30
\c_eth0_rb|stored_len~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~34_combout\ = (\c_eth0_rb|Add0~18_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|Add0~18_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~34_combout\);

-- Location: FF_X22_Y17_N31
\c_eth0_rb|cap_len[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~34_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(9));

-- Location: LCCOMB_X22_Y17_N26
\c_eth0_rb|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~20_combout\ = (\c_eth0_rb|cap_len\(10) & (\c_eth0_rb|Add0~19\ $ (GND))) # (!\c_eth0_rb|cap_len\(10) & (!\c_eth0_rb|Add0~19\ & VCC))
-- \c_eth0_rb|Add0~21\ = CARRY((\c_eth0_rb|cap_len\(10) & !\c_eth0_rb|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|cap_len\(10),
	datad => VCC,
	cin => \c_eth0_rb|Add0~19\,
	combout => \c_eth0_rb|Add0~20_combout\,
	cout => \c_eth0_rb|Add0~21\);

-- Location: LCCOMB_X22_Y17_N28
\c_eth0_rb|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|Add0~22_combout\ = \c_eth0_rb|Add0~21\ $ (\c_eth0_rb|cap_len\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth0_rb|cap_len\(11),
	cin => \c_eth0_rb|Add0~21\,
	combout => \c_eth0_rb|Add0~22_combout\);

-- Location: LCCOMB_X24_Y17_N2
\c_eth0_rb|cap_len~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~0_combout\ = (!\c_eth0_rb|cap_overflow~q\ & (\c_interconnect|PA_TX_tvalid_reg~q\ & ((!\c_interconnect|PA_TX_tlast_reg~q\) # (!\c_eth0_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datac => \c_eth0_rb|cap_overflow~q\,
	datad => \c_interconnect|PA_TX_tvalid_reg~q\,
	combout => \c_eth0_rb|cap_len~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\c_eth0_rb|cap_len~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~1_combout\ = (\c_eth0_rb|cap_len~0_combout\ & (\c_eth0_rb|capturing~q\ & ((\c_eth0_rb|Add0~22_combout\) # (\c_eth0_rb|cap_len\(11))))) # (!\c_eth0_rb|cap_len~0_combout\ & (((\c_eth0_rb|cap_len\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|Add0~22_combout\,
	datac => \c_eth0_rb|cap_len\(11),
	datad => \c_eth0_rb|cap_len~0_combout\,
	combout => \c_eth0_rb|cap_len~1_combout\);

-- Location: FF_X24_Y17_N5
\c_eth0_rb|cap_len[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_len~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(11));

-- Location: LCCOMB_X24_Y17_N30
\c_eth0_rb|cap_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_overflow~1_combout\ = (\c_eth0_rb|capturing~q\ & (\c_eth0_rb|cap_len\(11) & (!\c_interconnect|PA_TX_tlast_reg~q\))) # (!\c_eth0_rb|capturing~q\ & (((\c_eth0_rb|buffer_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|cap_len\(11),
	datac => \c_interconnect|PA_TX_tlast_reg~q\,
	datad => \c_eth0_rb|buffer_valid~q\,
	combout => \c_eth0_rb|cap_overflow~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\c_eth0_rb|cap_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_overflow~0_combout\ = (\c_eth0_rb|cap_overflow~q\ & (((!\c_interconnect|PA_TX_tvalid_reg~q\) # (!\c_interconnect|PA_TX_tlast_reg~q\)) # (!\c_eth0_rb|capturing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datac => \c_eth0_rb|cap_overflow~q\,
	datad => \c_interconnect|PA_TX_tvalid_reg~q\,
	combout => \c_eth0_rb|cap_overflow~0_combout\);

-- Location: LCCOMB_X24_Y17_N14
\c_eth0_rb|cap_overflow~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_overflow~2_combout\ = (\c_eth0_rb|cap_overflow~0_combout\) # ((\c_interconnect|PA_TX_tvalid_reg~q\ & \c_eth0_rb|cap_overflow~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datac => \c_eth0_rb|cap_overflow~1_combout\,
	datad => \c_eth0_rb|cap_overflow~0_combout\,
	combout => \c_eth0_rb|cap_overflow~2_combout\);

-- Location: FF_X24_Y17_N15
\c_eth0_rb|cap_overflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|cap_overflow~2_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_overflow~q\);

-- Location: LCCOMB_X24_Y17_N24
\c_eth0_rb|capturing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|capturing~0_combout\ = (!\c_eth0_rb|cap_overflow~q\ & (((!\c_eth0_rb|capturing~q\ & \c_eth0_rb|buffer_valid~q\)) # (!\c_interconnect|PA_TX_tlast_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_eth0_rb|cap_overflow~q\,
	datac => \c_interconnect|PA_TX_tlast_reg~q\,
	datad => \c_eth0_rb|buffer_valid~q\,
	combout => \c_eth0_rb|capturing~0_combout\);

-- Location: LCCOMB_X24_Y17_N10
\c_eth0_rb|capturing~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|capturing~1_combout\ = (\c_interconnect|PA_TX_tvalid_reg~q\ & ((\c_eth0_rb|capturing~0_combout\) # ((!\c_interconnect|PA_TX_tlast_reg~q\ & \c_eth0_rb|capturing~q\)))) # (!\c_interconnect|PA_TX_tvalid_reg~q\ & (((\c_eth0_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|PA_TX_tlast_reg~q\,
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|capturing~0_combout\,
	combout => \c_eth0_rb|capturing~1_combout\);

-- Location: FF_X24_Y17_N11
\c_eth0_rb|capturing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|capturing~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|capturing~q\);

-- Location: LCCOMB_X24_Y17_N0
\c_eth0_rb|cap_len~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len~2_combout\ = (\c_eth0_rb|cap_overflow~q\) # ((\c_eth0_rb|capturing~q\ & ((\c_interconnect|PA_TX_tlast_reg~q\) # (\c_eth0_rb|cap_len\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|capturing~q\,
	datab => \c_interconnect|PA_TX_tlast_reg~q\,
	datac => \c_eth0_rb|cap_overflow~q\,
	datad => \c_eth0_rb|cap_len\(11),
	combout => \c_eth0_rb|cap_len~2_combout\);

-- Location: LCCOMB_X24_Y17_N26
\c_eth0_rb|cap_len[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|cap_len[6]~4_combout\ = ((\c_interconnect|PA_TX_tvalid_reg~q\ & !\c_eth0_rb|cap_len~2_combout\)) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_interconnect|PA_TX_tvalid_reg~q\,
	datad => \c_eth0_rb|cap_len~2_combout\,
	combout => \c_eth0_rb|cap_len[6]~4_combout\);

-- Location: FF_X21_Y17_N27
\c_eth0_rb|cap_len[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|stored_len~36_combout\,
	ena => \c_eth0_rb|cap_len[6]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|cap_len\(10));

-- Location: LCCOMB_X21_Y17_N26
\c_eth0_rb|stored_len~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|stored_len~36_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth0_rb|Add0~20_combout\ & ((\c_eth0_rb|capturing~q\) # (\c_eth0_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth0_rb|Add0~20_combout\,
	datac => \c_eth0_rb|capturing~q\,
	datad => \c_eth0_rb|cap_overflow~q\,
	combout => \c_eth0_rb|stored_len~36_combout\);

-- Location: FF_X24_Y18_N25
\c_eth0_rb|stored_len[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth0_rb|stored_len~36_combout\,
	sload => VCC,
	ena => \c_eth0_rb|stored_len[9]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|stored_len\(10));

-- Location: LCCOMB_X25_Y17_N12
\c_eth0_rb|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|LessThan1~2_combout\ = (\c_eth0_rb|stored_len\(10)) # ((\c_eth0_rb|stored_len\(9)) # ((\c_eth0_rb|stored_len\(8)) # (\c_eth0_rb|stored_len\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(10),
	datab => \c_eth0_rb|stored_len\(9),
	datac => \c_eth0_rb|stored_len\(8),
	datad => \c_eth0_rb|stored_len\(11),
	combout => \c_eth0_rb|LessThan1~2_combout\);

-- Location: LCCOMB_X25_Y17_N18
\c_eth0_rb|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|LessThan1~1_combout\ = (\c_eth0_rb|stored_len\(7)) # ((\c_eth0_rb|stored_len\(5)) # ((\c_eth0_rb|stored_len\(6)) # (\c_eth0_rb|stored_len\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(7),
	datab => \c_eth0_rb|stored_len\(5),
	datac => \c_eth0_rb|stored_len\(6),
	datad => \c_eth0_rb|stored_len\(4),
	combout => \c_eth0_rb|LessThan1~1_combout\);

-- Location: LCCOMB_X25_Y17_N8
\c_eth0_rb|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|LessThan1~0_combout\ = (\c_eth0_rb|stored_len\(2)) # ((\c_eth0_rb|stored_len\(1)) # ((\c_eth0_rb|stored_len\(3)) # (\c_eth0_rb|stored_len\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|stored_len\(2),
	datab => \c_eth0_rb|stored_len\(1),
	datac => \c_eth0_rb|stored_len\(3),
	datad => \c_eth0_rb|stored_len\(0),
	combout => \c_eth0_rb|LessThan1~0_combout\);

-- Location: LCCOMB_X25_Y17_N6
\c_eth0_rb|out_valid_pipe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|out_valid_pipe~0_combout\ = (\c_eth0_rb|buffer_valid~q\ & !\c_eth0_rb|out_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|buffer_valid~q\,
	datad => \c_eth0_rb|out_state~q\,
	combout => \c_eth0_rb|out_valid_pipe~0_combout\);

-- Location: LCCOMB_X25_Y17_N14
\c_eth0_rb|out_valid_pipe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|out_valid_pipe~1_combout\ = (\c_eth0_rb|out_valid_pipe~0_combout\ & ((\c_eth0_rb|LessThan1~2_combout\) # ((\c_eth0_rb|LessThan1~1_combout\) # (\c_eth0_rb|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|LessThan1~2_combout\,
	datab => \c_eth0_rb|LessThan1~1_combout\,
	datac => \c_eth0_rb|LessThan1~0_combout\,
	datad => \c_eth0_rb|out_valid_pipe~0_combout\,
	combout => \c_eth0_rb|out_valid_pipe~1_combout\);

-- Location: LCCOMB_X25_Y17_N10
\c_eth0_rb|out_valid_pipe~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|out_valid_pipe~2_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth0_rb|out_valid_pipe~1_combout\) # (\c_eth0_rb|out_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth0_rb|out_valid_pipe~1_combout\,
	datad => \c_eth0_rb|out_state~q\,
	combout => \c_eth0_rb|out_valid_pipe~2_combout\);

-- Location: LCCOMB_X25_Y17_N28
\c_eth0_rb|out_valid_pipe~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0_rb|out_valid_pipe~3_combout\ = (\c_eth0_rb|out_valid_pipe~2_combout\ & (((\c_eth0_rb|out_valid_pipe~1_combout\) # (!\c_eth0_rb|Equal0~7_combout\)) # (!\c_eth0_rb|ram_b_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0_rb|out_valid_pipe~2_combout\,
	datab => \c_eth0_rb|ram_b_addr~0_combout\,
	datac => \c_eth0_rb|out_valid_pipe~1_combout\,
	datad => \c_eth0_rb|Equal0~7_combout\,
	combout => \c_eth0_rb|out_valid_pipe~3_combout\);

-- Location: FF_X25_Y17_N29
\c_eth0_rb|out_valid_pipe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0_rb|out_valid_pipe~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0_rb|out_valid_pipe~q\);

-- Location: IOIBUF_X34_Y12_N1
\KEY4~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY4,
	o => \KEY4~input_o\);

-- Location: LCCOMB_X33_Y12_N18
\c_trigger_ctrl|btn_sync1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|btn_sync1~0_combout\ = !\KEY4~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY4~input_o\,
	combout => \c_trigger_ctrl|btn_sync1~0_combout\);

-- Location: FF_X33_Y12_N19
\c_trigger_ctrl|btn_sync1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|btn_sync1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|btn_sync1~q\);

-- Location: LCCOMB_X32_Y12_N22
\c_trigger_ctrl|btn_sync2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|btn_sync2~feeder_combout\ = \c_trigger_ctrl|btn_sync1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_trigger_ctrl|btn_sync1~q\,
	combout => \c_trigger_ctrl|btn_sync2~feeder_combout\);

-- Location: FF_X32_Y12_N23
\c_trigger_ctrl|btn_sync2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|btn_sync2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|btn_sync2~q\);

-- Location: LCCOMB_X31_Y12_N0
\c_trigger_ctrl|cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[0]~16_combout\ = \c_trigger_ctrl|cnt\(0) $ (VCC)
-- \c_trigger_ctrl|cnt[0]~17\ = CARRY(\c_trigger_ctrl|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(0),
	datad => VCC,
	combout => \c_trigger_ctrl|cnt[0]~16_combout\,
	cout => \c_trigger_ctrl|cnt[0]~17\);

-- Location: LCCOMB_X32_Y12_N0
\c_trigger_ctrl|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|process_0~0_combout\ = \c_trigger_ctrl|btn_sync2~q\ $ (\c_trigger_ctrl|btn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_trigger_ctrl|btn_sync2~q\,
	datad => \c_trigger_ctrl|btn~q\,
	combout => \c_trigger_ctrl|process_0~0_combout\);

-- Location: LCCOMB_X32_Y12_N18
\c_trigger_ctrl|cnt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[5]~18_combout\ = (\c_trigger_ctrl|btn_sync2~q\ $ (\c_trigger_ctrl|btn~q\)) # (!\c_trigger_ctrl|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|Equal0~4_combout\,
	datac => \c_trigger_ctrl|btn_sync2~q\,
	datad => \c_trigger_ctrl|btn~q\,
	combout => \c_trigger_ctrl|cnt[5]~18_combout\);

-- Location: FF_X31_Y12_N1
\c_trigger_ctrl|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[0]~16_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(0));

-- Location: LCCOMB_X31_Y12_N2
\c_trigger_ctrl|cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[1]~19_combout\ = (\c_trigger_ctrl|cnt\(1) & (!\c_trigger_ctrl|cnt[0]~17\)) # (!\c_trigger_ctrl|cnt\(1) & ((\c_trigger_ctrl|cnt[0]~17\) # (GND)))
-- \c_trigger_ctrl|cnt[1]~20\ = CARRY((!\c_trigger_ctrl|cnt[0]~17\) # (!\c_trigger_ctrl|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(1),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[0]~17\,
	combout => \c_trigger_ctrl|cnt[1]~19_combout\,
	cout => \c_trigger_ctrl|cnt[1]~20\);

-- Location: FF_X31_Y12_N3
\c_trigger_ctrl|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[1]~19_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(1));

-- Location: LCCOMB_X31_Y12_N4
\c_trigger_ctrl|cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[2]~21_combout\ = (\c_trigger_ctrl|cnt\(2) & (\c_trigger_ctrl|cnt[1]~20\ $ (GND))) # (!\c_trigger_ctrl|cnt\(2) & (!\c_trigger_ctrl|cnt[1]~20\ & VCC))
-- \c_trigger_ctrl|cnt[2]~22\ = CARRY((\c_trigger_ctrl|cnt\(2) & !\c_trigger_ctrl|cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(2),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[1]~20\,
	combout => \c_trigger_ctrl|cnt[2]~21_combout\,
	cout => \c_trigger_ctrl|cnt[2]~22\);

-- Location: FF_X31_Y12_N5
\c_trigger_ctrl|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[2]~21_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(2));

-- Location: LCCOMB_X31_Y12_N6
\c_trigger_ctrl|cnt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[3]~23_combout\ = (\c_trigger_ctrl|cnt\(3) & (!\c_trigger_ctrl|cnt[2]~22\)) # (!\c_trigger_ctrl|cnt\(3) & ((\c_trigger_ctrl|cnt[2]~22\) # (GND)))
-- \c_trigger_ctrl|cnt[3]~24\ = CARRY((!\c_trigger_ctrl|cnt[2]~22\) # (!\c_trigger_ctrl|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(3),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[2]~22\,
	combout => \c_trigger_ctrl|cnt[3]~23_combout\,
	cout => \c_trigger_ctrl|cnt[3]~24\);

-- Location: FF_X31_Y12_N7
\c_trigger_ctrl|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[3]~23_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(3));

-- Location: LCCOMB_X31_Y12_N8
\c_trigger_ctrl|cnt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[4]~25_combout\ = (\c_trigger_ctrl|cnt\(4) & (\c_trigger_ctrl|cnt[3]~24\ $ (GND))) # (!\c_trigger_ctrl|cnt\(4) & (!\c_trigger_ctrl|cnt[3]~24\ & VCC))
-- \c_trigger_ctrl|cnt[4]~26\ = CARRY((\c_trigger_ctrl|cnt\(4) & !\c_trigger_ctrl|cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(4),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[3]~24\,
	combout => \c_trigger_ctrl|cnt[4]~25_combout\,
	cout => \c_trigger_ctrl|cnt[4]~26\);

-- Location: FF_X31_Y12_N9
\c_trigger_ctrl|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[4]~25_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(4));

-- Location: LCCOMB_X31_Y12_N10
\c_trigger_ctrl|cnt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[5]~27_combout\ = (\c_trigger_ctrl|cnt\(5) & (!\c_trigger_ctrl|cnt[4]~26\)) # (!\c_trigger_ctrl|cnt\(5) & ((\c_trigger_ctrl|cnt[4]~26\) # (GND)))
-- \c_trigger_ctrl|cnt[5]~28\ = CARRY((!\c_trigger_ctrl|cnt[4]~26\) # (!\c_trigger_ctrl|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(5),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[4]~26\,
	combout => \c_trigger_ctrl|cnt[5]~27_combout\,
	cout => \c_trigger_ctrl|cnt[5]~28\);

-- Location: FF_X31_Y12_N11
\c_trigger_ctrl|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[5]~27_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(5));

-- Location: LCCOMB_X31_Y12_N12
\c_trigger_ctrl|cnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[6]~29_combout\ = (\c_trigger_ctrl|cnt\(6) & (\c_trigger_ctrl|cnt[5]~28\ $ (GND))) # (!\c_trigger_ctrl|cnt\(6) & (!\c_trigger_ctrl|cnt[5]~28\ & VCC))
-- \c_trigger_ctrl|cnt[6]~30\ = CARRY((\c_trigger_ctrl|cnt\(6) & !\c_trigger_ctrl|cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(6),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[5]~28\,
	combout => \c_trigger_ctrl|cnt[6]~29_combout\,
	cout => \c_trigger_ctrl|cnt[6]~30\);

-- Location: FF_X31_Y12_N13
\c_trigger_ctrl|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[6]~29_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(6));

-- Location: LCCOMB_X31_Y12_N14
\c_trigger_ctrl|cnt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[7]~31_combout\ = (\c_trigger_ctrl|cnt\(7) & (!\c_trigger_ctrl|cnt[6]~30\)) # (!\c_trigger_ctrl|cnt\(7) & ((\c_trigger_ctrl|cnt[6]~30\) # (GND)))
-- \c_trigger_ctrl|cnt[7]~32\ = CARRY((!\c_trigger_ctrl|cnt[6]~30\) # (!\c_trigger_ctrl|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(7),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[6]~30\,
	combout => \c_trigger_ctrl|cnt[7]~31_combout\,
	cout => \c_trigger_ctrl|cnt[7]~32\);

-- Location: FF_X31_Y12_N15
\c_trigger_ctrl|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[7]~31_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(7));

-- Location: LCCOMB_X32_Y12_N6
\c_trigger_ctrl|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|Equal0~1_combout\ = (\c_trigger_ctrl|cnt\(6) & (\c_trigger_ctrl|cnt\(5) & (\c_trigger_ctrl|cnt\(7) & \c_trigger_ctrl|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(6),
	datab => \c_trigger_ctrl|cnt\(5),
	datac => \c_trigger_ctrl|cnt\(7),
	datad => \c_trigger_ctrl|cnt\(4),
	combout => \c_trigger_ctrl|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y12_N16
\c_trigger_ctrl|cnt[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[8]~33_combout\ = (\c_trigger_ctrl|cnt\(8) & (\c_trigger_ctrl|cnt[7]~32\ $ (GND))) # (!\c_trigger_ctrl|cnt\(8) & (!\c_trigger_ctrl|cnt[7]~32\ & VCC))
-- \c_trigger_ctrl|cnt[8]~34\ = CARRY((\c_trigger_ctrl|cnt\(8) & !\c_trigger_ctrl|cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(8),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[7]~32\,
	combout => \c_trigger_ctrl|cnt[8]~33_combout\,
	cout => \c_trigger_ctrl|cnt[8]~34\);

-- Location: FF_X31_Y12_N17
\c_trigger_ctrl|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[8]~33_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(8));

-- Location: LCCOMB_X31_Y12_N18
\c_trigger_ctrl|cnt[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[9]~35_combout\ = (\c_trigger_ctrl|cnt\(9) & (!\c_trigger_ctrl|cnt[8]~34\)) # (!\c_trigger_ctrl|cnt\(9) & ((\c_trigger_ctrl|cnt[8]~34\) # (GND)))
-- \c_trigger_ctrl|cnt[9]~36\ = CARRY((!\c_trigger_ctrl|cnt[8]~34\) # (!\c_trigger_ctrl|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(9),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[8]~34\,
	combout => \c_trigger_ctrl|cnt[9]~35_combout\,
	cout => \c_trigger_ctrl|cnt[9]~36\);

-- Location: FF_X31_Y12_N19
\c_trigger_ctrl|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[9]~35_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(9));

-- Location: LCCOMB_X31_Y12_N20
\c_trigger_ctrl|cnt[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[10]~37_combout\ = (\c_trigger_ctrl|cnt\(10) & (\c_trigger_ctrl|cnt[9]~36\ $ (GND))) # (!\c_trigger_ctrl|cnt\(10) & (!\c_trigger_ctrl|cnt[9]~36\ & VCC))
-- \c_trigger_ctrl|cnt[10]~38\ = CARRY((\c_trigger_ctrl|cnt\(10) & !\c_trigger_ctrl|cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(10),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[9]~36\,
	combout => \c_trigger_ctrl|cnt[10]~37_combout\,
	cout => \c_trigger_ctrl|cnt[10]~38\);

-- Location: FF_X31_Y12_N21
\c_trigger_ctrl|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[10]~37_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(10));

-- Location: LCCOMB_X31_Y12_N22
\c_trigger_ctrl|cnt[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[11]~39_combout\ = (\c_trigger_ctrl|cnt\(11) & (!\c_trigger_ctrl|cnt[10]~38\)) # (!\c_trigger_ctrl|cnt\(11) & ((\c_trigger_ctrl|cnt[10]~38\) # (GND)))
-- \c_trigger_ctrl|cnt[11]~40\ = CARRY((!\c_trigger_ctrl|cnt[10]~38\) # (!\c_trigger_ctrl|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(11),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[10]~38\,
	combout => \c_trigger_ctrl|cnt[11]~39_combout\,
	cout => \c_trigger_ctrl|cnt[11]~40\);

-- Location: FF_X31_Y12_N23
\c_trigger_ctrl|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[11]~39_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(11));

-- Location: LCCOMB_X32_Y12_N24
\c_trigger_ctrl|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|Equal0~2_combout\ = (\c_trigger_ctrl|cnt\(11) & (\c_trigger_ctrl|cnt\(10) & (\c_trigger_ctrl|cnt\(8) & \c_trigger_ctrl|cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(11),
	datab => \c_trigger_ctrl|cnt\(10),
	datac => \c_trigger_ctrl|cnt\(8),
	datad => \c_trigger_ctrl|cnt\(9),
	combout => \c_trigger_ctrl|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y12_N24
\c_trigger_ctrl|cnt[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[12]~41_combout\ = (\c_trigger_ctrl|cnt\(12) & (\c_trigger_ctrl|cnt[11]~40\ $ (GND))) # (!\c_trigger_ctrl|cnt\(12) & (!\c_trigger_ctrl|cnt[11]~40\ & VCC))
-- \c_trigger_ctrl|cnt[12]~42\ = CARRY((\c_trigger_ctrl|cnt\(12) & !\c_trigger_ctrl|cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(12),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[11]~40\,
	combout => \c_trigger_ctrl|cnt[12]~41_combout\,
	cout => \c_trigger_ctrl|cnt[12]~42\);

-- Location: FF_X31_Y12_N25
\c_trigger_ctrl|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[12]~41_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(12));

-- Location: LCCOMB_X31_Y12_N26
\c_trigger_ctrl|cnt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[13]~43_combout\ = (\c_trigger_ctrl|cnt\(13) & (!\c_trigger_ctrl|cnt[12]~42\)) # (!\c_trigger_ctrl|cnt\(13) & ((\c_trigger_ctrl|cnt[12]~42\) # (GND)))
-- \c_trigger_ctrl|cnt[13]~44\ = CARRY((!\c_trigger_ctrl|cnt[12]~42\) # (!\c_trigger_ctrl|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(13),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[12]~42\,
	combout => \c_trigger_ctrl|cnt[13]~43_combout\,
	cout => \c_trigger_ctrl|cnt[13]~44\);

-- Location: FF_X31_Y12_N27
\c_trigger_ctrl|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[13]~43_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(13));

-- Location: LCCOMB_X31_Y12_N28
\c_trigger_ctrl|cnt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[14]~45_combout\ = (\c_trigger_ctrl|cnt\(14) & (\c_trigger_ctrl|cnt[13]~44\ $ (GND))) # (!\c_trigger_ctrl|cnt\(14) & (!\c_trigger_ctrl|cnt[13]~44\ & VCC))
-- \c_trigger_ctrl|cnt[14]~46\ = CARRY((\c_trigger_ctrl|cnt\(14) & !\c_trigger_ctrl|cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_trigger_ctrl|cnt\(14),
	datad => VCC,
	cin => \c_trigger_ctrl|cnt[13]~44\,
	combout => \c_trigger_ctrl|cnt[14]~45_combout\,
	cout => \c_trigger_ctrl|cnt[14]~46\);

-- Location: FF_X31_Y12_N29
\c_trigger_ctrl|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[14]~45_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(14));

-- Location: LCCOMB_X31_Y12_N30
\c_trigger_ctrl|cnt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|cnt[15]~47_combout\ = \c_trigger_ctrl|cnt\(15) $ (\c_trigger_ctrl|cnt[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(15),
	cin => \c_trigger_ctrl|cnt[14]~46\,
	combout => \c_trigger_ctrl|cnt[15]~47_combout\);

-- Location: FF_X31_Y12_N31
\c_trigger_ctrl|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|cnt[15]~47_combout\,
	sclr => \c_trigger_ctrl|process_0~0_combout\,
	ena => \c_trigger_ctrl|cnt[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|cnt\(15));

-- Location: LCCOMB_X32_Y12_N26
\c_trigger_ctrl|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|Equal0~3_combout\ = (\c_trigger_ctrl|cnt\(12) & (\c_trigger_ctrl|cnt\(14) & (\c_trigger_ctrl|cnt\(13) & \c_trigger_ctrl|cnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(12),
	datab => \c_trigger_ctrl|cnt\(14),
	datac => \c_trigger_ctrl|cnt\(13),
	datad => \c_trigger_ctrl|cnt\(15),
	combout => \c_trigger_ctrl|Equal0~3_combout\);

-- Location: LCCOMB_X32_Y12_N12
\c_trigger_ctrl|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|Equal0~0_combout\ = (\c_trigger_ctrl|cnt\(0) & (\c_trigger_ctrl|cnt\(3) & (\c_trigger_ctrl|cnt\(2) & \c_trigger_ctrl|cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|cnt\(0),
	datab => \c_trigger_ctrl|cnt\(3),
	datac => \c_trigger_ctrl|cnt\(2),
	datad => \c_trigger_ctrl|cnt\(1),
	combout => \c_trigger_ctrl|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y12_N28
\c_trigger_ctrl|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|Equal0~4_combout\ = (\c_trigger_ctrl|Equal0~1_combout\ & (\c_trigger_ctrl|Equal0~2_combout\ & (\c_trigger_ctrl|Equal0~3_combout\ & \c_trigger_ctrl|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|Equal0~1_combout\,
	datab => \c_trigger_ctrl|Equal0~2_combout\,
	datac => \c_trigger_ctrl|Equal0~3_combout\,
	datad => \c_trigger_ctrl|Equal0~0_combout\,
	combout => \c_trigger_ctrl|Equal0~4_combout\);

-- Location: LCCOMB_X32_Y12_N10
\c_trigger_ctrl|btn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|btn~0_combout\ = (\c_trigger_ctrl|Equal0~4_combout\ & (\c_trigger_ctrl|btn_sync2~q\)) # (!\c_trigger_ctrl|Equal0~4_combout\ & ((\c_trigger_ctrl|btn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|btn_sync2~q\,
	datac => \c_trigger_ctrl|btn~q\,
	datad => \c_trigger_ctrl|Equal0~4_combout\,
	combout => \c_trigger_ctrl|btn~0_combout\);

-- Location: FF_X32_Y12_N11
\c_trigger_ctrl|btn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|btn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|btn~q\);

-- Location: LCCOMB_X32_Y12_N8
\c_trigger_ctrl|last_btn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|last_btn~feeder_combout\ = \c_trigger_ctrl|btn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_trigger_ctrl|btn~q\,
	combout => \c_trigger_ctrl|last_btn~feeder_combout\);

-- Location: FF_X32_Y12_N9
\c_trigger_ctrl|last_btn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|last_btn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|last_btn~q\);

-- Location: LCCOMB_X33_Y12_N8
\c_trigger_ctrl|r_resetn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_trigger_ctrl|r_resetn~0_combout\ = \c_trigger_ctrl|r_resetn~q\ $ (((\c_trigger_ctrl|btn~q\ & !\c_trigger_ctrl|last_btn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_trigger_ctrl|btn~q\,
	datac => \c_trigger_ctrl|r_resetn~q\,
	datad => \c_trigger_ctrl|last_btn~q\,
	combout => \c_trigger_ctrl|r_resetn~0_combout\);

-- Location: FF_X33_Y12_N9
\c_trigger_ctrl|r_resetn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_trigger_ctrl|r_resetn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_trigger_ctrl|r_resetn~q\);

-- Location: LCCOMB_X23_Y10_N2
\c_eth0|c_tx|c_fsm_pt|tx_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_fsm_pt|tx_active~0_combout\ = (!\c_eth0|c_tx|c_fsm_pt|process_0~8_combout\ & ((\c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\) # (\c_eth0|c_tx|c_fsm_pt|tx_active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|process_0~8_combout\,
	combout => \c_eth0|c_tx|c_fsm_pt|tx_active~0_combout\);

-- Location: FF_X23_Y10_N3
\c_eth0|c_tx|c_fsm_pt|tx_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_fsm_pt|tx_active~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_fsm_pt|tx_active~q\);

-- Location: LCCOMB_X30_Y10_N12
\c_eth0|c_tx|c_phy|r_inactivity_counter[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~22_combout\ = \c_eth0|c_tx|c_phy|r_inactivity_counter\(0) $ (VCC)
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\ = CARRY(\c_eth0|c_tx|c_phy|r_inactivity_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(0),
	datad => VCC,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~22_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\);

-- Location: FF_X30_Y10_N13
\c_eth0|c_tx|c_phy|r_inactivity_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(0));

-- Location: LCCOMB_X30_Y10_N14
\c_eth0|c_tx|c_phy|r_inactivity_counter[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~24_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(1) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(1) & ((\c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\) 
-- # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(1),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[0]~23\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~24_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\);

-- Location: FF_X30_Y10_N15
\c_eth0|c_tx|c_phy|r_inactivity_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(1));

-- Location: LCCOMB_X30_Y10_N16
\c_eth0|c_tx|c_phy|r_inactivity_counter[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~26_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(2) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(2) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(2) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(2),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[1]~25\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~26_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\);

-- Location: FF_X30_Y10_N17
\c_eth0|c_tx|c_phy|r_inactivity_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(2));

-- Location: LCCOMB_X30_Y10_N18
\c_eth0|c_tx|c_phy|r_inactivity_counter[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~28_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(3) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(3) & ((\c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\) 
-- # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[2]~27\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~28_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\);

-- Location: FF_X30_Y10_N19
\c_eth0|c_tx|c_phy|r_inactivity_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(3));

-- Location: LCCOMB_X30_Y10_N20
\c_eth0|c_tx|c_phy|r_inactivity_counter[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~30_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(4) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(4) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(4) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(4),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[3]~29\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~30_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\);

-- Location: FF_X30_Y10_N21
\c_eth0|c_tx|c_phy|r_inactivity_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(4));

-- Location: LCCOMB_X30_Y10_N22
\c_eth0|c_tx|c_phy|r_inactivity_counter[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~32_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(5) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(5) & ((\c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\) 
-- # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(5),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[4]~31\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~32_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\);

-- Location: FF_X30_Y10_N23
\c_eth0|c_tx|c_phy|r_inactivity_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(5));

-- Location: LCCOMB_X30_Y10_N24
\c_eth0|c_tx|c_phy|r_inactivity_counter[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~34_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(6) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(6) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(6) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(6),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[5]~33\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~34_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\);

-- Location: FF_X30_Y10_N25
\c_eth0|c_tx|c_phy|r_inactivity_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(6));

-- Location: LCCOMB_X30_Y10_N26
\c_eth0|c_tx|c_phy|r_inactivity_counter[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~36_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(7) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(7) & ((\c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\) 
-- # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(7),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[6]~35\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~36_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\);

-- Location: FF_X30_Y10_N27
\c_eth0|c_tx|c_phy|r_inactivity_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(7));

-- Location: LCCOMB_X30_Y10_N28
\c_eth0|c_tx|c_phy|r_inactivity_counter[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~38_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(8) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(8) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(8) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(8),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[7]~37\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~38_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\);

-- Location: FF_X30_Y10_N29
\c_eth0|c_tx|c_phy|r_inactivity_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(8));

-- Location: LCCOMB_X30_Y10_N30
\c_eth0|c_tx|c_phy|r_inactivity_counter[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~40_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(9) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(9) & ((\c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\) 
-- # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(9),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[8]~39\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~40_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\);

-- Location: FF_X30_Y10_N31
\c_eth0|c_tx|c_phy|r_inactivity_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(9));

-- Location: LCCOMB_X30_Y9_N0
\c_eth0|c_tx|c_phy|r_inactivity_counter[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~42_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(10) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(10) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(10) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(10),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[9]~41\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~42_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\);

-- Location: FF_X30_Y9_N1
\c_eth0|c_tx|c_phy|r_inactivity_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(10));

-- Location: LCCOMB_X30_Y9_N2
\c_eth0|c_tx|c_phy|r_inactivity_counter[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~44_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(11) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(11) & 
-- ((\c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(11),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[10]~43\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~44_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\);

-- Location: FF_X30_Y9_N3
\c_eth0|c_tx|c_phy|r_inactivity_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(11));

-- Location: LCCOMB_X30_Y9_N4
\c_eth0|c_tx|c_phy|r_inactivity_counter[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~46_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(12) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(12) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(12) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(12),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[11]~45\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~46_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\);

-- Location: FF_X30_Y9_N5
\c_eth0|c_tx|c_phy|r_inactivity_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(12));

-- Location: LCCOMB_X30_Y9_N6
\c_eth0|c_tx|c_phy|r_inactivity_counter[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~48_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(13) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(13) & 
-- ((\c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(13),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[12]~47\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~48_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\);

-- Location: FF_X30_Y9_N7
\c_eth0|c_tx|c_phy|r_inactivity_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(13));

-- Location: LCCOMB_X30_Y9_N8
\c_eth0|c_tx|c_phy|r_inactivity_counter[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~50_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(14) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(14) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(14) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(14),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[13]~49\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~50_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\);

-- Location: FF_X30_Y9_N9
\c_eth0|c_tx|c_phy|r_inactivity_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~50_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(14));

-- Location: LCCOMB_X30_Y9_N10
\c_eth0|c_tx|c_phy|r_inactivity_counter[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~52_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(15) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(15) & 
-- ((\c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(15),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[14]~51\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~52_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\);

-- Location: FF_X30_Y9_N11
\c_eth0|c_tx|c_phy|r_inactivity_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~52_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(15));

-- Location: LCCOMB_X30_Y9_N12
\c_eth0|c_tx|c_phy|r_inactivity_counter[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~54_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(16) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(16) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(16) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(16),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[15]~53\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~54_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\);

-- Location: FF_X30_Y9_N13
\c_eth0|c_tx|c_phy|r_inactivity_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~54_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(16));

-- Location: LCCOMB_X30_Y9_N14
\c_eth0|c_tx|c_phy|r_inactivity_counter[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~56_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(17) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(17) & 
-- ((\c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(17),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[16]~55\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~56_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\);

-- Location: FF_X30_Y9_N15
\c_eth0|c_tx|c_phy|r_inactivity_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~56_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(17));

-- Location: LCCOMB_X30_Y9_N16
\c_eth0|c_tx|c_phy|r_inactivity_counter[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~58_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(18) & (\c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(18) & 
-- (!\c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\ & VCC))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\ = CARRY((\c_eth0|c_tx|c_phy|r_inactivity_counter\(18) & !\c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(18),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[17]~57\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~58_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\);

-- Location: FF_X30_Y9_N17
\c_eth0|c_tx|c_phy|r_inactivity_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~58_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(18));

-- Location: LCCOMB_X30_Y9_N18
\c_eth0|c_tx|c_phy|r_inactivity_counter[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~60_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(19) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\)) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(19) & 
-- ((\c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~61\ = CARRY((!\c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\) # (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(19),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[18]~59\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~60_combout\,
	cout => \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~61\);

-- Location: FF_X30_Y9_N19
\c_eth0|c_tx|c_phy|r_inactivity_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~60_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(19));

-- Location: LCCOMB_X30_Y9_N28
\c_eth0|c_tx|c_phy|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~5_combout\ = (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(16) & (\c_eth0|c_tx|c_phy|r_inactivity_counter\(19) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(17) & !\c_eth0|c_tx|c_phy|r_inactivity_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(16),
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(19),
	datac => \c_eth0|c_tx|c_phy|r_inactivity_counter\(17),
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(18),
	combout => \c_eth0|c_tx|c_phy|Equal1~5_combout\);

-- Location: LCCOMB_X30_Y9_N30
\c_eth0|c_tx|c_phy|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~2_combout\ = (\c_eth0|c_tx|c_phy|r_inactivity_counter\(9) & (\c_eth0|c_tx|c_phy|r_inactivity_counter\(11) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(8) & !\c_eth0|c_tx|c_phy|r_inactivity_counter\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(9),
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(11),
	datac => \c_eth0|c_tx|c_phy|r_inactivity_counter\(8),
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(10),
	combout => \c_eth0|c_tx|c_phy|Equal1~2_combout\);

-- Location: LCCOMB_X30_Y9_N24
\c_eth0|c_tx|c_phy|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~3_combout\ = (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(15) & (\c_eth0|c_tx|c_phy|r_inactivity_counter\(14) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(12) & \c_eth0|c_tx|c_phy|r_inactivity_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(15),
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(14),
	datac => \c_eth0|c_tx|c_phy|r_inactivity_counter\(12),
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(13),
	combout => \c_eth0|c_tx|c_phy|Equal1~3_combout\);

-- Location: LCCOMB_X30_Y10_N6
\c_eth0|c_tx|c_phy|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~0_combout\ = (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(0) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(3) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(1) & !\c_eth0|c_tx|c_phy|r_inactivity_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(0),
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(3),
	datac => \c_eth0|c_tx|c_phy|r_inactivity_counter\(1),
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(2),
	combout => \c_eth0|c_tx|c_phy|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y10_N0
\c_eth0|c_tx|c_phy|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~1_combout\ = (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(7) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(6) & (!\c_eth0|c_tx|c_phy|r_inactivity_counter\(5) & !\c_eth0|c_tx|c_phy|r_inactivity_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_inactivity_counter\(7),
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(6),
	datac => \c_eth0|c_tx|c_phy|r_inactivity_counter\(5),
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(4),
	combout => \c_eth0|c_tx|c_phy|Equal1~1_combout\);

-- Location: LCCOMB_X30_Y9_N26
\c_eth0|c_tx|c_phy|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~4_combout\ = (\c_eth0|c_tx|c_phy|Equal1~2_combout\ & (\c_eth0|c_tx|c_phy|Equal1~3_combout\ & (\c_eth0|c_tx|c_phy|Equal1~0_combout\ & \c_eth0|c_tx|c_phy|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Equal1~2_combout\,
	datab => \c_eth0|c_tx|c_phy|Equal1~3_combout\,
	datac => \c_eth0|c_tx|c_phy|Equal1~0_combout\,
	datad => \c_eth0|c_tx|c_phy|Equal1~1_combout\,
	combout => \c_eth0|c_tx|c_phy|Equal1~4_combout\);

-- Location: LCCOMB_X30_Y9_N20
\c_eth0|c_tx|c_phy|r_inactivity_counter[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_inactivity_counter[20]~62_combout\ = \c_eth0|c_tx|c_phy|r_inactivity_counter\(20) $ (!\c_eth0|c_tx|c_phy|r_inactivity_counter[19]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_inactivity_counter\(20),
	cin => \c_eth0|c_tx|c_phy|r_inactivity_counter[19]~61\,
	combout => \c_eth0|c_tx|c_phy|r_inactivity_counter[20]~62_combout\);

-- Location: FF_X30_Y9_N21
\c_eth0|c_tx|c_phy|r_inactivity_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_inactivity_counter[20]~62_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_inactivity_counter\(20));

-- Location: LCCOMB_X30_Y9_N22
\c_eth0|c_tx|c_phy|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal1~6_combout\ = (\c_eth0|c_tx|c_phy|Equal1~5_combout\ & (\c_eth0|c_tx|c_phy|Equal1~4_combout\ & \c_eth0|c_tx|c_phy|r_inactivity_counter\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|Equal1~5_combout\,
	datac => \c_eth0|c_tx|c_phy|Equal1~4_combout\,
	datad => \c_eth0|c_tx|c_phy|r_inactivity_counter\(20),
	combout => \c_eth0|c_tx|c_phy|Equal1~6_combout\);

-- Location: LCCOMB_X31_Y9_N2
\c_eth0|c_tx|c_phy|r_clk_counter[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[0]~5_combout\ = \c_eth0|c_tx|c_phy|r_clk_counter\(0) $ (VCC)
-- \c_eth0|c_tx|c_phy|r_clk_counter[0]~6\ = CARRY(\c_eth0|c_tx|c_phy|r_clk_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	datad => VCC,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[0]~5_combout\,
	cout => \c_eth0|c_tx|c_phy|r_clk_counter[0]~6\);

-- Location: LCCOMB_X31_Y9_N18
\c_eth0|c_tx|c_phy|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Equal0~0_combout\ = (((!\c_eth0|c_tx|c_phy|r_clk_counter\(0)) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(3))) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(1))) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(2),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(1),
	datac => \c_eth0|c_tx|c_phy|r_clk_counter\(3),
	datad => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	combout => \c_eth0|c_tx|c_phy|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y9_N28
\c_eth0|c_tx|c_phy|p_seq~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~6_combout\ = (\c_eth0|c_tx|c_phy|r_clk_counter\(2) & (!\c_eth0|c_tx|c_phy|r_clk_counter\(1) & (!\c_eth0|c_tx|c_phy|r_clk_counter\(3) & !\c_eth0|c_tx|c_phy|r_clk_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(2),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(1),
	datac => \c_eth0|c_tx|c_phy|r_clk_counter\(3),
	datad => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	combout => \c_eth0|c_tx|c_phy|p_seq~6_combout\);

-- Location: LCCOMB_X31_Y10_N16
\c_eth0|c_tx|c_phy|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector3~0_combout\ = (!\c_eth0|c_tx|c_fsm_pt|tx_active~q\ & \c_eth0|c_tx|c_phy|state.TX~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	datad => \c_eth0|c_tx|c_phy|state.TX~q\,
	combout => \c_eth0|c_tx|c_phy|Selector3~0_combout\);

-- Location: LCCOMB_X25_Y13_N0
\c_eth0|c_tx|c_piso_sr|r_byte~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~10_combout\ = (\c_eth0|c_tx|c_piso_sr|Selector1~8_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.TX~q\ & (\c_eth0|c_tx|c_piso_sr|r_byte\(7))) # (!\c_eth0|c_tx|c_piso_sr|state.TX~q\ & 
-- ((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7)))))) # (!\c_eth0|c_tx|c_piso_sr|Selector1~8_combout\ & (\c_eth0|c_tx|c_piso_sr|r_byte\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|r_byte\(7),
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~10_combout\);

-- Location: LCCOMB_X25_Y13_N22
\c_eth0|c_tx|c_piso_sr|r_byte~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~11_combout\ = (\c_eth0|c_tx|c_piso_sr|r_byte~10_combout\ & ((\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|r_byte~10_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~11_combout\);

-- Location: FF_X25_Y13_N23
\c_eth0|c_tx|c_piso_sr|r_byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(7));

-- Location: LCCOMB_X25_Y13_N28
\c_eth0|c_tx|c_piso_sr|r_byte~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~9_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- ((\c_eth0|c_tx|c_piso_sr|r_byte\(7)))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datac => \c_eth0|c_tx|c_piso_sr|r_byte\(7),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~9_combout\);

-- Location: LCCOMB_X25_Y13_N8
\c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\ = (\c_eth0|c_tx|c_piso_sr|state.TX~q\ & (((!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & \c_eth0|c_tx|c_piso_sr|state.IDLE~q\)))) # (!\c_eth0|c_tx|c_piso_sr|state.TX~q\ & 
-- ((\c_eth0|c_tx|c_piso_sr|Selector1~8_combout\) # ((!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & \c_eth0|c_tx|c_piso_sr|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|state.TX~q\,
	datab => \c_eth0|c_tx|c_piso_sr|Selector1~8_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\);

-- Location: FF_X25_Y13_N29
\c_eth0|c_tx|c_piso_sr|r_byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(6));

-- Location: LCCOMB_X25_Y13_N2
\c_eth0|c_tx|c_piso_sr|r_byte~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~8_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5))))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- (\c_eth0|c_tx|c_piso_sr|r_byte\(6))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte\(6),
	datac => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~8_combout\);

-- Location: FF_X25_Y13_N3
\c_eth0|c_tx|c_piso_sr|r_byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(5));

-- Location: LCCOMB_X25_Y13_N24
\c_eth0|c_tx|c_piso_sr|r_byte~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~7_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4))))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- (\c_eth0|c_tx|c_piso_sr|r_byte\(5))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte\(5),
	datac => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~7_combout\);

-- Location: FF_X25_Y13_N25
\c_eth0|c_tx|c_piso_sr|r_byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(4));

-- Location: LCCOMB_X25_Y13_N14
\c_eth0|c_tx|c_piso_sr|r_byte~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~6_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- ((\c_eth0|c_tx|c_piso_sr|r_byte\(4)))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datac => \c_eth0|c_tx|c_piso_sr|r_byte\(4),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~6_combout\);

-- Location: FF_X25_Y13_N15
\c_eth0|c_tx|c_piso_sr|r_byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(3));

-- Location: LCCOMB_X25_Y13_N20
\c_eth0|c_tx|c_piso_sr|r_byte~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~5_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2))))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- (\c_eth0|c_tx|c_piso_sr|r_byte\(3))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte\(3),
	datac => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~5_combout\);

-- Location: FF_X25_Y13_N21
\c_eth0|c_tx|c_piso_sr|r_byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(2));

-- Location: LCCOMB_X25_Y13_N30
\c_eth0|c_tx|c_piso_sr|r_byte~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~4_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1))))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- (\c_eth0|c_tx|c_piso_sr|r_byte\(2))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte\(2),
	datac => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~4_combout\);

-- Location: FF_X25_Y13_N31
\c_eth0|c_tx|c_piso_sr|r_byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(1));

-- Location: LCCOMB_X25_Y13_N10
\c_eth0|c_tx|c_piso_sr|r_byte~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|r_byte~3_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & 
-- ((\c_eth0|c_tx|c_piso_sr|r_byte\(1)))) # (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datac => \c_eth0|c_tx|c_piso_sr|r_byte\(1),
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|r_byte~3_combout\);

-- Location: FF_X25_Y13_N11
\c_eth0|c_tx|c_piso_sr|r_byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|r_byte~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth0|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|r_byte\(0));

-- Location: LCCOMB_X25_Y13_N16
\c_eth0|c_tx|c_piso_sr|bit_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|bit_out~0_combout\ = (\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth0|c_tx|c_piso_sr|bit_out~q\)))) # (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth0|c_tx|c_piso_sr|r_byte\(0))) # 
-- (!\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth0|c_tx|c_piso_sr|bit_out~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth0|c_tx|c_piso_sr|r_byte\(0),
	datac => \c_eth0|c_tx|c_piso_sr|bit_out~q\,
	datad => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_piso_sr|bit_out~0_combout\);

-- Location: FF_X25_Y13_N17
\c_eth0|c_tx|c_piso_sr|bit_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|bit_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|bit_out~q\);

-- Location: LCCOMB_X24_Y10_N26
\c_eth0|c_tx|c_piso_sr|bit_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_piso_sr|bit_valid~2_combout\ = (!\c_eth0|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth0|c_tx|c_piso_sr|state.IDLE~q\ & \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth0|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_piso_sr|Selector0~1_combout\,
	combout => \c_eth0|c_tx|c_piso_sr|bit_valid~2_combout\);

-- Location: FF_X24_Y10_N27
\c_eth0|c_tx|c_piso_sr|bit_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_piso_sr|bit_valid~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_piso_sr|bit_valid~q\);

-- Location: LCCOMB_X30_Y10_N4
\c_eth0|c_tx|c_phy|r_mcn_bit_in~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_mcn_bit_in~0_combout\ = (\c_eth0|c_tx|c_piso_sr|bit_valid~q\ & (\c_eth0|c_tx|c_piso_sr|bit_out~q\)) # (!\c_eth0|c_tx|c_piso_sr|bit_valid~q\ & ((\c_eth0|c_tx|c_phy|r_mcn_bit_in~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_piso_sr|bit_out~q\,
	datac => \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth0|c_tx|c_piso_sr|bit_valid~q\,
	combout => \c_eth0|c_tx|c_phy|r_mcn_bit_in~0_combout\);

-- Location: FF_X30_Y10_N5
\c_eth0|c_tx|c_phy|r_mcn_bit_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_mcn_bit_in~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\);

-- Location: LCCOMB_X31_Y10_N26
\c_eth0|c_tx|c_phy|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector4~0_combout\ = (\c_eth0|c_tx|c_phy|Selector3~0_combout\ & (!\c_eth0|c_tx|c_phy|Selector3~2_combout\ & (\c_eth0|c_tx|c_phy|r_mcn_phase~q\ $ (\c_eth0|c_tx|c_phy|r_mcn_bit_in~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_mcn_phase~q\,
	datab => \c_eth0|c_tx|c_phy|Selector3~0_combout\,
	datac => \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth0|c_tx|c_phy|Selector3~2_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y10_N8
\c_eth0|c_tx|c_phy|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector4~2_combout\ = (\c_eth0|c_tx|c_phy|Selector4~0_combout\) # ((\c_eth0|c_tx|c_phy|Selector2~8_combout\) # ((\c_eth0|c_tx|c_phy|Selector3~2_combout\ & \c_eth0|c_tx|c_phy|state.TP_IDL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector4~0_combout\,
	datab => \c_eth0|c_tx|c_phy|Selector3~2_combout\,
	datac => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth0|c_tx|c_phy|Selector2~8_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector4~2_combout\);

-- Location: FF_X31_Y10_N9
\c_eth0|c_tx|c_phy|state.TP_IDL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|Selector4~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|state.TP_IDL~q\);

-- Location: LCCOMB_X31_Y10_N20
\c_eth0|c_tx|c_phy|Selector2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector2~7_combout\ = (\c_eth0|c_tx|c_phy|state.NLP~q\) # (\c_eth0|c_tx|c_phy|state.TP_IDL~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datac => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	combout => \c_eth0|c_tx|c_phy|Selector2~7_combout\);

-- Location: LCCOMB_X31_Y9_N0
\c_eth0|c_tx|c_phy|p_seq~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~4_combout\ = (!\c_eth0|c_tx|c_phy|r_clk_counter\(1) & (\c_eth0|c_tx|c_phy|r_clk_counter\(3) & !\c_eth0|c_tx|c_phy|r_clk_counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(1),
	datac => \c_eth0|c_tx|c_phy|r_clk_counter\(3),
	datad => \c_eth0|c_tx|c_phy|r_clk_counter\(2),
	combout => \c_eth0|c_tx|c_phy|p_seq~4_combout\);

-- Location: LCCOMB_X31_Y9_N26
\c_eth0|c_tx|c_phy|Selector2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector2~6_combout\ = (\c_eth0|c_tx|c_phy|p_seq~4_combout\ & ((\c_eth0|c_tx|c_phy|r_clk_counter\(4) & (!\c_eth0|c_tx|c_phy|r_clk_counter\(0) & !\c_eth0|c_tx|c_phy|state.NLP~q\)) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(4) & 
-- (\c_eth0|c_tx|c_phy|r_clk_counter\(0) & \c_eth0|c_tx|c_phy|state.NLP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	datac => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth0|c_tx|c_phy|p_seq~4_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector2~6_combout\);

-- Location: LCCOMB_X31_Y10_N14
\c_eth0|c_tx|c_phy|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector3~1_combout\ = (\c_eth0|c_tx|c_phy|state.IDLE~q\ & (!\c_eth0|c_tx|c_phy|Selector3~0_combout\ & ((!\c_eth0|c_tx|c_phy|Selector2~6_combout\) # (!\c_eth0|c_tx|c_phy|Selector2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datab => \c_eth0|c_tx|c_phy|Selector2~7_combout\,
	datac => \c_eth0|c_tx|c_phy|Selector2~6_combout\,
	datad => \c_eth0|c_tx|c_phy|Selector3~0_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector3~1_combout\);

-- Location: LCCOMB_X31_Y11_N8
\c_eth0|c_tx|c_phy|p_seq~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~5_combout\ = (!\c_eth0|c_tx|c_phy|state.IDLE~q\ & !\c_eth0|c_tx|c_fsm_pt|tx_active~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	combout => \c_eth0|c_tx|c_phy|p_seq~5_combout\);

-- Location: LCCOMB_X31_Y10_N0
\c_eth0|c_tx|c_phy|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector3~2_combout\ = (\c_eth0|c_tx|c_phy|Selector3~1_combout\) # ((!\c_eth0|c_tx|c_phy|state.TX~q\ & (\c_eth0|c_tx|c_phy|p_seq~5_combout\ & !\c_eth0|c_tx|c_phy|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.TX~q\,
	datab => \c_eth0|c_tx|c_phy|Selector3~1_combout\,
	datac => \c_eth0|c_tx|c_phy|p_seq~5_combout\,
	datad => \c_eth0|c_tx|c_phy|Equal1~6_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector3~2_combout\);

-- Location: LCCOMB_X31_Y10_N28
\c_eth0|c_tx|c_phy|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector3~3_combout\ = (!\c_eth0|c_tx|c_phy|Selector3~2_combout\ & (\c_eth0|c_tx|c_phy|Selector3~0_combout\ & (\c_eth0|c_tx|c_phy|r_mcn_phase~q\ $ (!\c_eth0|c_tx|c_phy|r_mcn_bit_in~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_mcn_phase~q\,
	datab => \c_eth0|c_tx|c_phy|Selector3~2_combout\,
	datac => \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth0|c_tx|c_phy|Selector3~0_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector3~3_combout\);

-- Location: LCCOMB_X31_Y10_N22
\c_eth0|c_tx|c_phy|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector3~4_combout\ = (!\c_eth0|c_tx|c_phy|Selector2~8_combout\ & ((\c_eth0|c_tx|c_phy|Selector3~3_combout\) # ((\c_eth0|c_tx|c_phy|Selector3~2_combout\ & \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector2~8_combout\,
	datab => \c_eth0|c_tx|c_phy|Selector3~2_combout\,
	datac => \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datad => \c_eth0|c_tx|c_phy|Selector3~3_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector3~4_combout\);

-- Location: FF_X31_Y10_N23
\c_eth0|c_tx|c_phy|state.TP_IDL_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|Selector3~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\);

-- Location: LCCOMB_X31_Y10_N12
\c_eth0|c_tx|c_phy|Selector2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector2~8_combout\ = (\c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\ & (!\c_eth0|c_tx|c_phy|r_clk_counter\(4) & \c_eth0|c_tx|c_phy|p_seq~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datac => \c_eth0|c_tx|c_phy|p_seq~6_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector2~8_combout\);

-- Location: LCCOMB_X31_Y10_N10
\c_eth0|c_tx|c_phy|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector1~2_combout\ = (!\c_eth0|c_tx|c_phy|Selector2~8_combout\ & (\c_eth0|c_tx|c_fsm_pt|tx_active~q\ & ((\c_eth0|c_tx|c_phy|state.TX~q\) # (!\c_eth0|c_tx|c_phy|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector2~8_combout\,
	datab => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_phy|state.TX~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	combout => \c_eth0|c_tx|c_phy|Selector1~2_combout\);

-- Location: FF_X31_Y10_N11
\c_eth0|c_tx|c_phy|state.TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|Selector1~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|state.TX~q\);

-- Location: LCCOMB_X31_Y10_N18
\c_eth0|c_tx|c_phy|p_seq~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~9_combout\ = (!\c_eth0|c_tx|c_phy|r_clk_counter\(4) & (\c_eth0|c_tx|c_phy|p_seq~6_combout\ & \c_eth0|c_tx|c_phy|state.TX~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datac => \c_eth0|c_tx|c_phy|p_seq~6_combout\,
	datad => \c_eth0|c_tx|c_phy|state.TX~q\,
	combout => \c_eth0|c_tx|c_phy|p_seq~9_combout\);

-- Location: LCCOMB_X30_Y10_N10
\c_eth0|c_tx|c_phy|r_clk_counter[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[4]~13_combout\ = (!\c_eth0|c_tx|c_phy|p_seq~9_combout\ & ((\c_eth0|c_tx|c_phy|state.IDLE~q\) # ((!\c_eth0|c_tx|c_fsm_pt|tx_active~q\ & !\c_eth0|c_tx|c_phy|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_phy|Equal1~6_combout\,
	datad => \c_eth0|c_tx|c_phy|p_seq~9_combout\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[4]~13_combout\);

-- Location: LCCOMB_X31_Y10_N30
\c_eth0|c_tx|c_phy|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector4~1_combout\ = (\c_eth0|c_tx|c_phy|Selector2~8_combout\) # ((\c_eth0|c_tx|c_phy|Selector3~2_combout\ & \c_eth0|c_tx|c_phy|state.TP_IDL~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector2~8_combout\,
	datab => \c_eth0|c_tx|c_phy|Selector3~2_combout\,
	datac => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	combout => \c_eth0|c_tx|c_phy|Selector4~1_combout\);

-- Location: LCCOMB_X31_Y10_N24
\c_eth0|c_tx|c_phy|r_tp_idl_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\ = (\c_eth0|c_tx|c_phy|Selector4~0_combout\ & ((\c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\) # ((\c_eth0|c_tx|c_phy|state.TX~q\)))) # (!\c_eth0|c_tx|c_phy|Selector4~0_combout\ & 
-- (\c_eth0|c_tx|c_phy|Selector4~1_combout\ & ((\c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\) # (\c_eth0|c_tx|c_phy|state.TX~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector4~0_combout\,
	datab => \c_eth0|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datac => \c_eth0|c_tx|c_phy|Selector4~1_combout\,
	datad => \c_eth0|c_tx|c_phy|state.TX~q\,
	combout => \c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\);

-- Location: LCCOMB_X31_Y9_N20
\c_eth0|c_tx|c_phy|r_clk_counter[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\ = ((\c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\) # ((\c_eth0|c_tx|c_phy|r_clk_counter\(4) & !\c_eth0|c_tx|c_phy|Equal0~0_combout\))) # (!\c_eth0|c_tx|c_phy|r_clk_counter[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth0|c_tx|c_phy|Equal0~0_combout\,
	datac => \c_eth0|c_tx|c_phy|r_clk_counter[4]~13_combout\,
	datad => \c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\);

-- Location: FF_X31_Y9_N3
\c_eth0|c_tx|c_phy|r_clk_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_clk_counter[0]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_clk_counter\(0));

-- Location: LCCOMB_X31_Y9_N4
\c_eth0|c_tx|c_phy|r_clk_counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[1]~7_combout\ = (\c_eth0|c_tx|c_phy|r_clk_counter\(1) & (!\c_eth0|c_tx|c_phy|r_clk_counter[0]~6\)) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(1) & ((\c_eth0|c_tx|c_phy|r_clk_counter[0]~6\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_clk_counter[1]~8\ = CARRY((!\c_eth0|c_tx|c_phy|r_clk_counter[0]~6\) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(1),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_clk_counter[0]~6\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[1]~7_combout\,
	cout => \c_eth0|c_tx|c_phy|r_clk_counter[1]~8\);

-- Location: FF_X31_Y9_N5
\c_eth0|c_tx|c_phy|r_clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_clk_counter[1]~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_clk_counter\(1));

-- Location: LCCOMB_X31_Y9_N6
\c_eth0|c_tx|c_phy|r_clk_counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[2]~9_combout\ = (\c_eth0|c_tx|c_phy|r_clk_counter\(2) & (\c_eth0|c_tx|c_phy|r_clk_counter[1]~8\ $ (GND))) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(2) & (!\c_eth0|c_tx|c_phy|r_clk_counter[1]~8\ & VCC))
-- \c_eth0|c_tx|c_phy|r_clk_counter[2]~10\ = CARRY((\c_eth0|c_tx|c_phy|r_clk_counter\(2) & !\c_eth0|c_tx|c_phy|r_clk_counter[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(2),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_clk_counter[1]~8\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[2]~9_combout\,
	cout => \c_eth0|c_tx|c_phy|r_clk_counter[2]~10\);

-- Location: FF_X31_Y9_N7
\c_eth0|c_tx|c_phy|r_clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_clk_counter[2]~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_clk_counter\(2));

-- Location: LCCOMB_X31_Y9_N8
\c_eth0|c_tx|c_phy|r_clk_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[3]~11_combout\ = (\c_eth0|c_tx|c_phy|r_clk_counter\(3) & (!\c_eth0|c_tx|c_phy|r_clk_counter[2]~10\)) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(3) & ((\c_eth0|c_tx|c_phy|r_clk_counter[2]~10\) # (GND)))
-- \c_eth0|c_tx|c_phy|r_clk_counter[3]~12\ = CARRY((!\c_eth0|c_tx|c_phy|r_clk_counter[2]~10\) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(3),
	datad => VCC,
	cin => \c_eth0|c_tx|c_phy|r_clk_counter[2]~10\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[3]~11_combout\,
	cout => \c_eth0|c_tx|c_phy|r_clk_counter[3]~12\);

-- Location: FF_X31_Y9_N9
\c_eth0|c_tx|c_phy|r_clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_clk_counter[3]~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_clk_counter\(3));

-- Location: LCCOMB_X31_Y9_N10
\c_eth0|c_tx|c_phy|r_clk_counter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_clk_counter[4]~15_combout\ = \c_eth0|c_tx|c_phy|r_clk_counter\(4) $ (!\c_eth0|c_tx|c_phy|r_clk_counter[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	cin => \c_eth0|c_tx|c_phy|r_clk_counter[3]~12\,
	combout => \c_eth0|c_tx|c_phy|r_clk_counter[4]~15_combout\);

-- Location: FF_X31_Y9_N11
\c_eth0|c_tx|c_phy|r_clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_clk_counter[4]~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth0|c_tx|c_phy|r_clk_counter[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_clk_counter\(4));

-- Location: LCCOMB_X31_Y9_N30
\c_eth0|c_tx|c_phy|Selector2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector2~10_combout\ = (\c_eth0|c_tx|c_phy|state.NLP~q\ & ((\c_eth0|c_tx|c_phy|r_clk_counter\(4)) # ((!\c_eth0|c_tx|c_phy|p_seq~4_combout\) # (!\c_eth0|c_tx|c_phy|r_clk_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	datac => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth0|c_tx|c_phy|p_seq~4_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector2~10_combout\);

-- Location: LCCOMB_X30_Y10_N8
\c_eth0|c_tx|c_phy|Selector2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector2~9_combout\ = (\c_eth0|c_tx|c_phy|state.IDLE~q\ & (((\c_eth0|c_tx|c_phy|Selector2~10_combout\)))) # (!\c_eth0|c_tx|c_phy|state.IDLE~q\ & (!\c_eth0|c_tx|c_fsm_pt|tx_active~q\ & ((\c_eth0|c_tx|c_phy|Equal1~6_combout\) # 
-- (\c_eth0|c_tx|c_phy|Selector2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Equal1~6_combout\,
	datab => \c_eth0|c_tx|c_phy|Selector2~10_combout\,
	datac => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datad => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	combout => \c_eth0|c_tx|c_phy|Selector2~9_combout\);

-- Location: FF_X30_Y10_N9
\c_eth0|c_tx|c_phy|state.NLP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|Selector2~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|state.NLP~q\);

-- Location: LCCOMB_X31_Y10_N6
\c_eth0|c_tx|c_phy|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector0~3_combout\ = (\c_eth0|c_tx|c_phy|Selector2~6_combout\ & (\c_eth0|c_tx|c_phy|state.IDLE~q\ & ((\c_eth0|c_tx|c_phy|state.NLP~q\) # (\c_eth0|c_tx|c_phy|state.TP_IDL~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datab => \c_eth0|c_tx|c_phy|Selector2~6_combout\,
	datac => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	combout => \c_eth0|c_tx|c_phy|Selector0~3_combout\);

-- Location: LCCOMB_X31_Y10_N2
\c_eth0|c_tx|c_phy|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector0~2_combout\ = (\c_eth0|c_tx|c_phy|Selector2~8_combout\) # ((!\c_eth0|c_tx|c_phy|Selector0~3_combout\ & ((\c_eth0|c_tx|c_phy|Equal1~6_combout\) # (!\c_eth0|c_tx|c_phy|p_seq~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|Selector0~3_combout\,
	datab => \c_eth0|c_tx|c_phy|Equal1~6_combout\,
	datac => \c_eth0|c_tx|c_phy|p_seq~5_combout\,
	datad => \c_eth0|c_tx|c_phy|Selector2~8_combout\,
	combout => \c_eth0|c_tx|c_phy|Selector0~2_combout\);

-- Location: FF_X31_Y10_N3
\c_eth0|c_tx|c_phy|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|Selector0~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|state.IDLE~q\);

-- Location: LCCOMB_X30_Y10_N2
\c_eth0|c_tx|c_phy|r_mcn_phase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_mcn_phase~0_combout\ = (\c_eth0|c_tx|c_phy|r_mcn_phase~q\ & (!\c_eth0|c_tx|c_phy|p_seq~9_combout\ & ((\c_eth0|c_tx|c_phy|state.IDLE~q\) # (!\c_eth0|c_tx|c_fsm_pt|tx_active~q\)))) # (!\c_eth0|c_tx|c_phy|r_mcn_phase~q\ & 
-- (((\c_eth0|c_tx|c_phy|p_seq~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth0|c_tx|c_phy|state.IDLE~q\,
	datac => \c_eth0|c_tx|c_phy|r_mcn_phase~q\,
	datad => \c_eth0|c_tx|c_phy|p_seq~9_combout\,
	combout => \c_eth0|c_tx|c_phy|r_mcn_phase~0_combout\);

-- Location: FF_X30_Y10_N3
\c_eth0|c_tx|c_phy|r_mcn_phase\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_mcn_phase~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_mcn_phase~q\);

-- Location: LCCOMB_X31_Y9_N16
\c_eth0|c_tx|c_phy|p_seq~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~8_combout\ = (!\c_eth0|c_tx|c_phy|r_clk_counter\(4) & (\c_eth0|c_tx|c_phy|r_clk_counter\(0) & (\c_eth0|c_tx|c_phy|state.NLP~q\ & \c_eth0|c_tx|c_phy|p_seq~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	datac => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth0|c_tx|c_phy|p_seq~4_combout\,
	combout => \c_eth0|c_tx|c_phy|p_seq~8_combout\);

-- Location: LCCOMB_X31_Y9_N12
\c_eth0|c_tx|c_phy|r_nlp_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_nlp_out~0_combout\ = (!\c_eth0|c_tx|c_phy|p_seq~8_combout\ & ((\c_eth0|c_tx|c_phy|r_nlp_out~q\) # ((\c_eth0|c_tx|c_phy|p_seq~5_combout\ & \c_eth0|c_tx|c_phy|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|p_seq~5_combout\,
	datab => \c_eth0|c_tx|c_phy|Equal1~6_combout\,
	datac => \c_eth0|c_tx|c_phy|r_nlp_out~q\,
	datad => \c_eth0|c_tx|c_phy|p_seq~8_combout\,
	combout => \c_eth0|c_tx|c_phy|r_nlp_out~0_combout\);

-- Location: FF_X31_Y9_N13
\c_eth0|c_tx|c_phy|r_nlp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_nlp_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_nlp_out~q\);

-- Location: LCCOMB_X31_Y9_N14
\c_eth0|c_tx|c_phy|p_seq~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|p_seq~7_combout\ = (\c_eth0|c_tx|c_phy|r_clk_counter\(4) & (!\c_eth0|c_tx|c_phy|r_clk_counter\(0) & \c_eth0|c_tx|c_phy|p_seq~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth0|c_tx|c_phy|r_clk_counter\(0),
	datad => \c_eth0|c_tx|c_phy|p_seq~4_combout\,
	combout => \c_eth0|c_tx|c_phy|p_seq~7_combout\);

-- Location: LCCOMB_X31_Y9_N24
\c_eth0|c_tx|c_phy|r_tp_idl_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|r_tp_idl_out~1_combout\ = (\c_eth0|c_tx|c_phy|p_seq~7_combout\ & (!\c_eth0|c_tx|c_phy|state.TP_IDL~q\ & ((\c_eth0|c_tx|c_phy|r_tp_idl_out~q\) # (\c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\)))) # (!\c_eth0|c_tx|c_phy|p_seq~7_combout\ & 
-- (((\c_eth0|c_tx|c_phy|r_tp_idl_out~q\) # (\c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|p_seq~7_combout\,
	datab => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	datac => \c_eth0|c_tx|c_phy|r_tp_idl_out~q\,
	datad => \c_eth0|c_tx|c_phy|r_tp_idl_out~0_combout\,
	combout => \c_eth0|c_tx|c_phy|r_tp_idl_out~1_combout\);

-- Location: FF_X31_Y9_N25
\c_eth0|c_tx|c_phy|r_tp_idl_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth0|c_tx|c_phy|r_tp_idl_out~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth0|c_tx|c_phy|r_tp_idl_out~q\);

-- Location: LCCOMB_X31_Y9_N22
\c_eth0|c_tx|c_phy|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector5~0_combout\ = (\c_eth0|c_tx|c_phy|r_nlp_out~q\ & ((\c_eth0|c_tx|c_phy|state.NLP~q\) # ((\c_eth0|c_tx|c_phy|r_tp_idl_out~q\ & \c_eth0|c_tx|c_phy|state.TP_IDL~q\)))) # (!\c_eth0|c_tx|c_phy|r_nlp_out~q\ & 
-- (\c_eth0|c_tx|c_phy|r_tp_idl_out~q\ & ((\c_eth0|c_tx|c_phy|state.TP_IDL~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_nlp_out~q\,
	datab => \c_eth0|c_tx|c_phy|r_tp_idl_out~q\,
	datac => \c_eth0|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth0|c_tx|c_phy|state.TP_IDL~q\,
	combout => \c_eth0|c_tx|c_phy|Selector5~0_combout\);

-- Location: LCCOMB_X31_Y10_N4
\c_eth0|c_tx|c_phy|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth0|c_tx|c_phy|Selector5~1_combout\ = (\c_eth0|c_tx|c_phy|Selector5~0_combout\) # ((\c_eth0|c_tx|c_phy|state.TX~q\ & (\c_eth0|c_tx|c_phy|r_mcn_phase~q\ $ (!\c_eth0|c_tx|c_phy|r_mcn_bit_in~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_tx|c_phy|r_mcn_phase~q\,
	datab => \c_eth0|c_tx|c_phy|Selector5~0_combout\,
	datac => \c_eth0|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth0|c_tx|c_phy|state.TX~q\,
	combout => \c_eth0|c_tx|c_phy|Selector5~1_combout\);

-- Location: LCCOMB_X13_Y13_N6
\c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\ = \c_eth1|c_tx|c_fsm_pt|cnt_addr\(0) $ (VCC)
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\ = CARRY(\c_eth1|c_tx|c_fsm_pt|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\);

-- Location: LCCOMB_X19_Y16_N10
\c_interconnect|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector36~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & ((\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\) # (\c_eth0|c_rx|addr_reader|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|addr_reader|Selector2~0_combout\,
	combout => \c_interconnect|Selector36~0_combout\);

-- Location: FF_X19_Y16_N11
\c_interconnect|PB_TX_tvalid_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector36~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tvalid_reg~q\);

-- Location: LCCOMB_X19_Y16_N12
\c_interconnect|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector37~0_combout\ = (\c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\ & \c_interconnect|active_port.PORT_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth0|c_rx|axi_FSM|current_state.AXI_LAST~q\,
	datac => \c_interconnect|active_port.PORT_A~q\,
	combout => \c_interconnect|Selector37~0_combout\);

-- Location: FF_X19_Y16_N13
\c_interconnect|PB_TX_tlast_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector37~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tlast_reg~q\);

-- Location: LCCOMB_X18_Y16_N30
\c_eth1_rb|cap_overflow~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_overflow~0_combout\ = (\c_eth1_rb|cap_overflow~q\ & (((!\c_eth1_rb|capturing~q\) # (!\c_interconnect|PB_TX_tlast_reg~q\)) # (!\c_interconnect|PB_TX_tvalid_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_interconnect|PB_TX_tvalid_reg~q\,
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|cap_overflow~0_combout\);

-- Location: LCCOMB_X18_Y16_N12
\c_eth1_rb|cap_len~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~0_combout\ = (!\c_eth1_rb|cap_overflow~q\ & (\c_interconnect|PB_TX_tvalid_reg~q\ & ((!\c_eth1_rb|capturing~q\) # (!\c_interconnect|PB_TX_tlast_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_interconnect|PB_TX_tvalid_reg~q\,
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|cap_len~0_combout\);

-- Location: LCCOMB_X17_Y17_N0
\c_eth1_rb|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~0_combout\ = \c_eth1_rb|cap_len\(0) $ (VCC)
-- \c_eth1_rb|Add0~1\ = CARRY(\c_eth1_rb|cap_len\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(0),
	datad => VCC,
	combout => \c_eth1_rb|Add0~0_combout\,
	cout => \c_eth1_rb|Add0~1\);

-- Location: LCCOMB_X18_Y16_N14
\c_eth1_rb|ram_a_we~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_we~1_combout\ = (\c_eth1_rb|cap_overflow~q\) # ((\c_eth1_rb|capturing~q\ & (\c_eth1_rb|cap_len\(11))) # (!\c_eth1_rb|capturing~q\ & ((\c_eth1_rb|buffer_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_eth1_rb|cap_len\(11),
	datac => \c_eth1_rb|capturing~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|ram_a_we~1_combout\);

-- Location: LCCOMB_X18_Y16_N24
\c_eth1_rb|stored_len[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len[6]~24_combout\ = ((\c_interconnect|PB_TX_tlast_reg~q\ & (!\c_eth1_rb|ram_a_we~1_combout\ & \c_interconnect|PB_TX_tvalid_reg~q\))) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_interconnect|PB_TX_tlast_reg~q\,
	datac => \c_eth1_rb|ram_a_we~1_combout\,
	datad => \c_interconnect|PB_TX_tvalid_reg~q\,
	combout => \c_eth1_rb|stored_len[6]~24_combout\);

-- Location: FF_X18_Y18_N25
\c_eth1_rb|stored_len[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~34_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(9));

-- Location: FF_X18_Y18_N23
\c_eth1_rb|stored_len[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~33_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(8));

-- Location: FF_X18_Y18_N21
\c_eth1_rb|stored_len[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~32_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(7));

-- Location: FF_X18_Y18_N19
\c_eth1_rb|stored_len[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~31_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(6));

-- Location: FF_X18_Y18_N17
\c_eth1_rb|stored_len[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~30_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(5));

-- Location: FF_X18_Y18_N15
\c_eth1_rb|stored_len[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~29_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(4));

-- Location: FF_X18_Y18_N3
\c_eth1_rb|stored_len[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~28_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(3));

-- Location: FF_X18_Y18_N11
\c_eth1_rb|stored_len[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~27_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(2));

-- Location: FF_X18_Y18_N9
\c_eth1_rb|stored_len[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~26_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(1));

-- Location: LCCOMB_X18_Y18_N0
\c_eth1_rb|stored_len~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~25_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|Add0~0_combout\) # ((!\c_eth1_rb|cap_overflow~q\ & !\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|Add0~0_combout\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~25_combout\);

-- Location: FF_X18_Y18_N1
\c_eth1_rb|stored_len[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~25_combout\,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(0));

-- Location: LCCOMB_X18_Y18_N6
\c_eth1_rb|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~0_combout\ = \c_eth1_rb|stored_len\(0) $ (VCC)
-- \c_eth1_rb|Add1~1\ = CARRY(\c_eth1_rb|stored_len\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(0),
	datad => VCC,
	combout => \c_eth1_rb|Add1~0_combout\,
	cout => \c_eth1_rb|Add1~1\);

-- Location: LCCOMB_X18_Y18_N8
\c_eth1_rb|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~2_combout\ = (\c_eth1_rb|stored_len\(1) & (\c_eth1_rb|Add1~1\ & VCC)) # (!\c_eth1_rb|stored_len\(1) & (!\c_eth1_rb|Add1~1\))
-- \c_eth1_rb|Add1~3\ = CARRY((!\c_eth1_rb|stored_len\(1) & !\c_eth1_rb|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(1),
	datad => VCC,
	cin => \c_eth1_rb|Add1~1\,
	combout => \c_eth1_rb|Add1~2_combout\,
	cout => \c_eth1_rb|Add1~3\);

-- Location: LCCOMB_X18_Y18_N10
\c_eth1_rb|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~4_combout\ = (\c_eth1_rb|stored_len\(2) & ((GND) # (!\c_eth1_rb|Add1~3\))) # (!\c_eth1_rb|stored_len\(2) & (\c_eth1_rb|Add1~3\ $ (GND)))
-- \c_eth1_rb|Add1~5\ = CARRY((\c_eth1_rb|stored_len\(2)) # (!\c_eth1_rb|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|stored_len\(2),
	datad => VCC,
	cin => \c_eth1_rb|Add1~3\,
	combout => \c_eth1_rb|Add1~4_combout\,
	cout => \c_eth1_rb|Add1~5\);

-- Location: LCCOMB_X18_Y18_N12
\c_eth1_rb|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~6_combout\ = (\c_eth1_rb|stored_len\(3) & (\c_eth1_rb|Add1~5\ & VCC)) # (!\c_eth1_rb|stored_len\(3) & (!\c_eth1_rb|Add1~5\))
-- \c_eth1_rb|Add1~7\ = CARRY((!\c_eth1_rb|stored_len\(3) & !\c_eth1_rb|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(3),
	datad => VCC,
	cin => \c_eth1_rb|Add1~5\,
	combout => \c_eth1_rb|Add1~6_combout\,
	cout => \c_eth1_rb|Add1~7\);

-- Location: LCCOMB_X18_Y18_N14
\c_eth1_rb|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~8_combout\ = (\c_eth1_rb|stored_len\(4) & ((GND) # (!\c_eth1_rb|Add1~7\))) # (!\c_eth1_rb|stored_len\(4) & (\c_eth1_rb|Add1~7\ $ (GND)))
-- \c_eth1_rb|Add1~9\ = CARRY((\c_eth1_rb|stored_len\(4)) # (!\c_eth1_rb|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(4),
	datad => VCC,
	cin => \c_eth1_rb|Add1~7\,
	combout => \c_eth1_rb|Add1~8_combout\,
	cout => \c_eth1_rb|Add1~9\);

-- Location: LCCOMB_X18_Y18_N16
\c_eth1_rb|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~10_combout\ = (\c_eth1_rb|stored_len\(5) & (\c_eth1_rb|Add1~9\ & VCC)) # (!\c_eth1_rb|stored_len\(5) & (!\c_eth1_rb|Add1~9\))
-- \c_eth1_rb|Add1~11\ = CARRY((!\c_eth1_rb|stored_len\(5) & !\c_eth1_rb|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(5),
	datad => VCC,
	cin => \c_eth1_rb|Add1~9\,
	combout => \c_eth1_rb|Add1~10_combout\,
	cout => \c_eth1_rb|Add1~11\);

-- Location: LCCOMB_X18_Y18_N18
\c_eth1_rb|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~12_combout\ = (\c_eth1_rb|stored_len\(6) & ((GND) # (!\c_eth1_rb|Add1~11\))) # (!\c_eth1_rb|stored_len\(6) & (\c_eth1_rb|Add1~11\ $ (GND)))
-- \c_eth1_rb|Add1~13\ = CARRY((\c_eth1_rb|stored_len\(6)) # (!\c_eth1_rb|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(6),
	datad => VCC,
	cin => \c_eth1_rb|Add1~11\,
	combout => \c_eth1_rb|Add1~12_combout\,
	cout => \c_eth1_rb|Add1~13\);

-- Location: LCCOMB_X18_Y18_N20
\c_eth1_rb|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~14_combout\ = (\c_eth1_rb|stored_len\(7) & (\c_eth1_rb|Add1~13\ & VCC)) # (!\c_eth1_rb|stored_len\(7) & (!\c_eth1_rb|Add1~13\))
-- \c_eth1_rb|Add1~15\ = CARRY((!\c_eth1_rb|stored_len\(7) & !\c_eth1_rb|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(7),
	datad => VCC,
	cin => \c_eth1_rb|Add1~13\,
	combout => \c_eth1_rb|Add1~14_combout\,
	cout => \c_eth1_rb|Add1~15\);

-- Location: LCCOMB_X18_Y18_N22
\c_eth1_rb|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~16_combout\ = (\c_eth1_rb|stored_len\(8) & ((GND) # (!\c_eth1_rb|Add1~15\))) # (!\c_eth1_rb|stored_len\(8) & (\c_eth1_rb|Add1~15\ $ (GND)))
-- \c_eth1_rb|Add1~17\ = CARRY((\c_eth1_rb|stored_len\(8)) # (!\c_eth1_rb|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|stored_len\(8),
	datad => VCC,
	cin => \c_eth1_rb|Add1~15\,
	combout => \c_eth1_rb|Add1~16_combout\,
	cout => \c_eth1_rb|Add1~17\);

-- Location: LCCOMB_X18_Y18_N24
\c_eth1_rb|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~18_combout\ = (\c_eth1_rb|stored_len\(9) & (\c_eth1_rb|Add1~17\ & VCC)) # (!\c_eth1_rb|stored_len\(9) & (!\c_eth1_rb|Add1~17\))
-- \c_eth1_rb|Add1~19\ = CARRY((!\c_eth1_rb|stored_len\(9) & !\c_eth1_rb|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(9),
	datad => VCC,
	cin => \c_eth1_rb|Add1~17\,
	combout => \c_eth1_rb|Add1~18_combout\,
	cout => \c_eth1_rb|Add1~19\);

-- Location: LCCOMB_X16_Y15_N6
\c_eth1_rb|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|LessThan1~1_combout\ = (\c_eth1_rb|stored_len\(4)) # ((\c_eth1_rb|stored_len\(6)) # ((\c_eth1_rb|stored_len\(5)) # (\c_eth1_rb|stored_len\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|stored_len\(4),
	datab => \c_eth1_rb|stored_len\(6),
	datac => \c_eth1_rb|stored_len\(5),
	datad => \c_eth1_rb|stored_len\(7),
	combout => \c_eth1_rb|LessThan1~1_combout\);

-- Location: LCCOMB_X18_Y18_N2
\c_eth1_rb|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|LessThan1~0_combout\ = (\c_eth1_rb|stored_len\(2)) # ((\c_eth1_rb|stored_len\(1)) # ((\c_eth1_rb|stored_len\(3)) # (\c_eth1_rb|stored_len\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|stored_len\(2),
	datab => \c_eth1_rb|stored_len\(1),
	datac => \c_eth1_rb|stored_len\(3),
	datad => \c_eth1_rb|stored_len\(0),
	combout => \c_eth1_rb|LessThan1~0_combout\);

-- Location: LCCOMB_X17_Y15_N20
\c_eth1_rb|out_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|out_state~0_combout\ = (!\c_eth1_rb|out_state~q\ & \c_eth1_rb|buffer_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|out_state~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|out_state~0_combout\);

-- Location: LCCOMB_X18_Y16_N18
\c_eth1_rb|stored_len~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~35_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~22_combout\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|capturing~q\,
	datac => \c_eth1_rb|Add0~22_combout\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|stored_len~35_combout\);

-- Location: FF_X18_Y16_N19
\c_eth1_rb|stored_len[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~35_combout\,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(11));

-- Location: FF_X18_Y18_N27
\c_eth1_rb|stored_len[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|stored_len~36_combout\,
	sload => VCC,
	ena => \c_eth1_rb|stored_len[6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|stored_len\(10));

-- Location: LCCOMB_X17_Y18_N16
\c_eth1_rb|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|LessThan1~2_combout\ = (\c_eth1_rb|stored_len\(11)) # ((\c_eth1_rb|stored_len\(9)) # ((\c_eth1_rb|stored_len\(10)) # (\c_eth1_rb|stored_len\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|stored_len\(11),
	datab => \c_eth1_rb|stored_len\(9),
	datac => \c_eth1_rb|stored_len\(10),
	datad => \c_eth1_rb|stored_len\(8),
	combout => \c_eth1_rb|LessThan1~2_combout\);

-- Location: LCCOMB_X16_Y15_N0
\c_eth1_rb|out_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|out_state~1_combout\ = (\c_eth1_rb|out_state~0_combout\ & ((\c_eth1_rb|LessThan1~1_combout\) # ((\c_eth1_rb|LessThan1~0_combout\) # (\c_eth1_rb|LessThan1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|LessThan1~1_combout\,
	datab => \c_eth1_rb|LessThan1~0_combout\,
	datac => \c_eth1_rb|out_state~0_combout\,
	datad => \c_eth1_rb|LessThan1~2_combout\,
	combout => \c_eth1_rb|out_state~1_combout\);

-- Location: LCCOMB_X18_Y18_N26
\c_eth1_rb|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~20_combout\ = (\c_eth1_rb|stored_len\(10) & ((GND) # (!\c_eth1_rb|Add1~19\))) # (!\c_eth1_rb|stored_len\(10) & (\c_eth1_rb|Add1~19\ $ (GND)))
-- \c_eth1_rb|Add1~21\ = CARRY((\c_eth1_rb|stored_len\(10)) # (!\c_eth1_rb|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(10),
	datad => VCC,
	cin => \c_eth1_rb|Add1~19\,
	combout => \c_eth1_rb|Add1~20_combout\,
	cout => \c_eth1_rb|Add1~21\);

-- Location: LCCOMB_X18_Y18_N28
\c_eth1_rb|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~22_combout\ = (\c_eth1_rb|stored_len\(11) & (\c_eth1_rb|Add1~21\ & VCC)) # (!\c_eth1_rb|stored_len\(11) & (!\c_eth1_rb|Add1~21\))
-- \c_eth1_rb|Add1~23\ = CARRY((!\c_eth1_rb|stored_len\(11) & !\c_eth1_rb|Add1~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|stored_len\(11),
	datad => VCC,
	cin => \c_eth1_rb|Add1~21\,
	combout => \c_eth1_rb|Add1~22_combout\,
	cout => \c_eth1_rb|Add1~23\);

-- Location: LCCOMB_X18_Y18_N30
\c_eth1_rb|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add1~24_combout\ = \c_eth1_rb|Add1~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \c_eth1_rb|Add1~23\,
	combout => \c_eth1_rb|Add1~24_combout\);

-- Location: LCCOMB_X19_Y15_N0
\c_eth1_rb|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~0_combout\ = \c_eth1_rb|rd_index\(0) $ (VCC)
-- \c_eth1_rb|Add2~1\ = CARRY(\c_eth1_rb|rd_index\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(0),
	datad => VCC,
	combout => \c_eth1_rb|Add2~0_combout\,
	cout => \c_eth1_rb|Add2~1\);

-- Location: LCCOMB_X18_Y15_N2
\c_eth1_rb|rd_index~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~1_combout\ = (\c_eth1_rb|Add2~0_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~8_combout\,
	datab => \c_eth1_rb|Equal0~4_combout\,
	datac => \c_eth1_rb|Add2~0_combout\,
	datad => \c_eth1_rb|rd_index[11]~0_combout\,
	combout => \c_eth1_rb|rd_index~1_combout\);

-- Location: LCCOMB_X16_Y15_N20
\c_eth1_rb|rd_index[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index[11]~2_combout\ = (((\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\ & \c_eth1_rb|out_valid_pipe~q\)) # (!\c_reset_ctrl|r_resetn~q\)) # (!\c_eth1_rb|out_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\,
	datab => \c_eth1_rb|out_state~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1_rb|rd_index[11]~2_combout\);

-- Location: FF_X18_Y15_N3
\c_eth1_rb|rd_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~1_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(0));

-- Location: LCCOMB_X19_Y15_N2
\c_eth1_rb|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~2_combout\ = (\c_eth1_rb|rd_index\(1) & (!\c_eth1_rb|Add2~1\)) # (!\c_eth1_rb|rd_index\(1) & ((\c_eth1_rb|Add2~1\) # (GND)))
-- \c_eth1_rb|Add2~3\ = CARRY((!\c_eth1_rb|Add2~1\) # (!\c_eth1_rb|rd_index\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(1),
	datad => VCC,
	cin => \c_eth1_rb|Add2~1\,
	combout => \c_eth1_rb|Add2~2_combout\,
	cout => \c_eth1_rb|Add2~3\);

-- Location: LCCOMB_X18_Y15_N12
\c_eth1_rb|rd_index~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~3_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & (\c_eth1_rb|Add2~2_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index[11]~0_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|Add2~2_combout\,
	combout => \c_eth1_rb|rd_index~3_combout\);

-- Location: FF_X18_Y15_N13
\c_eth1_rb|rd_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~3_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(1));

-- Location: LCCOMB_X18_Y15_N30
\c_eth1_rb|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~0_combout\ = (\c_eth1_rb|rd_index\(1) & (\c_eth1_rb|Add1~2_combout\ & (\c_eth1_rb|rd_index\(0) $ (!\c_eth1_rb|Add1~0_combout\)))) # (!\c_eth1_rb|rd_index\(1) & (!\c_eth1_rb|Add1~2_combout\ & (\c_eth1_rb|rd_index\(0) $ 
-- (!\c_eth1_rb|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(1),
	datab => \c_eth1_rb|rd_index\(0),
	datac => \c_eth1_rb|Add1~2_combout\,
	datad => \c_eth1_rb|Add1~0_combout\,
	combout => \c_eth1_rb|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y15_N4
\c_eth1_rb|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~4_combout\ = (\c_eth1_rb|rd_index\(2) & (\c_eth1_rb|Add2~3\ $ (GND))) # (!\c_eth1_rb|rd_index\(2) & (!\c_eth1_rb|Add2~3\ & VCC))
-- \c_eth1_rb|Add2~5\ = CARRY((\c_eth1_rb|rd_index\(2) & !\c_eth1_rb|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(2),
	datad => VCC,
	cin => \c_eth1_rb|Add2~3\,
	combout => \c_eth1_rb|Add2~4_combout\,
	cout => \c_eth1_rb|Add2~5\);

-- Location: LCCOMB_X18_Y15_N8
\c_eth1_rb|rd_index~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~4_combout\ = (\c_eth1_rb|Add2~4_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~4_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|rd_index[11]~0_combout\,
	combout => \c_eth1_rb|rd_index~4_combout\);

-- Location: FF_X18_Y15_N9
\c_eth1_rb|rd_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~4_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(2));

-- Location: LCCOMB_X19_Y15_N6
\c_eth1_rb|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~6_combout\ = (\c_eth1_rb|rd_index\(3) & (!\c_eth1_rb|Add2~5\)) # (!\c_eth1_rb|rd_index\(3) & ((\c_eth1_rb|Add2~5\) # (GND)))
-- \c_eth1_rb|Add2~7\ = CARRY((!\c_eth1_rb|Add2~5\) # (!\c_eth1_rb|rd_index\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|rd_index\(3),
	datad => VCC,
	cin => \c_eth1_rb|Add2~5\,
	combout => \c_eth1_rb|Add2~6_combout\,
	cout => \c_eth1_rb|Add2~7\);

-- Location: LCCOMB_X18_Y15_N18
\c_eth1_rb|rd_index~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~5_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & (\c_eth1_rb|Add2~6_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index[11]~0_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|Add2~6_combout\,
	combout => \c_eth1_rb|rd_index~5_combout\);

-- Location: FF_X18_Y15_N19
\c_eth1_rb|rd_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~5_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(3));

-- Location: LCCOMB_X19_Y15_N8
\c_eth1_rb|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~8_combout\ = (\c_eth1_rb|rd_index\(4) & (\c_eth1_rb|Add2~7\ $ (GND))) # (!\c_eth1_rb|rd_index\(4) & (!\c_eth1_rb|Add2~7\ & VCC))
-- \c_eth1_rb|Add2~9\ = CARRY((\c_eth1_rb|rd_index\(4) & !\c_eth1_rb|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|rd_index\(4),
	datad => VCC,
	cin => \c_eth1_rb|Add2~7\,
	combout => \c_eth1_rb|Add2~8_combout\,
	cout => \c_eth1_rb|Add2~9\);

-- Location: LCCOMB_X19_Y15_N24
\c_eth1_rb|rd_index~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~6_combout\ = (\c_eth1_rb|Add2~8_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~8_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|rd_index[11]~0_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|rd_index~6_combout\);

-- Location: FF_X19_Y15_N25
\c_eth1_rb|rd_index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~6_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(4));

-- Location: LCCOMB_X19_Y15_N10
\c_eth1_rb|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~10_combout\ = (\c_eth1_rb|rd_index\(5) & (!\c_eth1_rb|Add2~9\)) # (!\c_eth1_rb|rd_index\(5) & ((\c_eth1_rb|Add2~9\) # (GND)))
-- \c_eth1_rb|Add2~11\ = CARRY((!\c_eth1_rb|Add2~9\) # (!\c_eth1_rb|rd_index\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|rd_index\(5),
	datad => VCC,
	cin => \c_eth1_rb|Add2~9\,
	combout => \c_eth1_rb|Add2~10_combout\,
	cout => \c_eth1_rb|Add2~11\);

-- Location: LCCOMB_X18_Y15_N22
\c_eth1_rb|rd_index~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~7_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & (\c_eth1_rb|Add2~10_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index[11]~0_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|Add2~10_combout\,
	combout => \c_eth1_rb|rd_index~7_combout\);

-- Location: FF_X18_Y15_N23
\c_eth1_rb|rd_index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~7_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(5));

-- Location: LCCOMB_X19_Y15_N12
\c_eth1_rb|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~12_combout\ = (\c_eth1_rb|rd_index\(6) & (\c_eth1_rb|Add2~11\ $ (GND))) # (!\c_eth1_rb|rd_index\(6) & (!\c_eth1_rb|Add2~11\ & VCC))
-- \c_eth1_rb|Add2~13\ = CARRY((\c_eth1_rb|rd_index\(6) & !\c_eth1_rb|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(6),
	datad => VCC,
	cin => \c_eth1_rb|Add2~11\,
	combout => \c_eth1_rb|Add2~12_combout\,
	cout => \c_eth1_rb|Add2~13\);

-- Location: LCCOMB_X18_Y15_N26
\c_eth1_rb|rd_index~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~8_combout\ = (\c_eth1_rb|Add2~12_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~8_combout\) # (!\c_eth1_rb|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~12_combout\,
	datab => \c_eth1_rb|Equal0~4_combout\,
	datac => \c_eth1_rb|Equal0~8_combout\,
	datad => \c_eth1_rb|rd_index[11]~0_combout\,
	combout => \c_eth1_rb|rd_index~8_combout\);

-- Location: FF_X18_Y15_N27
\c_eth1_rb|rd_index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~8_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(6));

-- Location: LCCOMB_X19_Y15_N14
\c_eth1_rb|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~14_combout\ = (\c_eth1_rb|rd_index\(7) & (!\c_eth1_rb|Add2~13\)) # (!\c_eth1_rb|rd_index\(7) & ((\c_eth1_rb|Add2~13\) # (GND)))
-- \c_eth1_rb|Add2~15\ = CARRY((!\c_eth1_rb|Add2~13\) # (!\c_eth1_rb|rd_index\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(7),
	datad => VCC,
	cin => \c_eth1_rb|Add2~13\,
	combout => \c_eth1_rb|Add2~14_combout\,
	cout => \c_eth1_rb|Add2~15\);

-- Location: LCCOMB_X19_Y15_N26
\c_eth1_rb|rd_index~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~9_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & (\c_eth1_rb|Add2~14_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~8_combout\,
	datab => \c_eth1_rb|rd_index[11]~0_combout\,
	datac => \c_eth1_rb|Add2~14_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|rd_index~9_combout\);

-- Location: FF_X19_Y15_N27
\c_eth1_rb|rd_index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~9_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(7));

-- Location: LCCOMB_X18_Y15_N28
\c_eth1_rb|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~3_combout\ = (\c_eth1_rb|rd_index\(6) & (\c_eth1_rb|Add1~12_combout\ & (\c_eth1_rb|rd_index\(7) $ (!\c_eth1_rb|Add1~14_combout\)))) # (!\c_eth1_rb|rd_index\(6) & (!\c_eth1_rb|Add1~12_combout\ & (\c_eth1_rb|rd_index\(7) $ 
-- (!\c_eth1_rb|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(6),
	datab => \c_eth1_rb|rd_index\(7),
	datac => \c_eth1_rb|Add1~12_combout\,
	datad => \c_eth1_rb|Add1~14_combout\,
	combout => \c_eth1_rb|Equal0~3_combout\);

-- Location: LCCOMB_X18_Y15_N4
\c_eth1_rb|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~1_combout\ = (\c_eth1_rb|Add1~4_combout\ & (\c_eth1_rb|rd_index\(2) & (\c_eth1_rb|Add1~6_combout\ $ (!\c_eth1_rb|rd_index\(3))))) # (!\c_eth1_rb|Add1~4_combout\ & (!\c_eth1_rb|rd_index\(2) & (\c_eth1_rb|Add1~6_combout\ $ 
-- (!\c_eth1_rb|rd_index\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add1~4_combout\,
	datab => \c_eth1_rb|Add1~6_combout\,
	datac => \c_eth1_rb|rd_index\(2),
	datad => \c_eth1_rb|rd_index\(3),
	combout => \c_eth1_rb|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y15_N24
\c_eth1_rb|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~2_combout\ = (\c_eth1_rb|rd_index\(5) & (\c_eth1_rb|Add1~10_combout\ & (\c_eth1_rb|rd_index\(4) $ (!\c_eth1_rb|Add1~8_combout\)))) # (!\c_eth1_rb|rd_index\(5) & (!\c_eth1_rb|Add1~10_combout\ & (\c_eth1_rb|rd_index\(4) $ 
-- (!\c_eth1_rb|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(5),
	datab => \c_eth1_rb|rd_index\(4),
	datac => \c_eth1_rb|Add1~8_combout\,
	datad => \c_eth1_rb|Add1~10_combout\,
	combout => \c_eth1_rb|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y15_N14
\c_eth1_rb|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~4_combout\ = (\c_eth1_rb|Equal0~0_combout\ & (\c_eth1_rb|Equal0~3_combout\ & (\c_eth1_rb|Equal0~1_combout\ & \c_eth1_rb|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~0_combout\,
	datab => \c_eth1_rb|Equal0~3_combout\,
	datac => \c_eth1_rb|Equal0~1_combout\,
	datad => \c_eth1_rb|Equal0~2_combout\,
	combout => \c_eth1_rb|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y15_N16
\c_eth1_rb|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~16_combout\ = (\c_eth1_rb|rd_index\(8) & (\c_eth1_rb|Add2~15\ $ (GND))) # (!\c_eth1_rb|rd_index\(8) & (!\c_eth1_rb|Add2~15\ & VCC))
-- \c_eth1_rb|Add2~17\ = CARRY((\c_eth1_rb|rd_index\(8) & !\c_eth1_rb|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(8),
	datad => VCC,
	cin => \c_eth1_rb|Add2~15\,
	combout => \c_eth1_rb|Add2~16_combout\,
	cout => \c_eth1_rb|Add2~17\);

-- Location: LCCOMB_X19_Y15_N18
\c_eth1_rb|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~18_combout\ = (\c_eth1_rb|rd_index\(9) & (!\c_eth1_rb|Add2~17\)) # (!\c_eth1_rb|rd_index\(9) & ((\c_eth1_rb|Add2~17\) # (GND)))
-- \c_eth1_rb|Add2~19\ = CARRY((!\c_eth1_rb|Add2~17\) # (!\c_eth1_rb|rd_index\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(9),
	datad => VCC,
	cin => \c_eth1_rb|Add2~17\,
	combout => \c_eth1_rb|Add2~18_combout\,
	cout => \c_eth1_rb|Add2~19\);

-- Location: LCCOMB_X18_Y15_N10
\c_eth1_rb|rd_index~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~11_combout\ = (\c_eth1_rb|Add2~18_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~18_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|rd_index[11]~0_combout\,
	combout => \c_eth1_rb|rd_index~11_combout\);

-- Location: FF_X18_Y15_N11
\c_eth1_rb|rd_index[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~11_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(9));

-- Location: LCCOMB_X19_Y15_N20
\c_eth1_rb|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~20_combout\ = (\c_eth1_rb|rd_index\(10) & (\c_eth1_rb|Add2~19\ $ (GND))) # (!\c_eth1_rb|rd_index\(10) & (!\c_eth1_rb|Add2~19\ & VCC))
-- \c_eth1_rb|Add2~21\ = CARRY((\c_eth1_rb|rd_index\(10) & !\c_eth1_rb|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(10),
	datad => VCC,
	cin => \c_eth1_rb|Add2~19\,
	combout => \c_eth1_rb|Add2~20_combout\,
	cout => \c_eth1_rb|Add2~21\);

-- Location: LCCOMB_X19_Y15_N30
\c_eth1_rb|rd_index~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~13_combout\ = (\c_eth1_rb|Add2~20_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~20_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|rd_index[11]~0_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|rd_index~13_combout\);

-- Location: FF_X19_Y15_N31
\c_eth1_rb|rd_index[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~13_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(10));

-- Location: LCCOMB_X19_Y15_N22
\c_eth1_rb|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add2~22_combout\ = \c_eth1_rb|Add2~21\ $ (\c_eth1_rb|rd_index\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|rd_index\(11),
	cin => \c_eth1_rb|Add2~21\,
	combout => \c_eth1_rb|Add2~22_combout\);

-- Location: LCCOMB_X19_Y15_N28
\c_eth1_rb|rd_index~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~12_combout\ = (\c_eth1_rb|Add2~22_combout\ & (\c_eth1_rb|rd_index[11]~0_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add2~22_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|rd_index[11]~0_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|rd_index~12_combout\);

-- Location: FF_X19_Y15_N29
\c_eth1_rb|rd_index[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~12_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(11));

-- Location: LCCOMB_X18_Y18_N4
\c_eth1_rb|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~6_combout\ = (\c_eth1_rb|rd_index\(10) & (\c_eth1_rb|Add1~20_combout\ & (\c_eth1_rb|Add1~22_combout\ $ (!\c_eth1_rb|rd_index\(11))))) # (!\c_eth1_rb|rd_index\(10) & (!\c_eth1_rb|Add1~20_combout\ & (\c_eth1_rb|Add1~22_combout\ $ 
-- (!\c_eth1_rb|rd_index\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index\(10),
	datab => \c_eth1_rb|Add1~22_combout\,
	datac => \c_eth1_rb|Add1~20_combout\,
	datad => \c_eth1_rb|rd_index\(11),
	combout => \c_eth1_rb|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y15_N24
\c_eth1_rb|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~7_combout\ = (\c_eth1_rb|Equal0~5_combout\ & (!\c_eth1_rb|Add1~24_combout\ & (\c_eth1_rb|Equal0~4_combout\ & \c_eth1_rb|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~5_combout\,
	datab => \c_eth1_rb|Add1~24_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|Equal0~6_combout\,
	combout => \c_eth1_rb|Equal0~7_combout\);

-- Location: LCCOMB_X16_Y15_N16
\c_eth1_rb|out_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|out_state~2_combout\ = (\c_eth1_rb|out_state~1_combout\) # ((\c_eth1_rb|out_state~q\ & ((!\c_eth1_rb|Equal0~7_combout\) # (!\c_eth1_rb|ram_b_addr~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~2_combout\,
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_eth1_rb|out_state~q\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|out_state~2_combout\);

-- Location: FF_X16_Y15_N17
\c_eth1_rb|out_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|out_state~2_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|out_state~q\);

-- Location: LCCOMB_X16_Y15_N8
\c_eth1_rb|rd_index[11]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index[11]~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_eth1_rb|out_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|out_state~q\,
	combout => \c_eth1_rb|rd_index[11]~0_combout\);

-- Location: LCCOMB_X18_Y15_N0
\c_eth1_rb|rd_index~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|rd_index~10_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & (\c_eth1_rb|Add2~16_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|rd_index[11]~0_combout\,
	datab => \c_eth1_rb|Equal0~8_combout\,
	datac => \c_eth1_rb|Equal0~4_combout\,
	datad => \c_eth1_rb|Add2~16_combout\,
	combout => \c_eth1_rb|rd_index~10_combout\);

-- Location: FF_X18_Y15_N1
\c_eth1_rb|rd_index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|rd_index~10_combout\,
	ena => \c_eth1_rb|rd_index[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|rd_index\(8));

-- Location: LCCOMB_X17_Y15_N6
\c_eth1_rb|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~5_combout\ = (\c_eth1_rb|Add1~18_combout\ & (\c_eth1_rb|rd_index\(9) & (\c_eth1_rb|rd_index\(8) $ (!\c_eth1_rb|Add1~16_combout\)))) # (!\c_eth1_rb|Add1~18_combout\ & (!\c_eth1_rb|rd_index\(9) & (\c_eth1_rb|rd_index\(8) $ 
-- (!\c_eth1_rb|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add1~18_combout\,
	datab => \c_eth1_rb|rd_index\(8),
	datac => \c_eth1_rb|rd_index\(9),
	datad => \c_eth1_rb|Add1~16_combout\,
	combout => \c_eth1_rb|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y15_N2
\c_eth1_rb|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Equal0~8_combout\ = (\c_eth1_rb|Equal0~5_combout\ & (!\c_eth1_rb|Add1~24_combout\ & \c_eth1_rb|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~5_combout\,
	datab => \c_eth1_rb|Add1~24_combout\,
	datad => \c_eth1_rb|Equal0~6_combout\,
	combout => \c_eth1_rb|Equal0~8_combout\);

-- Location: LCCOMB_X17_Y16_N14
\c_eth1_rb|ram_a_we~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_we~0_combout\ = (!\c_eth1_rb|cap_overflow~q\ & ((!\c_eth1_rb|capturing~q\) # (!\c_eth1_rb|cap_len\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_eth1_rb|cap_len\(11),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_we~0_combout\);

-- Location: LCCOMB_X18_Y16_N20
\c_eth1_rb|buffer_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|buffer_valid~0_combout\ = (\c_eth1_rb|buffer_valid~q\) # ((\c_eth1_rb|ram_a_we~0_combout\ & (\c_interconnect|PB_TX_tvalid_reg~q\ & \c_interconnect|PB_TX_tlast_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_a_we~0_combout\,
	datab => \c_interconnect|PB_TX_tvalid_reg~q\,
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|buffer_valid~0_combout\);

-- Location: LCCOMB_X16_Y15_N14
\c_eth1_rb|ram_b_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~3_combout\ = (\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\ & (\c_eth1_rb|out_state~q\ & \c_eth1_rb|out_valid_pipe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\,
	datab => \c_eth1_rb|out_state~q\,
	datac => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1_rb|ram_b_addr~3_combout\);

-- Location: LCCOMB_X18_Y16_N16
\c_eth1_rb|buffer_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|buffer_valid~1_combout\ = (\c_eth1_rb|buffer_valid~0_combout\ & (((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|ram_b_addr~3_combout\)) # (!\c_eth1_rb|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~8_combout\,
	datab => \c_eth1_rb|buffer_valid~0_combout\,
	datac => \c_eth1_rb|ram_b_addr~3_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|buffer_valid~1_combout\);

-- Location: FF_X18_Y16_N17
\c_eth1_rb|buffer_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|buffer_valid~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|buffer_valid~q\);

-- Location: LCCOMB_X18_Y16_N4
\c_eth1_rb|cap_len~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~5_combout\ = (!\c_eth1_rb|cap_overflow~q\ & ((\c_eth1_rb|capturing~q\ & (\c_eth1_rb|Add0~0_combout\)) # (!\c_eth1_rb|capturing~q\ & ((!\c_eth1_rb|buffer_valid~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_eth1_rb|Add0~0_combout\,
	datac => \c_eth1_rb|capturing~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|cap_len~5_combout\);

-- Location: LCCOMB_X18_Y16_N22
\c_eth1_rb|cap_len~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~6_combout\ = (\c_eth1_rb|cap_len~5_combout\ & (((!\c_interconnect|PB_TX_tlast_reg~q\ & !\c_eth1_rb|cap_len\(11))) # (!\c_eth1_rb|capturing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_eth1_rb|cap_len~5_combout\,
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|cap_len\(11),
	combout => \c_eth1_rb|cap_len~6_combout\);

-- Location: LCCOMB_X18_Y16_N10
\c_eth1_rb|cap_len~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~2_combout\ = (\c_eth1_rb|cap_overflow~q\) # ((\c_eth1_rb|capturing~q\ & ((\c_eth1_rb|cap_len\(11)) # (\c_interconnect|PB_TX_tlast_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_eth1_rb|cap_len\(11),
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|cap_len~2_combout\);

-- Location: LCCOMB_X18_Y16_N0
\c_eth1_rb|cap_len~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~3_combout\ = (\c_interconnect|PB_TX_tvalid_reg~q\ & ((\c_eth1_rb|cap_len~6_combout\) # ((\c_eth1_rb|cap_len\(0) & \c_eth1_rb|cap_len~2_combout\)))) # (!\c_interconnect|PB_TX_tvalid_reg~q\ & (((\c_eth1_rb|cap_len\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len~6_combout\,
	datab => \c_interconnect|PB_TX_tvalid_reg~q\,
	datac => \c_eth1_rb|cap_len\(0),
	datad => \c_eth1_rb|cap_len~2_combout\,
	combout => \c_eth1_rb|cap_len~3_combout\);

-- Location: FF_X18_Y16_N1
\c_eth1_rb|cap_len[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len~3_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(0));

-- Location: LCCOMB_X17_Y17_N2
\c_eth1_rb|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~2_combout\ = (\c_eth1_rb|cap_len\(1) & (!\c_eth1_rb|Add0~1\)) # (!\c_eth1_rb|cap_len\(1) & ((\c_eth1_rb|Add0~1\) # (GND)))
-- \c_eth1_rb|Add0~3\ = CARRY((!\c_eth1_rb|Add0~1\) # (!\c_eth1_rb|cap_len\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len\(1),
	datad => VCC,
	cin => \c_eth1_rb|Add0~1\,
	combout => \c_eth1_rb|Add0~2_combout\,
	cout => \c_eth1_rb|Add0~3\);

-- Location: LCCOMB_X17_Y17_N26
\c_eth1_rb|stored_len~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~26_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~2_combout\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|Add0~2_combout\,
	datac => \c_eth1_rb|cap_overflow~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~26_combout\);

-- Location: LCCOMB_X19_Y16_N18
\c_eth1_rb|cap_len[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len[9]~4_combout\ = ((!\c_eth1_rb|cap_len~2_combout\ & \c_interconnect|PB_TX_tvalid_reg~q\)) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len~2_combout\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datad => \c_interconnect|PB_TX_tvalid_reg~q\,
	combout => \c_eth1_rb|cap_len[9]~4_combout\);

-- Location: FF_X17_Y17_N27
\c_eth1_rb|cap_len[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~26_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(1));

-- Location: LCCOMB_X17_Y17_N4
\c_eth1_rb|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~4_combout\ = (\c_eth1_rb|cap_len\(2) & (\c_eth1_rb|Add0~3\ $ (GND))) # (!\c_eth1_rb|cap_len\(2) & (!\c_eth1_rb|Add0~3\ & VCC))
-- \c_eth1_rb|Add0~5\ = CARRY((\c_eth1_rb|cap_len\(2) & !\c_eth1_rb|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(2),
	datad => VCC,
	cin => \c_eth1_rb|Add0~3\,
	combout => \c_eth1_rb|Add0~4_combout\,
	cout => \c_eth1_rb|Add0~5\);

-- Location: LCCOMB_X18_Y17_N14
\c_eth1_rb|stored_len~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~27_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~4_combout\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|Add0~4_combout\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|stored_len~27_combout\);

-- Location: LCCOMB_X18_Y17_N8
\c_eth1_rb|cap_len[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len[2]~feeder_combout\ = \c_eth1_rb|stored_len~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|stored_len~27_combout\,
	combout => \c_eth1_rb|cap_len[2]~feeder_combout\);

-- Location: FF_X18_Y17_N9
\c_eth1_rb|cap_len[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len[2]~feeder_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(2));

-- Location: LCCOMB_X17_Y17_N6
\c_eth1_rb|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~6_combout\ = (\c_eth1_rb|cap_len\(3) & (!\c_eth1_rb|Add0~5\)) # (!\c_eth1_rb|cap_len\(3) & ((\c_eth1_rb|Add0~5\) # (GND)))
-- \c_eth1_rb|Add0~7\ = CARRY((!\c_eth1_rb|Add0~5\) # (!\c_eth1_rb|cap_len\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len\(3),
	datad => VCC,
	cin => \c_eth1_rb|Add0~5\,
	combout => \c_eth1_rb|Add0~6_combout\,
	cout => \c_eth1_rb|Add0~7\);

-- Location: LCCOMB_X18_Y17_N0
\c_eth1_rb|stored_len~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~28_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~6_combout\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|Add0~6_combout\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|stored_len~28_combout\);

-- Location: LCCOMB_X18_Y17_N2
\c_eth1_rb|cap_len[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len[3]~feeder_combout\ = \c_eth1_rb|stored_len~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|stored_len~28_combout\,
	combout => \c_eth1_rb|cap_len[3]~feeder_combout\);

-- Location: FF_X18_Y17_N3
\c_eth1_rb|cap_len[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len[3]~feeder_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(3));

-- Location: LCCOMB_X17_Y17_N8
\c_eth1_rb|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~8_combout\ = (\c_eth1_rb|cap_len\(4) & (\c_eth1_rb|Add0~7\ $ (GND))) # (!\c_eth1_rb|cap_len\(4) & (!\c_eth1_rb|Add0~7\ & VCC))
-- \c_eth1_rb|Add0~9\ = CARRY((\c_eth1_rb|cap_len\(4) & !\c_eth1_rb|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len\(4),
	datad => VCC,
	cin => \c_eth1_rb|Add0~7\,
	combout => \c_eth1_rb|Add0~8_combout\,
	cout => \c_eth1_rb|Add0~9\);

-- Location: LCCOMB_X18_Y17_N10
\c_eth1_rb|stored_len~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~29_combout\ = (\c_eth1_rb|Add0~8_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add0~8_combout\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~29_combout\);

-- Location: LCCOMB_X18_Y17_N4
\c_eth1_rb|cap_len[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len[4]~feeder_combout\ = \c_eth1_rb|stored_len~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|stored_len~29_combout\,
	combout => \c_eth1_rb|cap_len[4]~feeder_combout\);

-- Location: FF_X18_Y17_N5
\c_eth1_rb|cap_len[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len[4]~feeder_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(4));

-- Location: LCCOMB_X17_Y17_N10
\c_eth1_rb|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~10_combout\ = (\c_eth1_rb|cap_len\(5) & (!\c_eth1_rb|Add0~9\)) # (!\c_eth1_rb|cap_len\(5) & ((\c_eth1_rb|Add0~9\) # (GND)))
-- \c_eth1_rb|Add0~11\ = CARRY((!\c_eth1_rb|Add0~9\) # (!\c_eth1_rb|cap_len\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len\(5),
	datad => VCC,
	cin => \c_eth1_rb|Add0~9\,
	combout => \c_eth1_rb|Add0~10_combout\,
	cout => \c_eth1_rb|Add0~11\);

-- Location: LCCOMB_X18_Y17_N12
\c_eth1_rb|stored_len~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~30_combout\ = (\c_eth1_rb|Add0~10_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add0~10_combout\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~30_combout\);

-- Location: LCCOMB_X18_Y17_N6
\c_eth1_rb|cap_len[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len[5]~feeder_combout\ = \c_eth1_rb|stored_len~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|stored_len~30_combout\,
	combout => \c_eth1_rb|cap_len[5]~feeder_combout\);

-- Location: FF_X18_Y17_N7
\c_eth1_rb|cap_len[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len[5]~feeder_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(5));

-- Location: LCCOMB_X17_Y17_N12
\c_eth1_rb|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~12_combout\ = (\c_eth1_rb|cap_len\(6) & (\c_eth1_rb|Add0~11\ $ (GND))) # (!\c_eth1_rb|cap_len\(6) & (!\c_eth1_rb|Add0~11\ & VCC))
-- \c_eth1_rb|Add0~13\ = CARRY((\c_eth1_rb|cap_len\(6) & !\c_eth1_rb|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(6),
	datad => VCC,
	cin => \c_eth1_rb|Add0~11\,
	combout => \c_eth1_rb|Add0~12_combout\,
	cout => \c_eth1_rb|Add0~13\);

-- Location: LCCOMB_X17_Y17_N28
\c_eth1_rb|stored_len~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~31_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~12_combout\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|Add0~12_combout\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~31_combout\);

-- Location: FF_X17_Y17_N29
\c_eth1_rb|cap_len[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~31_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(6));

-- Location: LCCOMB_X17_Y17_N14
\c_eth1_rb|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~14_combout\ = (\c_eth1_rb|cap_len\(7) & (!\c_eth1_rb|Add0~13\)) # (!\c_eth1_rb|cap_len\(7) & ((\c_eth1_rb|Add0~13\) # (GND)))
-- \c_eth1_rb|Add0~15\ = CARRY((!\c_eth1_rb|Add0~13\) # (!\c_eth1_rb|cap_len\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(7),
	datad => VCC,
	cin => \c_eth1_rb|Add0~13\,
	combout => \c_eth1_rb|Add0~14_combout\,
	cout => \c_eth1_rb|Add0~15\);

-- Location: LCCOMB_X18_Y17_N16
\c_eth1_rb|stored_len~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~32_combout\ = (\c_eth1_rb|Add0~14_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Add0~14_combout\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~32_combout\);

-- Location: FF_X18_Y17_N17
\c_eth1_rb|cap_len[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~32_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(7));

-- Location: LCCOMB_X17_Y17_N16
\c_eth1_rb|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~16_combout\ = (\c_eth1_rb|cap_len\(8) & (\c_eth1_rb|Add0~15\ $ (GND))) # (!\c_eth1_rb|cap_len\(8) & (!\c_eth1_rb|Add0~15\ & VCC))
-- \c_eth1_rb|Add0~17\ = CARRY((\c_eth1_rb|cap_len\(8) & !\c_eth1_rb|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len\(8),
	datad => VCC,
	cin => \c_eth1_rb|Add0~15\,
	combout => \c_eth1_rb|Add0~16_combout\,
	cout => \c_eth1_rb|Add0~17\);

-- Location: LCCOMB_X17_Y17_N30
\c_eth1_rb|stored_len~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~33_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add0~16_combout\ & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|Add0~16_combout\,
	datac => \c_eth1_rb|cap_overflow~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|stored_len~33_combout\);

-- Location: FF_X17_Y17_N31
\c_eth1_rb|cap_len[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~33_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(8));

-- Location: LCCOMB_X17_Y17_N18
\c_eth1_rb|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~18_combout\ = (\c_eth1_rb|cap_len\(9) & (!\c_eth1_rb|Add0~17\)) # (!\c_eth1_rb|cap_len\(9) & ((\c_eth1_rb|Add0~17\) # (GND)))
-- \c_eth1_rb|Add0~19\ = CARRY((!\c_eth1_rb|Add0~17\) # (!\c_eth1_rb|cap_len\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(9),
	datad => VCC,
	cin => \c_eth1_rb|Add0~17\,
	combout => \c_eth1_rb|Add0~18_combout\,
	cout => \c_eth1_rb|Add0~19\);

-- Location: LCCOMB_X18_Y17_N26
\c_eth1_rb|stored_len~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~34_combout\ = (\c_eth1_rb|Add0~18_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_eth1_rb|Add0~18_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|stored_len~34_combout\);

-- Location: FF_X18_Y17_N27
\c_eth1_rb|cap_len[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~34_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(9));

-- Location: LCCOMB_X17_Y17_N20
\c_eth1_rb|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~20_combout\ = (\c_eth1_rb|cap_len\(10) & (\c_eth1_rb|Add0~19\ $ (GND))) # (!\c_eth1_rb|cap_len\(10) & (!\c_eth1_rb|Add0~19\ & VCC))
-- \c_eth1_rb|Add0~21\ = CARRY((\c_eth1_rb|cap_len\(10) & !\c_eth1_rb|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(10),
	datad => VCC,
	cin => \c_eth1_rb|Add0~19\,
	combout => \c_eth1_rb|Add0~20_combout\,
	cout => \c_eth1_rb|Add0~21\);

-- Location: LCCOMB_X17_Y17_N22
\c_eth1_rb|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|Add0~22_combout\ = \c_eth1_rb|cap_len\(11) $ (\c_eth1_rb|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|cap_len\(11),
	cin => \c_eth1_rb|Add0~21\,
	combout => \c_eth1_rb|Add0~22_combout\);

-- Location: LCCOMB_X18_Y16_N28
\c_eth1_rb|cap_len~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_len~1_combout\ = (\c_eth1_rb|cap_len~0_combout\ & (\c_eth1_rb|capturing~q\ & ((\c_eth1_rb|Add0~22_combout\) # (\c_eth1_rb|cap_len\(11))))) # (!\c_eth1_rb|cap_len~0_combout\ & (((\c_eth1_rb|cap_len\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_len~0_combout\,
	datab => \c_eth1_rb|Add0~22_combout\,
	datac => \c_eth1_rb|cap_len\(11),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|cap_len~1_combout\);

-- Location: FF_X18_Y16_N29
\c_eth1_rb|cap_len[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_len~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(11));

-- Location: LCCOMB_X18_Y16_N8
\c_eth1_rb|cap_overflow~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_overflow~1_combout\ = (\c_eth1_rb|capturing~q\ & (\c_eth1_rb|cap_len\(11) & (!\c_interconnect|PB_TX_tlast_reg~q\))) # (!\c_eth1_rb|capturing~q\ & (((\c_eth1_rb|buffer_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_eth1_rb|cap_len\(11),
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|cap_overflow~1_combout\);

-- Location: LCCOMB_X18_Y16_N6
\c_eth1_rb|cap_overflow~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|cap_overflow~2_combout\ = (\c_eth1_rb|cap_overflow~0_combout\) # ((\c_eth1_rb|cap_overflow~1_combout\ & \c_interconnect|PB_TX_tvalid_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~0_combout\,
	datac => \c_eth1_rb|cap_overflow~1_combout\,
	datad => \c_interconnect|PB_TX_tvalid_reg~q\,
	combout => \c_eth1_rb|cap_overflow~2_combout\);

-- Location: FF_X18_Y16_N7
\c_eth1_rb|cap_overflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|cap_overflow~2_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_overflow~q\);

-- Location: LCCOMB_X18_Y16_N26
\c_eth1_rb|capturing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|capturing~0_combout\ = (!\c_eth1_rb|cap_overflow~q\ & (((!\c_eth1_rb|capturing~q\ & \c_eth1_rb|buffer_valid~q\)) # (!\c_interconnect|PB_TX_tlast_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|cap_overflow~q\,
	datab => \c_eth1_rb|capturing~q\,
	datac => \c_interconnect|PB_TX_tlast_reg~q\,
	datad => \c_eth1_rb|buffer_valid~q\,
	combout => \c_eth1_rb|capturing~0_combout\);

-- Location: LCCOMB_X18_Y16_N2
\c_eth1_rb|capturing~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|capturing~1_combout\ = (\c_interconnect|PB_TX_tvalid_reg~q\ & ((\c_eth1_rb|capturing~0_combout\) # ((!\c_interconnect|PB_TX_tlast_reg~q\ & \c_eth1_rb|capturing~q\)))) # (!\c_interconnect|PB_TX_tvalid_reg~q\ & (((\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~0_combout\,
	datab => \c_interconnect|PB_TX_tlast_reg~q\,
	datac => \c_eth1_rb|capturing~q\,
	datad => \c_interconnect|PB_TX_tvalid_reg~q\,
	combout => \c_eth1_rb|capturing~1_combout\);

-- Location: FF_X18_Y16_N3
\c_eth1_rb|capturing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|capturing~1_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|capturing~q\);

-- Location: LCCOMB_X18_Y17_N28
\c_eth1_rb|stored_len~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|stored_len~36_combout\ = (\c_eth1_rb|Add0~20_combout\ & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_eth1_rb|Add0~20_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|stored_len~36_combout\);

-- Location: FF_X18_Y17_N29
\c_eth1_rb|cap_len[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|stored_len~36_combout\,
	ena => \c_eth1_rb|cap_len[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|cap_len\(10));

-- Location: LCCOMB_X17_Y16_N8
\c_eth1_rb|ram_a_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(10) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_len\(10),
	datac => \c_eth1_rb|cap_overflow~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~0_combout\);

-- Location: LCCOMB_X19_Y16_N24
\c_eth1_rb|ram_a_addr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr[1]~1_combout\ = ((!\c_eth1_rb|ram_a_we~1_combout\ & \c_interconnect|PB_TX_tvalid_reg~q\)) # (!\c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_a_we~1_combout\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datad => \c_interconnect|PB_TX_tvalid_reg~q\,
	combout => \c_eth1_rb|ram_a_addr[1]~1_combout\);

-- Location: FF_X17_Y16_N9
\c_eth1_rb|ram_a_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~0_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(10));

-- Location: LCCOMB_X19_Y16_N8
\c_eth1_rb|ram_a_we~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_we~2_combout\ = (\c_interconnect|PB_TX_tvalid_reg~q\ & !\c_eth1_rb|ram_a_we~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|PB_TX_tvalid_reg~q\,
	datad => \c_eth1_rb|ram_a_we~1_combout\,
	combout => \c_eth1_rb|ram_a_we~2_combout\);

-- Location: FF_X19_Y16_N9
\c_eth1_rb|ram_a_we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_we~2_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_we~q\);

-- Location: LCCOMB_X16_Y16_N16
\c_eth1_rb|u_ram|ram1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~26_combout\ = (\c_eth1_rb|ram_a_addr\(10) & \c_eth1_rb|ram_a_we~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_addr\(10),
	datad => \c_eth1_rb|ram_a_we~q\,
	combout => \c_eth1_rb|u_ram|ram1~26_combout\);

-- Location: FF_X16_Y16_N17
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0));

-- Location: LCCOMB_X13_Y15_N8
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X13_Y15_N9
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(38));

-- Location: LCCOMB_X18_Y17_N30
\c_eth1_rb|ram_a_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~11_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(9) & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|cap_len\(9),
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|ram_a_addr~11_combout\);

-- Location: FF_X18_Y17_N31
\c_eth1_rb|ram_a_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~11_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(9));

-- Location: LCCOMB_X13_Y16_N10
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(9),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X13_Y16_N11
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(19));

-- Location: LCCOMB_X17_Y15_N22
\c_eth1_rb|ram_b_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~5_combout\ = (\c_eth1_rb|rd_index[11]~0_combout\ & ((\c_eth1_rb|out_state~1_combout\) # ((\c_eth1_rb|ram_b_addr~3_combout\ & !\c_eth1_rb|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~3_combout\,
	datab => \c_eth1_rb|rd_index[11]~0_combout\,
	datac => \c_eth1_rb|out_state~1_combout\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|ram_b_addr~5_combout\);

-- Location: FF_X17_Y15_N31
\c_eth1_rb|ram_b_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(9));

-- Location: LCCOMB_X17_Y15_N28
\c_eth1_rb|ram_b_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~4_combout\ = (\c_reset_ctrl|r_resetn~q\ & (!\c_eth1_rb|out_state~1_combout\ & ((\c_eth1_rb|Equal0~7_combout\) # (!\c_eth1_rb|ram_b_addr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|ram_b_addr~3_combout\,
	datac => \c_eth1_rb|out_state~1_combout\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|ram_b_addr~4_combout\);

-- Location: LCCOMB_X17_Y15_N30
\c_eth1_rb|ram_b_addr~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~16_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~18_combout\) # ((\c_eth1_rb|ram_b_addr\(9) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(9) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~18_combout\,
	datac => \c_eth1_rb|ram_b_addr\(9),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~16_combout\);

-- Location: LCCOMB_X16_Y16_N26
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]~feeder_combout\ = \c_eth1_rb|ram_b_addr~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~16_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X16_Y16_N27
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(20));

-- Location: LCCOMB_X17_Y16_N28
\c_eth1_rb|ram_a_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~10_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(8) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|cap_len\(8),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~10_combout\);

-- Location: FF_X17_Y16_N29
\c_eth1_rb|ram_a_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~10_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(8));

-- Location: FF_X13_Y16_N17
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(17));

-- Location: FF_X17_Y15_N5
\c_eth1_rb|ram_b_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(8));

-- Location: LCCOMB_X17_Y15_N4
\c_eth1_rb|ram_b_addr~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~15_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~16_combout\) # ((\c_eth1_rb|ram_b_addr~4_combout\ & \c_eth1_rb|ram_b_addr\(8))))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (\c_eth1_rb|ram_b_addr~4_combout\ & 
-- (\c_eth1_rb|ram_b_addr\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|ram_b_addr~4_combout\,
	datac => \c_eth1_rb|ram_b_addr\(8),
	datad => \c_eth1_rb|Add2~16_combout\,
	combout => \c_eth1_rb|ram_b_addr~15_combout\);

-- Location: LCCOMB_X17_Y15_N18
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\ = \c_eth1_rb|ram_b_addr~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_b_addr~15_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X17_Y15_N19
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(18));

-- Location: LCCOMB_X13_Y16_N16
\c_eth1_rb|u_ram|ram1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~25_combout\ = (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(19) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(20) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(17) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(18))))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(19) 
-- & (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(20) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(17) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(19),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(20),
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(17),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(18),
	combout => \c_eth1_rb|u_ram|ram1~25_combout\);

-- Location: LCCOMB_X18_Y17_N20
\c_eth1_rb|ram_a_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~9_combout\ = (\c_eth1_rb|cap_len\(7) & (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_eth1_rb|cap_len\(7),
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|ram_a_addr~9_combout\);

-- Location: FF_X18_Y17_N21
\c_eth1_rb|ram_a_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~9_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(7));

-- Location: LCCOMB_X16_Y17_N8
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(7),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X16_Y17_N9
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(15));

-- Location: FF_X17_Y15_N1
\c_eth1_rb|ram_b_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(6));

-- Location: LCCOMB_X17_Y15_N0
\c_eth1_rb|ram_b_addr~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~13_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~12_combout\) # ((\c_eth1_rb|ram_b_addr\(6) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(6) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~12_combout\,
	datac => \c_eth1_rb|ram_b_addr\(6),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~13_combout\);

-- Location: FF_X17_Y17_N17
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(14));

-- Location: LCCOMB_X17_Y16_N2
\c_eth1_rb|ram_a_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~8_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(6) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|cap_len\(6),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~8_combout\);

-- Location: FF_X17_Y16_N3
\c_eth1_rb|ram_a_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~8_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(6));

-- Location: FF_X16_Y17_N31
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(13));

-- Location: FF_X17_Y15_N3
\c_eth1_rb|ram_b_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(7));

-- Location: LCCOMB_X17_Y15_N2
\c_eth1_rb|ram_b_addr~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~14_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~14_combout\) # ((\c_eth1_rb|ram_b_addr\(7) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(7) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~14_combout\,
	datac => \c_eth1_rb|ram_b_addr\(7),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~14_combout\);

-- Location: FF_X17_Y17_N5
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(16));

-- Location: LCCOMB_X16_Y17_N30
\c_eth1_rb|u_ram|ram1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~23_combout\ = (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(15) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(16) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(14) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(13))))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(15) 
-- & (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(16) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(14) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(15),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(14),
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(13),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(16),
	combout => \c_eth1_rb|u_ram|ram1~23_combout\);

-- Location: FF_X17_Y15_N15
\c_eth1_rb|ram_b_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(5));

-- Location: LCCOMB_X17_Y15_N14
\c_eth1_rb|ram_b_addr~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~12_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~10_combout\) # ((\c_eth1_rb|ram_b_addr\(5) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(5) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~10_combout\,
	datac => \c_eth1_rb|ram_b_addr\(5),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~12_combout\);

-- Location: LCCOMB_X17_Y19_N26
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\ = \c_eth1_rb|ram_b_addr~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~12_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X17_Y19_N27
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(12));

-- Location: LCCOMB_X17_Y16_N0
\c_eth1_rb|ram_a_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~7_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(5) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|cap_len\(5),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~7_combout\);

-- Location: FF_X17_Y16_N1
\c_eth1_rb|ram_a_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~7_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(5));

-- Location: LCCOMB_X17_Y19_N8
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_addr\(5),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X17_Y19_N9
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(11));

-- Location: FF_X17_Y15_N13
\c_eth1_rb|ram_b_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(4));

-- Location: LCCOMB_X17_Y15_N12
\c_eth1_rb|ram_b_addr~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~11_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~8_combout\) # ((\c_eth1_rb|ram_b_addr\(4) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(4) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~8_combout\,
	datac => \c_eth1_rb|ram_b_addr\(4),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~11_combout\);

-- Location: FF_X17_Y19_N21
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(10));

-- Location: LCCOMB_X18_Y17_N18
\c_eth1_rb|ram_a_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~6_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(4) & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|cap_len\(4),
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|ram_a_addr~6_combout\);

-- Location: FF_X18_Y17_N19
\c_eth1_rb|ram_a_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~6_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(4));

-- Location: LCCOMB_X17_Y19_N6
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(4),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X17_Y19_N7
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(9));

-- Location: LCCOMB_X17_Y19_N20
\c_eth1_rb|u_ram|ram1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~22_combout\ = (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(12) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(11) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(10) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(9))))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(12) & 
-- (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(11) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(10) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(12),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(11),
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(10),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(9),
	combout => \c_eth1_rb|u_ram|ram1~22_combout\);

-- Location: FF_X17_Y15_N27
\c_eth1_rb|ram_b_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(3));

-- Location: LCCOMB_X17_Y15_N26
\c_eth1_rb|ram_b_addr~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~10_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~6_combout\) # ((\c_eth1_rb|ram_b_addr~4_combout\ & \c_eth1_rb|ram_b_addr\(3))))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (\c_eth1_rb|ram_b_addr~4_combout\ & 
-- (\c_eth1_rb|ram_b_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|ram_b_addr~4_combout\,
	datac => \c_eth1_rb|ram_b_addr\(3),
	datad => \c_eth1_rb|Add2~6_combout\,
	combout => \c_eth1_rb|ram_b_addr~10_combout\);

-- Location: LCCOMB_X16_Y17_N10
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\ = \c_eth1_rb|ram_b_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~10_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X16_Y17_N11
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(8));

-- Location: LCCOMB_X17_Y16_N30
\c_eth1_rb|ram_a_addr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~5_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(3) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|cap_len\(3),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~5_combout\);

-- Location: FF_X17_Y16_N31
\c_eth1_rb|ram_a_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~5_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(3));

-- Location: FF_X17_Y17_N1
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(7));

-- Location: LCCOMB_X16_Y15_N22
\c_eth1_rb|ram_b_addr~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~20_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|Add2~4_combout\ & \c_eth1_rb|out_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|Add2~4_combout\,
	datad => \c_eth1_rb|out_state~q\,
	combout => \c_eth1_rb|ram_b_addr~20_combout\);

-- Location: FF_X16_Y15_N5
\c_eth1_rb|ram_b_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(2));

-- Location: LCCOMB_X16_Y15_N18
\c_eth1_rb|ram_b_addr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~8_combout\ = (\c_eth1_rb|out_state~1_combout\) # ((\c_eth1_rb|ram_b_addr~3_combout\ & !\c_eth1_rb|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_eth1_rb|ram_b_addr~3_combout\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|ram_b_addr~8_combout\);

-- Location: LCCOMB_X16_Y15_N4
\c_eth1_rb|ram_b_addr~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~9_combout\ = (\c_eth1_rb|ram_b_addr~8_combout\ & (\c_eth1_rb|ram_b_addr~20_combout\)) # (!\c_eth1_rb|ram_b_addr~8_combout\ & (((\c_reset_ctrl|r_resetn~q\ & \c_eth1_rb|ram_b_addr\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~20_combout\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|ram_b_addr\(2),
	datad => \c_eth1_rb|ram_b_addr~8_combout\,
	combout => \c_eth1_rb|ram_b_addr~9_combout\);

-- Location: FF_X16_Y17_N5
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(6));

-- Location: LCCOMB_X18_Y17_N24
\c_eth1_rb|ram_a_addr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~4_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(2) & ((\c_eth1_rb|capturing~q\) # (\c_eth1_rb|cap_overflow~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|capturing~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	datac => \c_eth1_rb|cap_len\(2),
	datad => \c_eth1_rb|cap_overflow~q\,
	combout => \c_eth1_rb|ram_a_addr~4_combout\);

-- Location: FF_X18_Y17_N25
\c_eth1_rb|ram_a_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~4_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(2));

-- Location: LCCOMB_X16_Y17_N24
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(2),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X16_Y17_N25
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(5));

-- Location: LCCOMB_X16_Y17_N4
\c_eth1_rb|u_ram|ram1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~21_combout\ = (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(8) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(7) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(6) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(5))))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(8) & 
-- (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(7) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(6) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(8),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(7),
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(6),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(5),
	combout => \c_eth1_rb|u_ram|ram1~21_combout\);

-- Location: FF_X17_Y15_N9
\c_eth1_rb|ram_b_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(1));

-- Location: LCCOMB_X17_Y15_N8
\c_eth1_rb|ram_b_addr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~7_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~2_combout\) # ((\c_eth1_rb|ram_b_addr\(1) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(1) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~2_combout\,
	datac => \c_eth1_rb|ram_b_addr\(1),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~7_combout\);

-- Location: LCCOMB_X17_Y19_N10
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\ = \c_eth1_rb|ram_b_addr~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_b_addr~7_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X17_Y19_N11
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(4));

-- Location: FF_X17_Y15_N11
\c_eth1_rb|ram_b_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(0));

-- Location: LCCOMB_X17_Y15_N10
\c_eth1_rb|ram_b_addr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~6_combout\ = (\c_eth1_rb|ram_b_addr~5_combout\ & ((\c_eth1_rb|Add2~0_combout\) # ((\c_eth1_rb|ram_b_addr\(0) & \c_eth1_rb|ram_b_addr~4_combout\)))) # (!\c_eth1_rb|ram_b_addr~5_combout\ & (((\c_eth1_rb|ram_b_addr\(0) & 
-- \c_eth1_rb|ram_b_addr~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~5_combout\,
	datab => \c_eth1_rb|Add2~0_combout\,
	datac => \c_eth1_rb|ram_b_addr\(0),
	datad => \c_eth1_rb|ram_b_addr~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~6_combout\);

-- Location: LCCOMB_X17_Y19_N28
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\ = \c_eth1_rb|ram_b_addr~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~6_combout\,
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X17_Y19_N29
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(2));

-- Location: LCCOMB_X17_Y16_N18
\c_eth1_rb|ram_a_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~2_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(0) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_overflow~q\,
	datac => \c_eth1_rb|cap_len\(0),
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~2_combout\);

-- Location: FF_X17_Y16_N19
\c_eth1_rb|ram_a_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~2_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(0));

-- Location: FF_X17_Y19_N25
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(1));

-- Location: LCCOMB_X17_Y16_N20
\c_eth1_rb|ram_a_addr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_addr~3_combout\ = (\c_reset_ctrl|r_resetn~q\ & (\c_eth1_rb|cap_len\(1) & ((\c_eth1_rb|cap_overflow~q\) # (\c_eth1_rb|capturing~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|cap_len\(1),
	datac => \c_eth1_rb|cap_overflow~q\,
	datad => \c_eth1_rb|capturing~q\,
	combout => \c_eth1_rb|ram_a_addr~3_combout\);

-- Location: FF_X17_Y16_N21
\c_eth1_rb|ram_a_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_addr~3_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_addr\(1));

-- Location: LCCOMB_X18_Y15_N16
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(1),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]~feeder_combout\);

-- Location: FF_X18_Y15_N17
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(3));

-- Location: LCCOMB_X17_Y19_N24
\c_eth1_rb|u_ram|ram1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~20_combout\ = (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(4) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(3) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(2) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(1))))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(4) & 
-- (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(3) & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(2) $ (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(4),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(2),
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(1),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(3),
	combout => \c_eth1_rb|u_ram|ram1~20_combout\);

-- Location: LCCOMB_X17_Y19_N14
\c_eth1_rb|u_ram|ram1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~24_combout\ = (\c_eth1_rb|u_ram|ram1~23_combout\ & (\c_eth1_rb|u_ram|ram1~22_combout\ & (\c_eth1_rb|u_ram|ram1~21_combout\ & \c_eth1_rb|u_ram|ram1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~23_combout\,
	datab => \c_eth1_rb|u_ram|ram1~22_combout\,
	datac => \c_eth1_rb|u_ram|ram1~21_combout\,
	datad => \c_eth1_rb|u_ram|ram1~20_combout\,
	combout => \c_eth1_rb|u_ram|ram1~24_combout\);

-- Location: LCCOMB_X13_Y15_N2
\c_eth1_rb|u_ram|ram1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~35\ = ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram1~25_combout\ & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(38),
	datac => \c_eth1_rb|u_ram|ram1~25_combout\,
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~35\);

-- Location: LCCOMB_X19_Y16_N30
\c_eth1_rb|ram_a_din~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~0_combout\ = (\c_interconnect|PB_TX_tlast_reg~q\ & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|PB_TX_tlast_reg~q\,
	datab => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth1_rb|ram_a_din~0_combout\);

-- Location: FF_X19_Y16_N31
\c_eth1_rb|ram_a_din[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~0_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(8));

-- Location: LCCOMB_X14_Y15_N8
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\ = \c_eth1_rb|ram_a_din\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_din\(8),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\);

-- Location: FF_X14_Y15_N9
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(37));

-- Location: LCCOMB_X16_Y9_N8
\c_interconnect|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector35~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	combout => \c_interconnect|Selector35~0_combout\);

-- Location: FF_X16_Y9_N9
\c_interconnect|PB_TX_tdata_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector35~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(0));

-- Location: LCCOMB_X16_Y9_N0
\c_eth1_rb|ram_a_din~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~1_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PB_TX_tdata_reg\(0),
	combout => \c_eth1_rb|ram_a_din~1_combout\);

-- Location: FF_X16_Y9_N1
\c_eth1_rb|ram_a_din[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~1_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(0));

-- Location: LCCOMB_X16_Y9_N10
\c_interconnect|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector34~0_combout\ = (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1) & \c_interconnect|active_port.PORT_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	datad => \c_interconnect|active_port.PORT_A~q\,
	combout => \c_interconnect|Selector34~0_combout\);

-- Location: FF_X16_Y9_N11
\c_interconnect|PB_TX_tdata_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector34~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(1));

-- Location: LCCOMB_X16_Y9_N2
\c_eth1_rb|ram_a_din~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~2_combout\ = (\c_interconnect|PB_TX_tdata_reg\(1) & \c_reset_ctrl|r_resetn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|PB_TX_tdata_reg\(1),
	datac => \c_reset_ctrl|r_resetn~q\,
	combout => \c_eth1_rb|ram_a_din~2_combout\);

-- Location: FF_X16_Y9_N3
\c_eth1_rb|ram_a_din[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~2_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(1));

-- Location: LCCOMB_X16_Y9_N28
\c_interconnect|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector33~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	combout => \c_interconnect|Selector33~0_combout\);

-- Location: FF_X16_Y9_N29
\c_interconnect|PB_TX_tdata_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector33~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(2));

-- Location: LCCOMB_X16_Y9_N12
\c_eth1_rb|ram_a_din~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~3_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_interconnect|PB_TX_tdata_reg\(2),
	combout => \c_eth1_rb|ram_a_din~3_combout\);

-- Location: FF_X16_Y9_N13
\c_eth1_rb|ram_a_din[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~3_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(2));

-- Location: LCCOMB_X16_Y9_N14
\c_interconnect|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector32~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	combout => \c_interconnect|Selector32~0_combout\);

-- Location: FF_X16_Y9_N15
\c_interconnect|PB_TX_tdata_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector32~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(3));

-- Location: LCCOMB_X16_Y9_N6
\c_eth1_rb|ram_a_din~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~4_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PB_TX_tdata_reg\(3),
	combout => \c_eth1_rb|ram_a_din~4_combout\);

-- Location: FF_X16_Y9_N7
\c_eth1_rb|ram_a_din[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~4_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(3));

-- Location: LCCOMB_X16_Y9_N16
\c_interconnect|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector31~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	combout => \c_interconnect|Selector31~0_combout\);

-- Location: FF_X16_Y9_N17
\c_interconnect|PB_TX_tdata_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector31~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(4));

-- Location: LCCOMB_X16_Y9_N24
\c_eth1_rb|ram_a_din~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~5_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_interconnect|PB_TX_tdata_reg\(4),
	combout => \c_eth1_rb|ram_a_din~5_combout\);

-- Location: FF_X16_Y9_N25
\c_eth1_rb|ram_a_din[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~5_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(4));

-- Location: LCCOMB_X16_Y9_N26
\c_interconnect|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector30~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	combout => \c_interconnect|Selector30~0_combout\);

-- Location: FF_X16_Y9_N27
\c_interconnect|PB_TX_tdata_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector30~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(5));

-- Location: LCCOMB_X16_Y9_N18
\c_eth1_rb|ram_a_din~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~6_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PB_TX_tdata_reg\(5),
	combout => \c_eth1_rb|ram_a_din~6_combout\);

-- Location: FF_X16_Y9_N19
\c_eth1_rb|ram_a_din[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~6_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(5));

-- Location: LCCOMB_X16_Y9_N4
\c_interconnect|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector29~0_combout\ = (\c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6) & \c_interconnect|active_port.PORT_A~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datad => \c_interconnect|active_port.PORT_A~q\,
	combout => \c_interconnect|Selector29~0_combout\);

-- Location: FF_X16_Y9_N5
\c_interconnect|PB_TX_tdata_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector29~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(6));

-- Location: LCCOMB_X16_Y9_N20
\c_eth1_rb|ram_a_din~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~7_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PB_TX_tdata_reg\(6),
	combout => \c_eth1_rb|ram_a_din~7_combout\);

-- Location: FF_X16_Y9_N21
\c_eth1_rb|ram_a_din[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~7_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(6));

-- Location: LCCOMB_X16_Y9_N30
\c_interconnect|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_interconnect|Selector28~0_combout\ = (\c_interconnect|active_port.PORT_A~q\ & \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_interconnect|active_port.PORT_A~q\,
	datad => \c_eth0|c_rx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	combout => \c_interconnect|Selector28~0_combout\);

-- Location: FF_X16_Y9_N31
\c_interconnect|PB_TX_tdata_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_interconnect|Selector28~0_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_interconnect|PB_TX_tdata_reg\(7));

-- Location: LCCOMB_X16_Y9_N22
\c_eth1_rb|ram_a_din~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_a_din~8_combout\ = (\c_reset_ctrl|r_resetn~q\ & \c_interconnect|PB_TX_tdata_reg\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datac => \c_interconnect|PB_TX_tdata_reg\(7),
	combout => \c_eth1_rb|ram_a_din~8_combout\);

-- Location: FF_X16_Y9_N23
\c_eth1_rb|ram_a_din[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_a_din~8_combout\,
	ena => \c_eth1_rb|ram_a_addr[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_a_din\(7));

-- Location: M9K_X15_Y15_N0
\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram1_rtl_0|altsyncram_qkm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 9,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1_rb|u_ram|ram1~26_combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	portadatain => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y15_N16
\c_eth1_rb|u_ram|b_dout_reg[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[8]~0_combout\ = (\c_eth1_rb|u_ram|ram1~35\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(37))) # (!\c_eth1_rb|u_ram|ram1~35\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~35\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(37),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a8\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[8]~0_combout\);

-- Location: LCCOMB_X14_Y16_N2
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\);

-- Location: FF_X14_Y16_N3
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(38));

-- Location: LCCOMB_X16_Y16_N22
\c_eth1_rb|u_ram|ram0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~36_combout\ = (!\c_eth1_rb|ram_a_addr\(10) & \c_eth1_rb|ram_a_we~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_addr\(10),
	datad => \c_eth1_rb|ram_a_we~q\,
	combout => \c_eth1_rb|u_ram|ram0~36_combout\);

-- Location: FF_X16_Y16_N23
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(0));

-- Location: LCCOMB_X14_Y15_N10
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\ = \c_eth1_rb|ram_b_addr~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~16_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\);

-- Location: FF_X14_Y15_N11
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(20));

-- Location: LCCOMB_X14_Y16_N14
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(9),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\);

-- Location: FF_X14_Y16_N15
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(19));

-- Location: FF_X14_Y16_N9
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(18));

-- Location: FF_X14_Y16_N29
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(17));

-- Location: LCCOMB_X14_Y16_N8
\c_eth1_rb|u_ram|ram0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~25_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(20) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(19) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(18) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(17))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(20) 
-- & (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(19) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(18) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(20),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(19),
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(18),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(17),
	combout => \c_eth1_rb|u_ram|ram0~25_combout\);

-- Location: LCCOMB_X16_Y17_N26
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(2),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X16_Y17_N27
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(5));

-- Location: LCCOMB_X16_Y17_N28
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(3),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X16_Y17_N29
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(7));

-- Location: FF_X16_Y17_N23
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(6));

-- Location: LCCOMB_X17_Y17_N24
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\ = \c_eth1_rb|ram_b_addr~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_b_addr~10_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X17_Y17_N25
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(8));

-- Location: LCCOMB_X16_Y17_N22
\c_eth1_rb|u_ram|ram0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~21_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(5) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(6) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(7) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(8))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(5) & 
-- (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(6) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(7) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(5),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(7),
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(6),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(8),
	combout => \c_eth1_rb|u_ram|ram0~21_combout\);

-- Location: FF_X16_Y16_N21
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(3));

-- Location: LCCOMB_X17_Y19_N4
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\ = \c_eth1_rb|ram_b_addr~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~6_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\);

-- Location: FF_X17_Y19_N5
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(2));

-- Location: FF_X17_Y19_N1
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(1));

-- Location: LCCOMB_X17_Y19_N18
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\ = \c_eth1_rb|ram_b_addr~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_b_addr~7_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\);

-- Location: FF_X17_Y19_N19
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(4));

-- Location: LCCOMB_X17_Y19_N0
\c_eth1_rb|u_ram|ram0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~20_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(3) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(4) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(2) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(1))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(3) & 
-- (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(4) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(2) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(3),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(2),
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(1),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(4),
	combout => \c_eth1_rb|u_ram|ram0~20_combout\);

-- Location: LCCOMB_X16_Y17_N12
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\ = \c_eth1_rb|ram_b_addr~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~14_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\);

-- Location: FF_X16_Y17_N13
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(16));

-- Location: FF_X16_Y17_N17
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_addr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(13));

-- Location: FF_X16_Y17_N7
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(14));

-- Location: LCCOMB_X16_Y17_N18
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(7),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\);

-- Location: FF_X16_Y17_N19
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(15));

-- Location: LCCOMB_X16_Y17_N6
\c_eth1_rb|u_ram|ram0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~23_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(16) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(15) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(13) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(14))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(16) 
-- & (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(15) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(13) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(16),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(13),
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(14),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(15),
	combout => \c_eth1_rb|u_ram|ram0~23_combout\);

-- Location: LCCOMB_X17_Y19_N30
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_addr\(4),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X17_Y19_N31
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(9));

-- Location: LCCOMB_X17_Y19_N2
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\ = \c_eth1_rb|ram_b_addr~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_b_addr~12_combout\,
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X17_Y19_N3
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(12));

-- Location: FF_X17_Y19_N13
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_b_addr~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(10));

-- Location: LCCOMB_X17_Y19_N16
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\ = \c_eth1_rb|ram_a_addr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_addr\(5),
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X17_Y19_N17
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(11));

-- Location: LCCOMB_X17_Y19_N12
\c_eth1_rb|u_ram|ram0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~22_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(9) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(10) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(12) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(11))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(9) & 
-- (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(10) & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(12) $ (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(9),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(12),
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(10),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(11),
	combout => \c_eth1_rb|u_ram|ram0~22_combout\);

-- Location: LCCOMB_X17_Y19_N22
\c_eth1_rb|u_ram|ram0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~24_combout\ = (\c_eth1_rb|u_ram|ram0~21_combout\ & (\c_eth1_rb|u_ram|ram0~20_combout\ & (\c_eth1_rb|u_ram|ram0~23_combout\ & \c_eth1_rb|u_ram|ram0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0~21_combout\,
	datab => \c_eth1_rb|u_ram|ram0~20_combout\,
	datac => \c_eth1_rb|u_ram|ram0~23_combout\,
	datad => \c_eth1_rb|u_ram|ram0~22_combout\,
	combout => \c_eth1_rb|u_ram|ram0~24_combout\);

-- Location: LCCOMB_X14_Y16_N18
\c_eth1_rb|u_ram|ram0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~26_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram0~25_combout\ & \c_eth1_rb|u_ram|ram0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(0),
	datac => \c_eth1_rb|u_ram|ram0~25_combout\,
	datad => \c_eth1_rb|u_ram|ram0~24_combout\,
	combout => \c_eth1_rb|u_ram|ram0~26_combout\);

-- Location: FF_X14_Y16_N17
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(37));

-- Location: M9K_X15_Y16_N0
\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ringbuffer:c_eth1_rb|ram_2048x9_cascade:u_ram|altsyncram:ram0_rtl_0|altsyncram_qkm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 9,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 9,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1_rb|u_ram|ram0~36_combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	portadatain => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y16_N16
\c_eth1_rb|u_ram|ram0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~27_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(38) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(37))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(38) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(38),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(37),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a8\,
	combout => \c_eth1_rb|u_ram|ram0~27_combout\);

-- Location: LCCOMB_X16_Y15_N30
\c_eth1_rb|ram_b_addr~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~17_combout\ = (\c_eth1_rb|out_state~1_combout\) # ((\c_eth1_rb|ram_b_addr~3_combout\ & ((!\c_eth1_rb|Equal0~4_combout\) # (!\c_eth1_rb|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|Equal0~5_combout\,
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_eth1_rb|ram_b_addr~3_combout\,
	datad => \c_eth1_rb|Equal0~4_combout\,
	combout => \c_eth1_rb|ram_b_addr~17_combout\);

-- Location: LCCOMB_X16_Y15_N24
\c_eth1_rb|ram_b_addr~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~18_combout\ = (\c_eth1_rb|ram_b_addr~17_combout\) # ((\c_eth1_rb|ram_b_addr~3_combout\ & ((\c_eth1_rb|Add1~24_combout\) # (!\c_eth1_rb|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~17_combout\,
	datab => \c_eth1_rb|Add1~24_combout\,
	datac => \c_eth1_rb|ram_b_addr~3_combout\,
	datad => \c_eth1_rb|Equal0~6_combout\,
	combout => \c_eth1_rb|ram_b_addr~18_combout\);

-- Location: LCCOMB_X17_Y15_N16
\c_eth1_rb|ram_b_addr~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~19_combout\ = (\c_eth1_rb|ram_b_addr~18_combout\ & (\c_eth1_rb|out_state~q\ & ((\c_eth1_rb|Add2~20_combout\)))) # (!\c_eth1_rb|ram_b_addr~18_combout\ & (((\c_eth1_rb|ram_b_addr\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|out_state~q\,
	datab => \c_eth1_rb|ram_b_addr~18_combout\,
	datac => \c_eth1_rb|ram_b_addr\(10),
	datad => \c_eth1_rb|Add2~20_combout\,
	combout => \c_eth1_rb|ram_b_addr~19_combout\);

-- Location: FF_X17_Y15_N17
\c_eth1_rb|ram_b_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_addr~19_combout\,
	sclr => \c_reset_ctrl|ALT_INV_r_resetn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_addr\(10));

-- Location: LCCOMB_X16_Y15_N28
\c_eth1_rb|ram_b_en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_en~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|out_state~1_combout\) # ((\c_eth1_rb|ram_b_addr~3_combout\ & !\c_eth1_rb|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_reset_ctrl|r_resetn~q\,
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_eth1_rb|ram_b_addr~3_combout\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|ram_b_en~0_combout\);

-- Location: FF_X16_Y15_N29
\c_eth1_rb|ram_b_en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|ram_b_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|ram_b_en~q\);

-- Location: FF_X14_Y15_N17
\c_eth1_rb|u_ram|b_dout_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[8]~0_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~27_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(8));

-- Location: LCCOMB_X17_Y12_N6
\c_eth1|c_tx|c_fsm_axi|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector2~0_combout\ = (\c_eth1_rb|u_ram|b_dout_reg\(8) & \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|u_ram|b_dout_reg\(8),
	datad => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector2~0_combout\);

-- Location: LCCOMB_X17_Y12_N0
\c_eth1|c_tx|c_fsm_axi|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector3~3_combout\ = (\c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ & (\c_eth1_rb|out_valid_pipe~q\ & (\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))) # (!\c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ & 
-- (\c_eth1|c_tx|c_fsm_axi|Selector2~0_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\,
	datab => \c_eth1_rb|out_valid_pipe~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|Selector2~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector3~3_combout\);

-- Location: FF_X17_Y12_N1
\c_eth1|c_tx|c_fsm_axi|state.LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Selector3~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\);

-- Location: LCCOMB_X17_Y12_N18
\c_eth1|c_tx|c_fsm_axi|packet_valid~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|packet_valid~4_combout\ = (\c_eth1_rb|u_ram|b_dout_reg\(8) & ((\c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\) # ((\c_eth1|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\)))) # (!\c_eth1_rb|u_ram|b_dout_reg\(8) 
-- & (((\c_eth1|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|b_dout_reg\(8),
	datab => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|packet_valid~4_combout\);

-- Location: FF_X17_Y12_N19
\c_eth1|c_tx|c_fsm_axi|packet_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|packet_valid~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\);

-- Location: LCCOMB_X16_Y11_N0
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~13_combout\ = \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0) $ (VCC)
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\ = CARRY(\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0),
	datad => VCC,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~13_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\);

-- Location: LCCOMB_X16_Y11_N18
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~34_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9) & ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~35\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~34_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~35\);

-- Location: LCCOMB_X16_Y11_N20
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]~36_combout\ = \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10) $ (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10),
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~35\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]~36_combout\);

-- Location: LCCOMB_X13_Y13_N10
\c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~17_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(2) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(2) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_addr\(2) & !\c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~17_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\);

-- Location: LCCOMB_X13_Y13_N12
\c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~19_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3) & ((\c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~18\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~19_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\);

-- Location: LCCOMB_X17_Y13_N16
\c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13_combout\ = (\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & ((\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # (\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13_combout\);

-- Location: LCCOMB_X16_Y13_N22
\c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13_combout\) # ((\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\ & \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~13_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\);

-- Location: FF_X13_Y13_N13
\c_eth1|c_tx|c_fsm_pt|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~19_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(3));

-- Location: LCCOMB_X13_Y13_N14
\c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~21_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(4) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(4) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_addr\(4) & !\c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[3]~20\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~21_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\);

-- Location: FF_X13_Y13_N15
\c_eth1|c_tx|c_fsm_pt|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~21_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(4));

-- Location: LCCOMB_X13_Y13_N16
\c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~23_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5) & ((\c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[4]~22\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~23_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\);

-- Location: FF_X13_Y13_N17
\c_eth1|c_tx|c_fsm_pt|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~23_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(5));

-- Location: LCCOMB_X13_Y13_N18
\c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~25_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) & !\c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[5]~24\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~25_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\);

-- Location: FF_X13_Y13_N19
\c_eth1|c_tx|c_fsm_pt|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~25_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(6));

-- Location: LCCOMB_X13_Y13_N20
\c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~27_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(7) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(7) & ((\c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[6]~26\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~27_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\);

-- Location: FF_X13_Y13_N21
\c_eth1|c_tx|c_fsm_pt|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~27_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(7));

-- Location: LCCOMB_X13_Y13_N22
\c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~29_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & !\c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[7]~28\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~29_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\);

-- Location: FF_X13_Y13_N23
\c_eth1|c_tx|c_fsm_pt|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~29_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(8));

-- Location: LCCOMB_X13_Y13_N24
\c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~31_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(9) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(9) & ((\c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~32\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[8]~30\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~31_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~32\);

-- Location: FF_X13_Y13_N25
\c_eth1|c_tx|c_fsm_pt|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~31_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(9));

-- Location: LCCOMB_X13_Y13_N26
\c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~33_combout\ = \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10) $ (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~32\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10),
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[9]~32\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~33_combout\);

-- Location: FF_X13_Y13_N27
\c_eth1|c_tx|c_fsm_pt|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~33_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10));

-- Location: LCCOMB_X16_Y13_N20
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11_combout\ = \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\ $ (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10),
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11_combout\);

-- Location: LCCOMB_X16_Y16_N8
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X16_Y16_N9
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(22));

-- Location: LCCOMB_X13_Y15_N12
\c_eth1_rb|u_ram|ram1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~combout\ = ((\c_eth1_rb|u_ram|ram1~25_combout\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(22),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~combout\);

-- Location: LCCOMB_X14_Y15_N28
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]~feeder_combout\ = \c_eth1_rb|ram_a_din\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_din\(0),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]~feeder_combout\);

-- Location: FF_X14_Y15_N29
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(21));

-- Location: LCCOMB_X14_Y15_N18
\c_eth1_rb|u_ram|b_dout_reg[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[0]~1_combout\ = (\c_eth1_rb|u_ram|ram1~combout\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(21))) # (!\c_eth1_rb|u_ram|ram1~combout\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~combout\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(21),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[0]~1_combout\);

-- Location: LCCOMB_X13_Y16_N12
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X13_Y16_N13
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(22));

-- Location: FF_X14_Y16_N13
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(21));

-- Location: LCCOMB_X14_Y16_N12
\c_eth1_rb|u_ram|ram0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~28_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(22) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(21))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(22) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(22),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(21),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \c_eth1_rb|u_ram|ram0~28_combout\);

-- Location: FF_X14_Y15_N19
\c_eth1_rb|u_ram|b_dout_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[0]~1_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~28_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(0));

-- Location: LCCOMB_X17_Y14_N10
\c_eth1|c_tx|c_fsm_axi|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~16_combout\ = \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0) $ (VCC)
-- \c_eth1|c_tx|c_fsm_axi|Add0~17\ = CARRY(\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0),
	datad => VCC,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~16_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~17\);

-- Location: LCCOMB_X17_Y14_N12
\c_eth1|c_tx|c_fsm_axi|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~18_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(1) & (!\c_eth1|c_tx|c_fsm_axi|Add0~17\)) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(1) & ((\c_eth1|c_tx|c_fsm_axi|Add0~17\) # (GND)))
-- \c_eth1|c_tx|c_fsm_axi|Add0~19\ = CARRY((!\c_eth1|c_tx|c_fsm_axi|Add0~17\) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~17\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~18_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~19\);

-- Location: LCCOMB_X16_Y14_N6
\c_eth1|c_tx|c_fsm_axi|cnt_addr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|cnt_addr~1_combout\ = (!\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ & ((\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0))) # (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- ((\c_eth1|c_tx|c_fsm_axi|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0),
	datab => \c_eth1|c_tx|c_fsm_axi|Add0~18_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|cnt_addr~1_combout\);

-- Location: FF_X17_Y14_N15
\c_eth1|c_tx|c_fsm_axi|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|cnt_addr~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(1));

-- Location: LCCOMB_X17_Y14_N14
\c_eth1|c_tx|c_fsm_axi|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~20_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(2) & (\c_eth1|c_tx|c_fsm_axi|Add0~19\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(2) & (!\c_eth1|c_tx|c_fsm_axi|Add0~19\ & VCC))
-- \c_eth1|c_tx|c_fsm_axi|Add0~21\ = CARRY((\c_eth1|c_tx|c_fsm_axi|cnt_addr\(2) & !\c_eth1|c_tx|c_fsm_axi|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(2),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~19\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~20_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~21\);

-- Location: LCCOMB_X16_Y14_N26
\c_eth1|c_tx|c_fsm_axi|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~38_combout\ = (\c_eth1|c_tx|c_fsm_axi|Add0~20_combout\ & (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|out_valid_pipe~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|Add0~20_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~38_combout\);

-- Location: FF_X17_Y14_N17
\c_eth1|c_tx|c_fsm_axi|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|Add0~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(2));

-- Location: LCCOMB_X17_Y14_N16
\c_eth1|c_tx|c_fsm_axi|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~22_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(3) & (!\c_eth1|c_tx|c_fsm_axi|Add0~21\)) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(3) & ((\c_eth1|c_tx|c_fsm_axi|Add0~21\) # (GND)))
-- \c_eth1|c_tx|c_fsm_axi|Add0~23\ = CARRY((!\c_eth1|c_tx|c_fsm_axi|Add0~21\) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~21\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~22_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~23\);

-- Location: LCCOMB_X16_Y14_N16
\c_eth1|c_tx|c_fsm_axi|cnt_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|cnt_addr~2_combout\ = (!\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ & ((\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0))) # (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- ((\c_eth1|c_tx|c_fsm_axi|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0),
	datab => \c_eth1|c_tx|c_fsm_axi|Add0~22_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|cnt_addr~2_combout\);

-- Location: FF_X17_Y14_N19
\c_eth1|c_tx|c_fsm_axi|cnt_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|cnt_addr~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(3));

-- Location: LCCOMB_X17_Y14_N18
\c_eth1|c_tx|c_fsm_axi|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~24_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & (\c_eth1|c_tx|c_fsm_axi|Add0~23\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & (!\c_eth1|c_tx|c_fsm_axi|Add0~23\ & VCC))
-- \c_eth1|c_tx|c_fsm_axi|Add0~25\ = CARRY((\c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & !\c_eth1|c_tx|c_fsm_axi|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(4),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~23\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~24_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~25\);

-- Location: LCCOMB_X17_Y14_N8
\c_eth1|c_tx|c_fsm_axi|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~39_combout\ = (\c_eth1|c_tx|c_fsm_axi|Add0~24_combout\ & (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|Add0~24_combout\,
	datac => \c_eth1_rb|out_valid_pipe~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~39_combout\);

-- Location: FF_X17_Y14_N9
\c_eth1|c_tx|c_fsm_axi|cnt_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Add0~39_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(4));

-- Location: LCCOMB_X17_Y14_N20
\c_eth1|c_tx|c_fsm_axi|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~26_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(5) & (!\c_eth1|c_tx|c_fsm_axi|Add0~25\)) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(5) & ((\c_eth1|c_tx|c_fsm_axi|Add0~25\) # (GND)))
-- \c_eth1|c_tx|c_fsm_axi|Add0~27\ = CARRY((!\c_eth1|c_tx|c_fsm_axi|Add0~25\) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(5),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~25\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~26_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~27\);

-- Location: LCCOMB_X16_Y14_N4
\c_eth1|c_tx|c_fsm_axi|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~40_combout\ = (\c_eth1|c_tx|c_fsm_axi|Add0~26_combout\ & (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Add0~26_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~40_combout\);

-- Location: FF_X17_Y14_N23
\c_eth1|c_tx|c_fsm_axi|cnt_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|Add0~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(5));

-- Location: LCCOMB_X17_Y14_N22
\c_eth1|c_tx|c_fsm_axi|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~28_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & (\c_eth1|c_tx|c_fsm_axi|Add0~27\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & (!\c_eth1|c_tx|c_fsm_axi|Add0~27\ & VCC))
-- \c_eth1|c_tx|c_fsm_axi|Add0~29\ = CARRY((\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & !\c_eth1|c_tx|c_fsm_axi|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(6),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~27\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~28_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~29\);

-- Location: LCCOMB_X16_Y14_N30
\c_eth1|c_tx|c_fsm_axi|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~41_combout\ = (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|Add0~28_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|out_valid_pipe~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|Add0~28_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~41_combout\);

-- Location: FF_X17_Y14_N25
\c_eth1|c_tx|c_fsm_axi|cnt_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|Add0~41_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(6));

-- Location: LCCOMB_X17_Y14_N6
\c_eth1|c_tx|c_fsm_axi|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Equal0~1_combout\ = (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(5) & (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(6) & (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(4) & !\c_eth1|c_tx|c_fsm_axi|cnt_addr\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(5),
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(6),
	datac => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(4),
	datad => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(3),
	combout => \c_eth1|c_tx|c_fsm_axi|Equal0~1_combout\);

-- Location: LCCOMB_X17_Y14_N24
\c_eth1|c_tx|c_fsm_axi|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~30_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(7) & (!\c_eth1|c_tx|c_fsm_axi|Add0~29\)) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(7) & ((\c_eth1|c_tx|c_fsm_axi|Add0~29\) # (GND)))
-- \c_eth1|c_tx|c_fsm_axi|Add0~31\ = CARRY((!\c_eth1|c_tx|c_fsm_axi|Add0~29\) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(7),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~29\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~30_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~31\);

-- Location: LCCOMB_X16_Y14_N0
\c_eth1|c_tx|c_fsm_axi|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~42_combout\ = (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|Add0~30_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|out_valid_pipe~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|Add0~30_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~42_combout\);

-- Location: FF_X17_Y14_N27
\c_eth1|c_tx|c_fsm_axi|cnt_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|Add0~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(7));

-- Location: LCCOMB_X17_Y14_N26
\c_eth1|c_tx|c_fsm_axi|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~32_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & (\c_eth1|c_tx|c_fsm_axi|Add0~31\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & (!\c_eth1|c_tx|c_fsm_axi|Add0~31\ & VCC))
-- \c_eth1|c_tx|c_fsm_axi|Add0~33\ = CARRY((\c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & !\c_eth1|c_tx|c_fsm_axi|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(8),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~31\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~32_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~33\);

-- Location: LCCOMB_X16_Y14_N2
\c_eth1|c_tx|c_fsm_axi|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~43_combout\ = (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|Add0~32_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|out_valid_pipe~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_axi|Add0~32_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~43_combout\);

-- Location: FF_X17_Y14_N29
\c_eth1|c_tx|c_fsm_axi|cnt_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_fsm_axi|Add0~43_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(8));

-- Location: LCCOMB_X17_Y14_N28
\c_eth1|c_tx|c_fsm_axi|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~34_combout\ = (\c_eth1|c_tx|c_fsm_axi|cnt_addr\(9) & (!\c_eth1|c_tx|c_fsm_axi|Add0~33\)) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(9) & ((\c_eth1|c_tx|c_fsm_axi|Add0~33\) # (GND)))
-- \c_eth1|c_tx|c_fsm_axi|Add0~35\ = CARRY((!\c_eth1|c_tx|c_fsm_axi|Add0~33\) # (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(9),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~33\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~34_combout\,
	cout => \c_eth1|c_tx|c_fsm_axi|Add0~35\);

-- Location: LCCOMB_X17_Y14_N2
\c_eth1|c_tx|c_fsm_axi|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~44_combout\ = (\c_eth1|c_tx|c_fsm_axi|Add0~34_combout\ & (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth1|c_tx|c_fsm_axi|Add0~34_combout\,
	datac => \c_eth1_rb|out_valid_pipe~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~44_combout\);

-- Location: FF_X17_Y14_N3
\c_eth1|c_tx|c_fsm_axi|cnt_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Add0~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(9));

-- Location: LCCOMB_X17_Y14_N30
\c_eth1|c_tx|c_fsm_axi|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~36_combout\ = \c_eth1|c_tx|c_fsm_axi|Add0~35\ $ (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(10),
	cin => \c_eth1|c_tx|c_fsm_axi|Add0~35\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~36_combout\);

-- Location: LCCOMB_X16_Y14_N28
\c_eth1|c_tx|c_fsm_axi|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Add0~45_combout\ = (\c_eth1|c_tx|c_fsm_axi|Add0~36_combout\ & (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((\c_eth1_rb|out_valid_pipe~q\) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Add0~36_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datad => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Add0~45_combout\);

-- Location: FF_X16_Y14_N29
\c_eth1|c_tx|c_fsm_axi|cnt_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Add0~45_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(10));

-- Location: LCCOMB_X17_Y14_N4
\c_eth1|c_tx|c_fsm_axi|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Equal0~0_combout\ = (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(8) & (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(10) & (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(7) & !\c_eth1|c_tx|c_fsm_axi|cnt_addr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(8),
	datab => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(10),
	datac => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(7),
	datad => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(9),
	combout => \c_eth1|c_tx|c_fsm_axi|Equal0~0_combout\);

-- Location: LCCOMB_X17_Y14_N0
\c_eth1|c_tx|c_fsm_axi|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ = (\c_eth1|c_tx|c_fsm_axi|Equal0~1_combout\ & (\c_eth1|c_tx|c_fsm_axi|Equal0~0_combout\ & (!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(1) & !\c_eth1|c_tx|c_fsm_axi|cnt_addr\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Equal0~1_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(1),
	datad => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(2),
	combout => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\);

-- Location: LCCOMB_X16_Y14_N10
\c_eth1|c_tx|c_fsm_axi|cnt_addr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|cnt_addr~0_combout\ = (!\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ & ((\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & ((!\c_eth1|c_tx|c_fsm_axi|cnt_addr\(0)))) # (!\c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\ & 
-- (\c_eth1|c_tx|c_fsm_axi|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Add0~16_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|Equal0~2_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0),
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|cnt_addr~0_combout\);

-- Location: FF_X16_Y14_N11
\c_eth1|c_tx|c_fsm_axi|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|cnt_addr~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|cnt_addr\(0));

-- Location: LCCOMB_X17_Y12_N4
\c_eth1|c_tx|c_fsm_pt|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector8~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\) # ((\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\) # ((\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\) # (\c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector8~0_combout\);

-- Location: LCCOMB_X14_Y12_N18
\c_eth1|c_tx|c_fsm_pt|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector8~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\) # ((\c_eth1|c_tx|c_fsm_pt|cnt_addr\(0) & \c_eth1|c_tx|c_fsm_pt|Selector8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(0),
	datad => \c_eth1|c_tx|c_fsm_pt|Selector8~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector8~1_combout\);

-- Location: LCCOMB_X17_Y13_N22
\c_eth1|c_tx|c_fsm_pt|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\) # (((\c_eth1|c_tx|c_fsm_pt|state.IFG~q\) # (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\)) # (!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\);

-- Location: LCCOMB_X14_Y13_N10
\c_eth1|c_tx|c_fsm_pt|addr[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[1]~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(1),
	datad => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[1]~0_combout\);

-- Location: LCCOMB_X12_Y13_N16
\c_eth1|c_tx|c_fsm_pt|addr[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[2]~1_combout\ = (!\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth1|c_tx|c_fsm_pt|cnt_addr\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(2),
	combout => \c_eth1|c_tx|c_fsm_pt|addr[2]~1_combout\);

-- Location: LCCOMB_X14_Y13_N2
\c_eth1|c_tx|c_fsm_pt|addr[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[3]~2_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(3),
	datad => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[3]~2_combout\);

-- Location: LCCOMB_X12_Y13_N2
\c_eth1|c_tx|c_fsm_pt|addr[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[4]~3_combout\ = (!\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth1|c_tx|c_fsm_pt|cnt_addr\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(4),
	combout => \c_eth1|c_tx|c_fsm_pt|addr[4]~3_combout\);

-- Location: LCCOMB_X12_Y13_N12
\c_eth1|c_tx|c_fsm_pt|addr[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[5]~4_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(5),
	datac => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[5]~4_combout\);

-- Location: LCCOMB_X12_Y13_N22
\c_eth1|c_tx|c_fsm_pt|addr[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[6]~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(6),
	datac => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[6]~5_combout\);

-- Location: LCCOMB_X12_Y13_N0
\c_eth1|c_tx|c_fsm_pt|addr[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[7]~6_combout\ = (!\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth1|c_tx|c_fsm_pt|cnt_addr\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(7),
	combout => \c_eth1|c_tx|c_fsm_pt|addr[7]~6_combout\);

-- Location: LCCOMB_X14_Y13_N12
\c_eth1|c_tx|c_fsm_pt|addr[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[8]~7_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(8),
	datad => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[8]~7_combout\);

-- Location: LCCOMB_X12_Y13_N26
\c_eth1|c_tx|c_fsm_pt|addr[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[9]~8_combout\ = (!\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\ & \c_eth1|c_tx|c_fsm_pt|cnt_addr\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(9),
	combout => \c_eth1|c_tx|c_fsm_pt|addr[9]~8_combout\);

-- Location: LCCOMB_X12_Y13_N28
\c_eth1|c_tx|c_fsm_pt|addr[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|addr[10]~9_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(10) & !\c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10),
	datac => \c_eth1|c_tx|c_fsm_pt|WideOr0~0_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|addr[10]~9_combout\);

-- Location: LCCOMB_X13_Y15_N6
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X13_Y15_N7
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(24));

-- Location: LCCOMB_X13_Y15_N16
\c_eth1_rb|u_ram|ram1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~36\ = ((\c_eth1_rb|u_ram|ram1~25_combout\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(24),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~36\);

-- Location: LCCOMB_X14_Y16_N6
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\ = \c_eth1_rb|ram_a_din\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_din\(1),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X14_Y16_N7
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(23));

-- Location: LCCOMB_X14_Y15_N20
\c_eth1_rb|u_ram|b_dout_reg[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[1]~2_combout\ = (\c_eth1_rb|u_ram|ram1~36\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(23))) # (!\c_eth1_rb|u_ram|ram1~36\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~36\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(23),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a1\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[1]~2_combout\);

-- Location: LCCOMB_X13_Y16_N14
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\);

-- Location: FF_X13_Y16_N15
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(24));

-- Location: FF_X14_Y16_N25
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(23));

-- Location: LCCOMB_X14_Y16_N24
\c_eth1_rb|u_ram|ram0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~29_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(24) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(23))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(24) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(24),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(23),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a1\,
	combout => \c_eth1_rb|u_ram|ram0~29_combout\);

-- Location: FF_X14_Y15_N21
\c_eth1_rb|u_ram|b_dout_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[1]~2_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~29_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(1));

-- Location: LCCOMB_X13_Y15_N26
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X13_Y15_N27
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(26));

-- Location: LCCOMB_X13_Y15_N20
\c_eth1_rb|u_ram|ram1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~37\ = ((\c_eth1_rb|u_ram|ram1~25_combout\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(26),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~37\);

-- Location: LCCOMB_X14_Y15_N14
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\ = \c_eth1_rb|ram_a_din\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_din\(2),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\);

-- Location: FF_X14_Y15_N15
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(25));

-- Location: LCCOMB_X14_Y15_N30
\c_eth1_rb|u_ram|b_dout_reg[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[2]~3_combout\ = (\c_eth1_rb|u_ram|ram1~37\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(25))) # (!\c_eth1_rb|u_ram|ram1~37\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~37\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(25),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a2\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[2]~3_combout\);

-- Location: LCCOMB_X14_Y14_N16
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\);

-- Location: FF_X14_Y14_N17
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(26));

-- Location: FF_X14_Y16_N27
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(25));

-- Location: LCCOMB_X14_Y16_N26
\c_eth1_rb|u_ram|ram0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~30_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(26) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(25))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(26) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(26),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(25),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a2\,
	combout => \c_eth1_rb|u_ram|ram0~30_combout\);

-- Location: FF_X14_Y15_N31
\c_eth1_rb|u_ram|b_dout_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[2]~3_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~30_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(2));

-- Location: LCCOMB_X13_Y15_N30
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X13_Y15_N31
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(28));

-- Location: LCCOMB_X13_Y15_N0
\c_eth1_rb|u_ram|ram1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~38\ = ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram1~25_combout\ & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(28),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~38\);

-- Location: LCCOMB_X14_Y15_N0
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\ = \c_eth1_rb|ram_a_din\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_din\(3),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\);

-- Location: FF_X14_Y15_N1
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(27));

-- Location: LCCOMB_X14_Y15_N24
\c_eth1_rb|u_ram|b_dout_reg[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[3]~4_combout\ = (\c_eth1_rb|u_ram|ram1~38\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(27))) # (!\c_eth1_rb|u_ram|ram1~38\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~38\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(27),
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a3\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[3]~4_combout\);

-- Location: LCCOMB_X14_Y16_N22
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\);

-- Location: FF_X14_Y16_N23
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(28));

-- Location: FF_X14_Y16_N21
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(27));

-- Location: LCCOMB_X14_Y16_N20
\c_eth1_rb|u_ram|ram0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~31_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(28) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(27))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(28) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(28),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(27),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a3\,
	combout => \c_eth1_rb|u_ram|ram0~31_combout\);

-- Location: FF_X14_Y15_N25
\c_eth1_rb|u_ram|b_dout_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[3]~4_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~31_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(3));

-- Location: M9K_X15_Y14_N0
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	portadatain => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X17_Y13_N12
\c_eth1|c_tx|c_fsm_pt|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\ & \c_eth1|c_tx|c_fsm_pt|mem_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\);

-- Location: FF_X14_Y13_N27
\c_eth1|c_tx|c_fsm_pt|r_packet_length[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(8));

-- Location: LCCOMB_X14_Y15_N26
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\ = \c_eth1_rb|ram_a_din\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_din\(4),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\);

-- Location: FF_X14_Y15_N27
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(29));

-- Location: LCCOMB_X13_Y15_N18
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X13_Y15_N19
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(30));

-- Location: LCCOMB_X13_Y15_N4
\c_eth1_rb|u_ram|ram1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~39\ = ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram1~25_combout\ & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(30),
	datac => \c_eth1_rb|u_ram|ram1~25_combout\,
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~39\);

-- Location: LCCOMB_X14_Y15_N2
\c_eth1_rb|u_ram|b_dout_reg[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[4]~5_combout\ = (\c_eth1_rb|u_ram|ram1~39\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(29))) # (!\c_eth1_rb|u_ram|ram1~39\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(29),
	datab => \c_eth1_rb|u_ram|ram1~39\,
	datad => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a4\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[4]~5_combout\);

-- Location: LCCOMB_X14_Y14_N26
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\);

-- Location: FF_X14_Y14_N27
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(30));

-- Location: FF_X14_Y16_N1
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(29));

-- Location: LCCOMB_X14_Y16_N0
\c_eth1_rb|u_ram|ram0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~32_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(30) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(29))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(30) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(30),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(29),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a4\,
	combout => \c_eth1_rb|u_ram|ram0~32_combout\);

-- Location: FF_X14_Y15_N3
\c_eth1_rb|u_ram|b_dout_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[4]~5_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~32_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(4));

-- Location: LCCOMB_X13_Y17_N16
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X13_Y17_N17
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(32));

-- Location: LCCOMB_X13_Y15_N14
\c_eth1_rb|u_ram|ram1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~40\ = ((\c_eth1_rb|u_ram|ram1~25_combout\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(32),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~40\);

-- Location: LCCOMB_X14_Y15_N4
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\ = \c_eth1_rb|ram_a_din\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_din\(5),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\);

-- Location: FF_X14_Y15_N5
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(31));

-- Location: LCCOMB_X14_Y15_N12
\c_eth1_rb|u_ram|b_dout_reg[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[5]~6_combout\ = (\c_eth1_rb|u_ram|ram1~40\ & ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(31)))) # (!\c_eth1_rb|u_ram|ram1~40\ & (\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~40\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a5\,
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(31),
	combout => \c_eth1_rb|u_ram|b_dout_reg[5]~6_combout\);

-- Location: LCCOMB_X14_Y14_N12
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X14_Y14_N13
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(32));

-- Location: FF_X14_Y16_N11
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(31));

-- Location: LCCOMB_X14_Y16_N10
\c_eth1_rb|u_ram|ram0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~33_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(32) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & ((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(31)))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- (\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\)))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(32) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(32),
	datab => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a5\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(31),
	datad => \c_eth1_rb|u_ram|ram0~26_combout\,
	combout => \c_eth1_rb|u_ram|ram0~33_combout\);

-- Location: FF_X14_Y15_N13
\c_eth1_rb|u_ram|b_dout_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[5]~6_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~33_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(5));

-- Location: LCCOMB_X14_Y15_N22
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\ = \c_eth1_rb|ram_a_din\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|ram_a_din\(6),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\);

-- Location: FF_X14_Y15_N23
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(33));

-- Location: LCCOMB_X13_Y15_N24
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X13_Y15_N25
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(34));

-- Location: LCCOMB_X13_Y15_N10
\c_eth1_rb|u_ram|ram1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~41\ = ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram1~25_combout\ & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(34),
	datac => \c_eth1_rb|u_ram|ram1~25_combout\,
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~41\);

-- Location: LCCOMB_X14_Y15_N6
\c_eth1_rb|u_ram|b_dout_reg[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[6]~7_combout\ = (\c_eth1_rb|u_ram|ram1~41\ & (\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(33))) # (!\c_eth1_rb|u_ram|ram1~41\ & ((\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(33),
	datab => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a6\,
	datad => \c_eth1_rb|u_ram|ram1~41\,
	combout => \c_eth1_rb|u_ram|b_dout_reg[6]~7_combout\);

-- Location: LCCOMB_X14_Y14_N6
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\);

-- Location: FF_X14_Y14_N7
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(34));

-- Location: FF_X14_Y16_N5
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(33));

-- Location: LCCOMB_X14_Y16_N4
\c_eth1_rb|u_ram|ram0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~34_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(34) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(33))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(34) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(34),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(33),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a6\,
	combout => \c_eth1_rb|u_ram|ram0~34_combout\);

-- Location: FF_X14_Y15_N7
\c_eth1_rb|u_ram|b_dout_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[6]~7_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~34_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(6));

-- Location: LCCOMB_X13_Y15_N28
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X13_Y15_N29
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(36));

-- Location: LCCOMB_X13_Y15_N22
\c_eth1_rb|u_ram|ram1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1~42\ = ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0) & (\c_eth1_rb|u_ram|ram1~25_combout\ & \c_eth1_rb|u_ram|ram1~24_combout\))) # (!\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(0),
	datab => \c_eth1_rb|u_ram|ram1~25_combout\,
	datac => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(36),
	datad => \c_eth1_rb|u_ram|ram1~24_combout\,
	combout => \c_eth1_rb|u_ram|ram1~42\);

-- Location: LCCOMB_X21_Y15_N26
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\ = \c_eth1_rb|ram_a_din\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1_rb|ram_a_din\(7),
	combout => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\);

-- Location: FF_X21_Y15_N27
\c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram1_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(35));

-- Location: LCCOMB_X21_Y15_N0
\c_eth1_rb|u_ram|b_dout_reg[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|b_dout_reg[7]~8_combout\ = (\c_eth1_rb|u_ram|ram1~42\ & ((\c_eth1_rb|u_ram|ram1_rtl_0_bypass\(35)))) # (!\c_eth1_rb|u_ram|ram1~42\ & (\c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram1~42\,
	datab => \c_eth1_rb|u_ram|ram1_rtl_0|auto_generated|ram_block1a7\,
	datad => \c_eth1_rb|u_ram|ram1_rtl_0_bypass\(35),
	combout => \c_eth1_rb|u_ram|b_dout_reg[7]~8_combout\);

-- Location: LCCOMB_X14_Y14_N24
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\);

-- Location: FF_X14_Y14_N25
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|ram0_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(36));

-- Location: FF_X14_Y16_N31
\c_eth1_rb|u_ram|ram0_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1_rb|ram_a_din\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(35));

-- Location: LCCOMB_X14_Y16_N30
\c_eth1_rb|u_ram|ram0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|u_ram|ram0~35_combout\ = (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(36) & ((\c_eth1_rb|u_ram|ram0~26_combout\ & (\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(35))) # (!\c_eth1_rb|u_ram|ram0~26_combout\ & 
-- ((\c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\))))) # (!\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(36) & (((\c_eth1_rb|u_ram|ram0_rtl_0_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(36),
	datab => \c_eth1_rb|u_ram|ram0~26_combout\,
	datac => \c_eth1_rb|u_ram|ram0_rtl_0_bypass\(35),
	datad => \c_eth1_rb|u_ram|ram0_rtl_0|auto_generated|ram_block1a7\,
	combout => \c_eth1_rb|u_ram|ram0~35_combout\);

-- Location: FF_X21_Y15_N1
\c_eth1_rb|u_ram|b_dout_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|u_ram|b_dout_reg[7]~8_combout\,
	asdata => \c_eth1_rb|u_ram|ram0~35_combout\,
	sload => \c_eth1_rb|ALT_INV_ram_b_addr\(10),
	ena => \c_eth1_rb|ram_b_en~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|u_ram|b_dout_reg\(7));

-- Location: M9K_X15_Y13_N0
\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D555555500",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram_preamble.hex",
	init_file_layout => "port_a",
	logical_ram_name => "eth_port:c_eth1|eth_tx:c_tx|ram_eth_packet:c_ram|altsyncram:altsyncram_component|altsyncram_49r3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 11,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 2047,
	port_b_logical_ram_depth => 2048,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	portbre => VCC,
	clk0 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	clk1 => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	ena0 => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\,
	portadatain => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X14_Y13_N6
\c_eth1|c_tx|c_fsm_pt|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\ & \c_eth1|c_tx|c_fsm_pt|mem_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\);

-- Location: FF_X14_Y13_N25
\c_eth1|c_tx|c_fsm_pt|r_packet_length[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(7));

-- Location: FF_X14_Y13_N23
\c_eth1|c_tx|c_fsm_pt|r_packet_length[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(6));

-- Location: FF_X14_Y13_N21
\c_eth1|c_tx|c_fsm_pt|r_packet_length[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(5));

-- Location: FF_X14_Y13_N19
\c_eth1|c_tx|c_fsm_pt|r_packet_length[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(4));

-- Location: FF_X14_Y13_N17
\c_eth1|c_tx|c_fsm_pt|r_packet_length[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(3));

-- Location: FF_X14_Y13_N11
\c_eth1|c_tx|c_fsm_pt|r_packet_length[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(1));

-- Location: FF_X14_Y13_N15
\c_eth1|c_tx|c_fsm_pt|r_packet_length[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(2));

-- Location: LCCOMB_X14_Y13_N14
\c_eth1|c_tx|c_fsm_pt|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(2) $ (VCC))) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(2) & VCC))
-- \c_eth1|c_tx|c_fsm_pt|Add2~1\ = CARRY((\c_eth1|c_tx|c_fsm_pt|r_packet_length\(1) & \c_eth1|c_tx|c_fsm_pt|r_packet_length\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(1),
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(2),
	datad => VCC,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~0_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~1\);

-- Location: LCCOMB_X14_Y13_N16
\c_eth1|c_tx|c_fsm_pt|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~2_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(3) & (!\c_eth1|c_tx|c_fsm_pt|Add2~1\)) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(3) & ((\c_eth1|c_tx|c_fsm_pt|Add2~1\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|Add2~3\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|Add2~1\) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~1\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~2_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~3\);

-- Location: LCCOMB_X14_Y13_N18
\c_eth1|c_tx|c_fsm_pt|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~4_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(4) & (\c_eth1|c_tx|c_fsm_pt|Add2~3\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(4) & (!\c_eth1|c_tx|c_fsm_pt|Add2~3\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|Add2~5\ = CARRY((\c_eth1|c_tx|c_fsm_pt|r_packet_length\(4) & !\c_eth1|c_tx|c_fsm_pt|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(4),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~3\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~4_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~5\);

-- Location: LCCOMB_X14_Y13_N20
\c_eth1|c_tx|c_fsm_pt|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~6_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(5) & (!\c_eth1|c_tx|c_fsm_pt|Add2~5\)) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(5) & ((\c_eth1|c_tx|c_fsm_pt|Add2~5\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|Add2~7\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|Add2~5\) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(5),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~5\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~6_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~7\);

-- Location: LCCOMB_X14_Y13_N22
\c_eth1|c_tx|c_fsm_pt|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~8_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(6) & (\c_eth1|c_tx|c_fsm_pt|Add2~7\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(6) & (!\c_eth1|c_tx|c_fsm_pt|Add2~7\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|Add2~9\ = CARRY((\c_eth1|c_tx|c_fsm_pt|r_packet_length\(6) & !\c_eth1|c_tx|c_fsm_pt|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(6),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~7\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~8_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~9\);

-- Location: LCCOMB_X14_Y13_N24
\c_eth1|c_tx|c_fsm_pt|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~10_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(7) & (!\c_eth1|c_tx|c_fsm_pt|Add2~9\)) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(7) & ((\c_eth1|c_tx|c_fsm_pt|Add2~9\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|Add2~11\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|Add2~9\) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(7),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~9\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~10_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~11\);

-- Location: LCCOMB_X14_Y13_N26
\c_eth1|c_tx|c_fsm_pt|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~12_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(8) & (\c_eth1|c_tx|c_fsm_pt|Add2~11\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(8) & (!\c_eth1|c_tx|c_fsm_pt|Add2~11\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|Add2~13\ = CARRY((\c_eth1|c_tx|c_fsm_pt|r_packet_length\(8) & !\c_eth1|c_tx|c_fsm_pt|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(8),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~11\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~12_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~13\);

-- Location: FF_X14_Y13_N29
\c_eth1|c_tx|c_fsm_pt|r_packet_length[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(9));

-- Location: LCCOMB_X14_Y13_N28
\c_eth1|c_tx|c_fsm_pt|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~14_combout\ = (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(9) & (!\c_eth1|c_tx|c_fsm_pt|Add2~13\)) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(9) & ((\c_eth1|c_tx|c_fsm_pt|Add2~13\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|Add2~15\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|Add2~13\) # (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(9),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~13\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~14_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|Add2~15\);

-- Location: LCCOMB_X14_Y13_N4
\c_eth1|c_tx|c_fsm_pt|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & (\c_eth1|c_tx|c_fsm_pt|Add2~12_combout\ & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(9) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~14_combout\)))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(8) & 
-- (!\c_eth1|c_tx|c_fsm_pt|Add2~12_combout\ & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(9) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(8),
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(9),
	datac => \c_eth1|c_tx|c_fsm_pt|Add2~12_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Add2~14_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\);

-- Location: LCCOMB_X16_Y13_N14
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\ = ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11_combout\) # ((!\c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\))) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~11_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\);

-- Location: LCCOMB_X17_Y11_N10
\c_eth1|c_tx|c_fsm_pt|Selector6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector6~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & (\c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ & (\c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\))) # (!\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & 
-- (((\c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ & \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector6~5_combout\);

-- Location: FF_X17_Y11_N11
\c_eth1|c_tx|c_fsm_pt|state.TX_LAST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector6~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\);

-- Location: LCCOMB_X17_Y11_N26
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.IFG~q\ & !\c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16_combout\);

-- Location: LCCOMB_X16_Y13_N18
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\ = ((\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\ & \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~16_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\);

-- Location: FF_X16_Y11_N21
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[10]~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10));

-- Location: LCCOMB_X17_Y11_N12
\c_eth1|c_tx|c_fsm_pt|process_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10) & (\c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\ & \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6),
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10),
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\);

-- Location: LCCOMB_X17_Y13_N24
\c_eth1|c_tx|c_fsm_pt|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & ((!\c_eth1|c_tx|c_piso_sr|state.TX~q\))) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & (\c_eth1|c_tx|c_fsm_pt|mem_state~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\);

-- Location: LCCOMB_X17_Y13_N4
\c_eth1|c_tx|c_fsm_pt|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~10_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\) # ((!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\ & \c_eth1|c_tx|c_fsm_axi|packet_valid~q\)))) # 
-- (!\c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\ & (!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\ & (\c_eth1|c_tx|c_fsm_axi|packet_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~10_combout\);

-- Location: LCCOMB_X17_Y13_N26
\c_eth1|c_tx|c_fsm_pt|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector0~10_combout\) # ((\c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\) # (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~10_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~9_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\);

-- Location: LCCOMB_X16_Y13_N30
\c_eth1|c_tx|c_fsm_pt|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector6~3_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ & (!\c_eth1|c_tx|c_fsm_pt|process_0~5_combout\ & (!\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & !\c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector6~3_combout\);

-- Location: LCCOMB_X16_Y13_N4
\c_eth1|c_tx|c_fsm_pt|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & !\c_eth1|c_tx|c_piso_sr|state.TX~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\);

-- Location: LCCOMB_X16_Y13_N6
\c_eth1|c_tx|c_fsm_pt|Selector6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector6~6_combout\ = ((!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\ & \c_eth1|c_tx|c_piso_sr|state.TX~q\)) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector6~6_combout\);

-- Location: LCCOMB_X16_Y13_N0
\c_eth1|c_tx|c_fsm_pt|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector6~3_combout\ & ((\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\ & ((\c_eth1|c_tx|c_fsm_pt|Selector6~6_combout\))) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\ & 
-- (!\c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector6~3_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector6~6_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\);

-- Location: LCCOMB_X17_Y11_N14
\c_eth1|c_tx|c_fsm_pt|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector7~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & (\c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ & (\c_eth1|c_tx|c_fsm_pt|state.IFG~q\))) # (!\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & 
-- ((\c_eth1|c_tx|c_fsm_pt|process_0~5_combout\) # ((\c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\ & \c_eth1|c_tx|c_fsm_pt|state.IFG~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector6~4_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector7~1_combout\);

-- Location: FF_X17_Y11_N15
\c_eth1|c_tx|c_fsm_pt|state.IFG\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector7~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\);

-- Location: LCCOMB_X17_Y11_N24
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.IFG~q\ & !\c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\);

-- Location: FF_X16_Y11_N1
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~13_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0));

-- Location: LCCOMB_X16_Y11_N2
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~18_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1) & ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[0]~14\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~18_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\);

-- Location: FF_X16_Y11_N3
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~18_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1));

-- Location: LCCOMB_X16_Y11_N4
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~20_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2) & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[1]~19\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~20_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\);

-- Location: FF_X16_Y11_N5
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~20_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2));

-- Location: LCCOMB_X16_Y11_N6
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~22_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3) & ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[2]~21\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~22_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\);

-- Location: FF_X16_Y11_N7
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3));

-- Location: LCCOMB_X16_Y11_N8
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~24_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4) & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[3]~23\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~24_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\);

-- Location: FF_X16_Y11_N9
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4));

-- Location: LCCOMB_X16_Y11_N10
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~26_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5) & ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[4]~25\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~26_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\);

-- Location: FF_X16_Y11_N11
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5));

-- Location: LCCOMB_X16_Y11_N12
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~28_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6) & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~27\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~28_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\);

-- Location: FF_X16_Y11_N13
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6));

-- Location: LCCOMB_X16_Y11_N14
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~30_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7) & ((\c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[6]~29\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~30_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\);

-- Location: FF_X16_Y11_N15
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7));

-- Location: LCCOMB_X16_Y11_N16
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~32_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8) & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\ $ (GND))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\ & VCC))
-- \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\ = CARRY((\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[7]~31\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~32_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~33\);

-- Location: FF_X16_Y11_N17
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[8]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8));

-- Location: FF_X16_Y11_N19
\c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[9]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~15_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9));

-- Location: LCCOMB_X16_Y11_N30
\c_eth1|c_tx|c_fsm_pt|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~4_combout\ = (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(3),
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(0),
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(2),
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(1),
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~4_combout\);

-- Location: LCCOMB_X16_Y11_N24
\c_eth1|c_tx|c_fsm_pt|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~5_combout\ = (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5) & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4) & (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7) & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(5),
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(4),
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(7),
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(8),
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~5_combout\);

-- Location: LCCOMB_X16_Y11_N26
\c_eth1|c_tx|c_fsm_pt|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\ = (!\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9) & (\c_eth1|c_tx|c_fsm_pt|Selector0~4_combout\ & \c_eth1|c_tx|c_fsm_pt|Selector0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(9),
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~4_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\);

-- Location: LCCOMB_X17_Y11_N20
\c_eth1|c_tx|c_fsm_pt|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\ & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10) & (\c_eth1|c_tx|c_fsm_pt|state.IFG~q\ & !\c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector0~6_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(10),
	datac => \c_eth1|c_tx|c_fsm_pt|state.IFG~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG\(6),
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\);

-- Location: LCCOMB_X17_Y13_N18
\c_eth1|c_tx|c_fsm_pt|Selector0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~12_combout\ = (!\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & ((\c_eth1|c_tx|c_fsm_axi|packet_valid~q\) # (\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~12_combout\);

-- Location: FF_X17_Y13_N19
\c_eth1|c_tx|c_fsm_pt|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector0~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\);

-- Location: LCCOMB_X17_Y12_N28
\c_eth1|c_tx|c_fsm_axi|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector0~0_combout\ = (\c_eth1|c_tx|c_fsm_axi|state.LAST~q\ & (\c_eth1_rb|out_valid_pipe~q\ & ((\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\) # (!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\)))) # (!\c_eth1|c_tx|c_fsm_axi|state.LAST~q\ & 
-- (((\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\)) # (!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\,
	datad => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector0~0_combout\);

-- Location: FF_X17_Y12_N29
\c_eth1|c_tx|c_fsm_axi|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Selector0~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\);

-- Location: LCCOMB_X16_Y15_N10
\c_eth1_rb|ram_b_addr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|ram_b_addr~2_combout\ = (\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\ & \c_eth1_rb|out_valid_pipe~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\,
	datac => \c_eth1_rb|out_valid_pipe~q\,
	combout => \c_eth1_rb|ram_b_addr~2_combout\);

-- Location: LCCOMB_X16_Y15_N12
\c_eth1_rb|out_valid_pipe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|out_valid_pipe~0_combout\ = (\c_reset_ctrl|r_resetn~q\ & ((\c_eth1_rb|out_state~1_combout\) # (\c_eth1_rb|out_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_reset_ctrl|r_resetn~q\,
	datad => \c_eth1_rb|out_state~q\,
	combout => \c_eth1_rb|out_valid_pipe~0_combout\);

-- Location: LCCOMB_X16_Y15_N26
\c_eth1_rb|out_valid_pipe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1_rb|out_valid_pipe~1_combout\ = (\c_eth1_rb|out_valid_pipe~0_combout\ & (((\c_eth1_rb|out_state~1_combout\) # (!\c_eth1_rb|Equal0~7_combout\)) # (!\c_eth1_rb|ram_b_addr~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1_rb|ram_b_addr~2_combout\,
	datab => \c_eth1_rb|out_state~1_combout\,
	datac => \c_eth1_rb|out_valid_pipe~0_combout\,
	datad => \c_eth1_rb|Equal0~7_combout\,
	combout => \c_eth1_rb|out_valid_pipe~1_combout\);

-- Location: FF_X16_Y15_N27
\c_eth1_rb|out_valid_pipe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1_rb|out_valid_pipe~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1_rb|out_valid_pipe~q\);

-- Location: LCCOMB_X16_Y14_N8
\c_eth1|c_tx|c_fsm_axi|p_seq~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ = (!\c_eth1_rb|out_valid_pipe~q\ & \c_eth1|c_tx|c_fsm_axi|state.LAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1_rb|out_valid_pipe~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\);

-- Location: LCCOMB_X17_Y12_N30
\c_eth1|c_tx|c_fsm_axi|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector1~1_combout\ = (!\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\ & ((\c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ & ((\c_eth1|c_tx|c_fsm_axi|state.READY~q\))) # (!\c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ & 
-- (\c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.READY~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector1~1_combout\);

-- Location: FF_X17_Y12_N31
\c_eth1|c_tx|c_fsm_axi|state.READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Selector1~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|state.READY~q\);

-- Location: LCCOMB_X17_Y12_N10
\c_eth1|c_tx|c_fsm_axi|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\ = (\c_eth1|c_tx|c_fsm_axi|state.READY~q\ & (!\c_eth1_rb|out_valid_pipe~q\ & ((!\c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\) # (!\c_eth1_rb|u_ram|b_dout_reg\(8))))) # (!\c_eth1|c_tx|c_fsm_axi|state.READY~q\ & 
-- (((!\c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\) # (!\c_eth1_rb|u_ram|b_dout_reg\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|state.READY~q\,
	datab => \c_eth1_rb|out_valid_pipe~q\,
	datac => \c_eth1_rb|u_ram|b_dout_reg\(8),
	datad => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\);

-- Location: LCCOMB_X17_Y12_N22
\c_eth1|c_tx|c_fsm_axi|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ = (\c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\) # (\c_eth1|c_tx|c_fsm_axi|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Selector1~0_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|state.IDLE~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\);

-- Location: LCCOMB_X17_Y12_N16
\c_eth1|c_tx|c_fsm_axi|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector2~1_combout\ = (\c_eth1_rb|out_valid_pipe~q\ & \c_eth1|c_tx|c_fsm_axi|state.READY~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1_rb|out_valid_pipe~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.READY~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector2~1_combout\);

-- Location: LCCOMB_X17_Y12_N20
\c_eth1|c_tx|c_fsm_axi|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|Selector2~3_combout\ = (\c_eth1|c_tx|c_fsm_axi|Selector2~1_combout\) # ((\c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\ & (\c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\ & !\c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_axi|Selector2~2_combout\,
	datab => \c_eth1|c_tx|c_fsm_axi|Selector2~1_combout\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datad => \c_eth1|c_tx|c_fsm_axi|p_seq~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_axi|Selector2~3_combout\);

-- Location: FF_X17_Y12_N21
\c_eth1|c_tx|c_fsm_axi|state.RECEIVING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_axi|Selector2~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\);

-- Location: LCCOMB_X17_Y12_N2
\c_eth1|c_tx|c_fsm_axi|WideNor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\ = (\c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\) # (\c_eth1|c_tx|c_fsm_axi|state.LAST~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_axi|state.RECEIVING~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|state.LAST~q\,
	combout => \c_eth1|c_tx|c_fsm_axi|WideNor1~combout\);

-- Location: FF_X14_Y13_N31
\c_eth1|c_tx|c_fsm_pt|r_packet_length[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(10));

-- Location: LCCOMB_X14_Y13_N30
\c_eth1|c_tx|c_fsm_pt|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\ = \c_eth1|c_tx|c_fsm_pt|r_packet_length\(10) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(10),
	cin => \c_eth1|c_tx|c_fsm_pt|Add2~15\,
	combout => \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\);

-- Location: LCCOMB_X16_Y13_N24
\c_eth1|c_tx|c_fsm_pt|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\ = (\c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\ & (\c_eth1|c_tx|c_fsm_pt|Add2~16_combout\ $ (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Add2~16_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(10),
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\);

-- Location: LCCOMB_X14_Y13_N8
\c_eth1|c_tx|c_fsm_pt|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector5~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\ & (!\c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\ & (\c_eth1|c_tx|c_piso_sr|state.TX~q\ & !\c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector4~6_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector5~0_combout\);

-- Location: LCCOMB_X17_Y13_N14
\c_eth1|c_tx|c_fsm_pt|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector5~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\) # ((!\c_eth1|c_tx|c_fsm_axi|packet_valid~q\ & !\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector5~1_combout\);

-- Location: LCCOMB_X18_Y13_N24
\c_eth1|c_tx|c_fsm_pt|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector5~2_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\ & (\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & ((\c_eth1|c_tx|c_fsm_pt|Selector5~0_combout\) # (\c_eth1|c_tx|c_fsm_pt|Selector5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector5~0_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector5~1_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector5~2_combout\);

-- Location: LCCOMB_X18_Y13_N26
\c_eth1|c_tx|c_fsm_pt|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector5~3_combout\ = (\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\) # ((\c_eth1|c_tx|c_fsm_pt|Selector5~2_combout\) # ((!\c_eth1|c_tx|c_fsm_pt|f_first_byte~q\ & !\c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector5~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector5~3_combout\);

-- Location: LCCOMB_X16_Y13_N2
\c_eth1|c_tx|c_fsm_pt|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector5~3_combout\ & (((!\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\)) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector5~3_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\);

-- Location: FF_X16_Y13_N3
\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\);

-- Location: LCCOMB_X16_Y13_N10
\c_eth1|c_tx|c_fsm_pt|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector4~4_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ & (((!\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\)) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector4~4_combout\);

-- Location: LCCOMB_X16_Y13_N28
\c_eth1|c_tx|c_fsm_pt|byte_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|byte_valid~0_combout\ = (!\c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\ & (((\c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\) # (!\c_eth1|c_tx|c_fsm_pt|f_first_byte~q\)) # (!\c_eth1|c_tx|c_fsm_pt|Selector4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector4~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector5~4_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|byte_valid~0_combout\);

-- Location: LCCOMB_X17_Y12_N24
\c_eth1|c_tx|c_fsm_pt|byte_valid~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|byte_valid~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\ & (\c_eth1|c_tx|c_fsm_pt|byte_valid~0_combout\)) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\ & 
-- ((\c_eth1|c_tx|c_fsm_pt|byte_valid~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|byte_valid~0_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|byte_valid~1_combout\);

-- Location: FF_X17_Y12_N25
\c_eth1|c_tx|c_fsm_pt|byte_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|byte_valid~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\);

-- Location: LCCOMB_X16_Y12_N24
\c_eth1|c_tx|c_piso_sr|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\ = (\c_eth1|c_tx|c_piso_sr|Selector2~0_combout\ & (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0) & \c_eth1|c_tx|c_piso_sr|state.TX~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\);

-- Location: LCCOMB_X16_Y12_N8
\c_eth1|c_tx|c_piso_sr|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|byte_valid~q\) # ((!\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & ((\c_eth1|c_tx|c_piso_sr|Selector2~2_combout\) # (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\);

-- Location: FF_X16_Y12_N9
\c_eth1|c_tx|c_piso_sr|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\);

-- Location: LCCOMB_X18_Y12_N8
\c_eth1|c_tx|c_piso_sr|r_byte~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~2_combout\ = (\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~2_combout\);

-- Location: LCCOMB_X16_Y12_N4
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ = (\c_eth1|c_tx|c_piso_sr|p_seq~3_combout\ & (\c_eth1|c_tx|c_piso_sr|r_byte~2_combout\ & ((\c_eth1|c_tx|c_piso_sr|state.TX~q\) # (!\c_eth1|c_tx|c_piso_sr|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth1|c_tx|c_piso_sr|r_byte~2_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\);

-- Location: LCCOMB_X14_Y12_N28
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ = ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth1|c_tx|c_piso_sr|p_seq~3_combout\)) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\,
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\);

-- Location: LCCOMB_X14_Y12_N10
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & ((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & 
-- !\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\);

-- Location: FF_X14_Y12_N11
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[0]~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0));

-- Location: LCCOMB_X16_Y12_N18
\c_eth1|c_tx|c_piso_sr|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\ = (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & \c_eth1|c_tx|c_fsm_pt|byte_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\);

-- Location: LCCOMB_X16_Y12_N10
\c_eth1|c_tx|c_piso_sr|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~5_combout\ = (!\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & ((\c_eth1|c_tx|c_piso_sr|Selector2~2_combout\) # ((!\c_eth1|c_tx|c_piso_sr|Selector2~3_combout\ & \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~5_combout\);

-- Location: FF_X16_Y12_N11
\c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|Selector2~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\);

-- Location: LCCOMB_X16_Y12_N26
\c_eth1|c_tx|c_piso_sr|p_seq~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\ = ((\c_eth1|c_tx|c_fsm_pt|byte_valid~q\) # ((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)) # (!\c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\))) # (!\c_eth1|c_tx|c_piso_sr|Selector2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	combout => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\);

-- Location: LCCOMB_X14_Y12_N8
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~4_combout\ = (\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0)))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_piso_sr|p_seq~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~4_combout\);

-- Location: FF_X14_Y12_N9
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0));

-- Location: LCCOMB_X14_Y12_N12
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3) & ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0)) # ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1)) # (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3),
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0_combout\);

-- Location: LCCOMB_X14_Y12_N2
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~1_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0_combout\) # ((\c_eth1|c_tx|c_piso_sr|p_seq~3_combout\ & !\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\,
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~1_combout\);

-- Location: FF_X14_Y12_N3
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3));

-- Location: LCCOMB_X14_Y12_N4
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~2_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0) & (((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2))))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0) & ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1) & 
-- (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1) & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2) & \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3),
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~2_combout\);

-- Location: FF_X14_Y12_N5
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2));

-- Location: LCCOMB_X14_Y12_N14
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~3_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1) & (((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0))))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1) & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0) & 
-- ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2)) # (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0),
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~3_combout\);

-- Location: FF_X14_Y12_N15
\c_eth1|c_tx|c_piso_sr|cnt_bit_delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1));

-- Location: LCCOMB_X14_Y12_N26
\c_eth1|c_tx|c_piso_sr|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0)) # ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1)) # ((\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2)) # (\c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(0),
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(1),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(2),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_delay\(3),
	combout => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y12_N22
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1))))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ 
-- & (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1) $ (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\);

-- Location: FF_X14_Y12_N23
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1));

-- Location: LCCOMB_X14_Y12_N6
\c_eth1|c_tx|c_piso_sr|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Add0~0_combout\ = \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2) $ (((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1)) # (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	combout => \c_eth1|c_tx|c_piso_sr|Add0~0_combout\);

-- Location: LCCOMB_X14_Y12_N20
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2))))) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\ & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ 
-- & ((!\c_eth1|c_tx|c_piso_sr|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2),
	datad => \c_eth1|c_tx|c_piso_sr|Add0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\);

-- Location: FF_X14_Y12_N21
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[2]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2));

-- Location: LCCOMB_X14_Y12_N16
\c_eth1|c_tx|c_piso_sr|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Add0~1_combout\ = \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3) $ (((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)) # ((\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2)) # (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3),
	combout => \c_eth1|c_tx|c_piso_sr|Add0~1_combout\);

-- Location: LCCOMB_X14_Y12_N0
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\ = (\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & (\c_eth1|c_tx|c_piso_sr|p_seq~3_combout\)) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\ & ((!\c_eth1|c_tx|c_piso_sr|Add0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|p_seq~3_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Add0~1_combout\,
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~8_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\);

-- Location: FF_X14_Y12_N1
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[3]~0_combout\,
	asdata => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3));

-- Location: LCCOMB_X14_Y12_N24
\c_eth1|c_tx|c_piso_sr|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\ = (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3) & (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1) & !\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(3),
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(1),
	datad => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(2),
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\);

-- Location: LCCOMB_X16_Y12_N12
\c_eth1|c_tx|c_piso_sr|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ = (\c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\ & ((\c_eth1|c_tx|c_fsm_pt|byte_valid~q\) # ((\c_eth1|c_tx|c_piso_sr|Selector2~0_combout\ & !\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	datac => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datad => \c_eth1|c_tx|c_piso_sr|state.TX_BYTE_READY~q\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\);

-- Location: LCCOMB_X16_Y12_N28
\c_eth1|c_tx|c_piso_sr|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector2~4_combout\ = (!\c_eth1|c_tx|c_piso_sr|Selector2~3_combout\ & (((!\c_eth1|c_tx|c_piso_sr|state.TX~q\) # (!\c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0))) # (!\c_eth1|c_tx|c_piso_sr|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~0_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem\(0),
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector2~4_combout\);

-- Location: LCCOMB_X16_Y12_N30
\c_eth1|c_tx|c_piso_sr|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector1~0_combout\ = (\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & (((\c_eth1|c_tx|c_fsm_pt|byte_valid~q\)))) # (!\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & ((\c_eth1|c_tx|c_piso_sr|Selector2~4_combout\ & 
-- (\c_eth1|c_tx|c_piso_sr|state.TX~q\)) # (!\c_eth1|c_tx|c_piso_sr|Selector2~4_combout\ & ((\c_eth1|c_tx|c_fsm_pt|byte_valid~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Selector2~4_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|byte_valid~q\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector1~0_combout\);

-- Location: LCCOMB_X16_Y12_N0
\c_eth1|c_tx|c_piso_sr|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\ = (\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & (((\c_eth1|c_tx|c_piso_sr|Selector1~0_combout\)))) # (!\c_eth1|c_tx|c_piso_sr|Selector2~1_combout\ & (!\c_eth1|c_tx|c_piso_sr|Selector2~2_combout\ & 
-- ((\c_eth1|c_tx|c_piso_sr|Selector2~3_combout\) # (\c_eth1|c_tx|c_piso_sr|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|Selector2~1_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|Selector2~3_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|Selector1~0_combout\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector2~2_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\);

-- Location: LCCOMB_X16_Y12_N22
\c_eth1|c_tx|c_piso_sr|state.TX~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|state.TX~feeder_combout\ = \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|state.TX~feeder_combout\);

-- Location: FF_X16_Y12_N23
\c_eth1|c_tx|c_piso_sr|state.TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|state.TX~feeder_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|state.TX~q\);

-- Location: LCCOMB_X16_Y13_N8
\c_eth1|c_tx|c_fsm_pt|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\ = (!\c_eth1|c_tx|c_piso_sr|state.TX~q\ & (\c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\ & ((!\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datab => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_WAIT~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\);

-- Location: LCCOMB_X17_Y13_N28
\c_eth1|c_tx|c_fsm_pt|Selector0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.IDLE~q\ & \c_eth1|c_tx|c_fsm_axi|packet_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_fsm_axi|packet_valid~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\);

-- Location: LCCOMB_X17_Y13_N10
\c_eth1|c_tx|c_fsm_pt|r_mem_read_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\) # ((!\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\ & ((\c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\) # (\c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~1_combout\);

-- Location: FF_X17_Y13_N11
\c_eth1|c_tx|c_fsm_pt|r_mem_read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\);

-- Location: LCCOMB_X17_Y13_N2
\c_eth1|c_tx|c_fsm_pt|mem_next_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|mem_next_state~0_combout\ = (!\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|r_mem_read_req~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|mem_next_state~0_combout\);

-- Location: FF_X17_Y13_N3
\c_eth1|c_tx|c_fsm_pt|mem_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|mem_next_state~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|mem_state~q\);

-- Location: LCCOMB_X17_Y13_N20
\c_eth1|c_tx|c_fsm_pt|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector3~5_combout\ = (\c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\) # ((\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\)) # (!\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & 
-- ((\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector3~4_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector3~5_combout\);

-- Location: FF_X17_Y13_N21
\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector3~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\);

-- Location: LCCOMB_X17_Y13_N6
\c_eth1|c_tx|c_fsm_pt|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\ = (!\c_eth1|c_tx|c_fsm_pt|mem_state~q\) # (!\c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_LOAD~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\);

-- Location: FF_X13_Y13_N7
\c_eth1|c_tx|c_fsm_pt|cnt_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~11_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(0));

-- Location: LCCOMB_X13_Y13_N8
\c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~15_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1) & (!\c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\)) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1) & ((\c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\) # (GND)))
-- \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\ = CARRY((!\c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(1),
	datad => VCC,
	cin => \c_eth1|c_tx|c_fsm_pt|cnt_addr[0]~12\,
	combout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~15_combout\,
	cout => \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~16\);

-- Location: FF_X13_Y13_N9
\c_eth1|c_tx|c_fsm_pt|cnt_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[1]~15_combout\,
	asdata => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(1));

-- Location: FF_X13_Y13_N11
\c_eth1|c_tx|c_fsm_pt|cnt_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|cnt_addr[2]~17_combout\,
	asdata => \~GND~combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	ena => \c_eth1|c_tx|c_fsm_pt|cnt_addr[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(2));

-- Location: LCCOMB_X13_Y13_N0
\c_eth1|c_tx|c_fsm_pt|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~1_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(2) & (\c_eth1|c_tx|c_fsm_pt|Add2~0_combout\ & (\c_eth1|c_tx|c_fsm_pt|Add2~2_combout\ $ (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3))))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(2) & 
-- (!\c_eth1|c_tx|c_fsm_pt|Add2~0_combout\ & (\c_eth1|c_tx|c_fsm_pt|Add2~2_combout\ $ (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(2),
	datab => \c_eth1|c_tx|c_fsm_pt|Add2~2_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Add2~0_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(3),
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~1_combout\);

-- Location: LCCOMB_X13_Y13_N4
\c_eth1|c_tx|c_fsm_pt|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~3_combout\ = (\c_eth1|c_tx|c_fsm_pt|Add2~10_combout\ & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(7) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~8_combout\)))) # (!\c_eth1|c_tx|c_fsm_pt|Add2~10_combout\ & 
-- (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(7) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(6) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Add2~10_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(6),
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(7),
	datad => \c_eth1|c_tx|c_fsm_pt|Add2~8_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~3_combout\);

-- Location: FF_X14_Y13_N1
\c_eth1|c_tx|c_fsm_pt|r_packet_length[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	asdata => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sload => VCC,
	ena => \c_eth1|c_tx|c_fsm_pt|Selector4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(0));

-- Location: LCCOMB_X14_Y13_N0
\c_eth1|c_tx|c_fsm_pt|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1) & (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(0) $ (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(0))))) # (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(1) & 
-- (\c_eth1|c_tx|c_fsm_pt|r_packet_length\(1) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(0) $ (!\c_eth1|c_tx|c_fsm_pt|r_packet_length\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(1),
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(0),
	datac => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(0),
	datad => \c_eth1|c_tx|c_fsm_pt|r_packet_length\(1),
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~0_combout\);

-- Location: LCCOMB_X13_Y13_N2
\c_eth1|c_tx|c_fsm_pt|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~2_combout\ = (\c_eth1|c_tx|c_fsm_pt|Add2~6_combout\ & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(4) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~4_combout\)))) # (!\c_eth1|c_tx|c_fsm_pt|Add2~6_combout\ & 
-- (!\c_eth1|c_tx|c_fsm_pt|cnt_addr\(5) & (\c_eth1|c_tx|c_fsm_pt|cnt_addr\(4) $ (!\c_eth1|c_tx|c_fsm_pt|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Add2~6_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(5),
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_addr\(4),
	datad => \c_eth1|c_tx|c_fsm_pt|Add2~4_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y13_N28
\c_eth1|c_tx|c_fsm_pt|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\ = (\c_eth1|c_tx|c_fsm_pt|Equal0~1_combout\ & (\c_eth1|c_tx|c_fsm_pt|Equal0~3_combout\ & (\c_eth1|c_tx|c_fsm_pt|Equal0~0_combout\ & \c_eth1|c_tx|c_fsm_pt|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~1_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Equal0~3_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Equal0~0_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~2_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\);

-- Location: LCCOMB_X16_Y13_N26
\c_eth1|c_tx|c_fsm_pt|Selector0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector0~14_combout\ = (\c_eth1|c_tx|c_fsm_pt|process_0~5_combout\) # ((\c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\ & ((!\c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\) # (!\c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Equal0~4_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|Selector0~7_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Equal0~6_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector0~14_combout\);

-- Location: LCCOMB_X16_Y13_N12
\c_eth1|c_tx|c_fsm_pt|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\ = (!\c_eth1|c_tx|c_fsm_pt|Selector0~14_combout\ & (!\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ & (\c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\ & !\c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector0~14_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~11_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\);

-- Location: LCCOMB_X17_Y13_N30
\c_eth1|c_tx|c_fsm_pt|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector1~2_combout\ = (!\c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\ & ((\c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\))) # (!\c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\ & 
-- (\c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|Selector1~1_combout\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector0~13_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|Selector0~8_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector1~2_combout\);

-- Location: FF_X17_Y13_N31
\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector1~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\);

-- Location: LCCOMB_X17_Y13_N0
\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & (\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\)) # (!\c_eth1|c_tx|c_fsm_pt|mem_state~q\ & ((\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_UPPER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\);

-- Location: FF_X17_Y13_N1
\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\);

-- Location: LCCOMB_X17_Y13_N8
\c_eth1|c_tx|c_fsm_pt|f_first_byte~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|f_first_byte~1_combout\ = (!\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ & ((\c_eth1|c_tx|c_fsm_pt|f_first_byte~q\) # ((\c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\ & \c_eth1|c_tx|c_fsm_pt|mem_state~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|state.LOAD_LENGTH_LOWER~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|mem_state~q\,
	combout => \c_eth1|c_tx|c_fsm_pt|f_first_byte~1_combout\);

-- Location: FF_X17_Y13_N9
\c_eth1|c_tx|c_fsm_pt|f_first_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|f_first_byte~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\);

-- Location: LCCOMB_X16_Y13_N16
\c_eth1|c_tx|c_fsm_pt|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|Selector4~3_combout\ = (\c_eth1|c_tx|c_fsm_pt|f_first_byte~q\ & (!\c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\ & (!\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\ & \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|f_first_byte~q\,
	datab => \c_eth1|c_tx|c_fsm_pt|Selector4~2_combout\,
	datac => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|cnt_IFG[5]~12_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|Selector4~3_combout\);

-- Location: FF_X16_Y13_N17
\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|Selector4~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\);

-- Location: LCCOMB_X17_Y11_N8
\c_eth1|c_tx|c_fsm_pt|tx_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_fsm_pt|tx_active~0_combout\ = (!\c_eth1|c_tx|c_fsm_pt|process_0~5_combout\ & ((\c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\) # (\c_eth1|c_tx|c_fsm_pt|tx_active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_fsm_pt|state.TX_FIRST~q\,
	datac => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|process_0~5_combout\,
	combout => \c_eth1|c_tx|c_fsm_pt|tx_active~0_combout\);

-- Location: FF_X17_Y11_N9
\c_eth1|c_tx|c_fsm_pt|tx_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_fsm_pt|tx_active~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_fsm_pt|tx_active~q\);

-- Location: LCCOMB_X19_Y10_N12
\c_eth1|c_tx|c_phy|r_clk_counter[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[0]~5_combout\ = \c_eth1|c_tx|c_phy|r_clk_counter\(0) $ (VCC)
-- \c_eth1|c_tx|c_phy|r_clk_counter[0]~6\ = CARRY(\c_eth1|c_tx|c_phy|r_clk_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datad => VCC,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[0]~5_combout\,
	cout => \c_eth1|c_tx|c_phy|r_clk_counter[0]~6\);

-- Location: LCCOMB_X19_Y10_N28
\c_eth1|c_tx|c_phy|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal0~0_combout\ = (((!\c_eth1|c_tx|c_phy|r_clk_counter\(3)) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(1))) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(2))) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(2),
	datac => \c_eth1|c_tx|c_phy|r_clk_counter\(1),
	datad => \c_eth1|c_tx|c_phy|r_clk_counter\(3),
	combout => \c_eth1|c_tx|c_phy|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y12_N2
\c_eth1|c_tx|c_piso_sr|r_byte~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~10_combout\ = (\c_eth1|c_tx|c_piso_sr|state.TX~q\ & (((\c_eth1|c_tx|c_piso_sr|r_byte\(7))))) # (!\c_eth1|c_tx|c_piso_sr|state.TX~q\ & ((\c_eth1|c_tx|c_piso_sr|Selector1~1_combout\ & 
-- (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7))) # (!\c_eth1|c_tx|c_piso_sr|Selector1~1_combout\ & ((\c_eth1|c_tx|c_piso_sr|r_byte\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(7),
	datab => \c_eth1|c_tx|c_piso_sr|r_byte\(7),
	datac => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~10_combout\);

-- Location: LCCOMB_X18_Y12_N24
\c_eth1|c_tx|c_piso_sr|r_byte~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~11_combout\ = (\c_eth1|c_tx|c_piso_sr|r_byte~10_combout\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|r_byte~10_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~11_combout\);

-- Location: FF_X18_Y12_N25
\c_eth1|c_tx|c_piso_sr|r_byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(7));

-- Location: LCCOMB_X18_Y12_N30
\c_eth1|c_tx|c_piso_sr|r_byte~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~9_combout\ = (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & 
-- ((\c_eth1|c_tx|c_piso_sr|r_byte\(7)))))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(6),
	datab => \c_eth1|c_tx|c_piso_sr|r_byte\(7),
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~9_combout\);

-- Location: LCCOMB_X18_Y12_N28
\c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\ = (\c_eth1|c_tx|c_piso_sr|state.TX~q\ & (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\))) # (!\c_eth1|c_tx|c_piso_sr|state.TX~q\ & 
-- ((\c_eth1|c_tx|c_piso_sr|Selector1~1_combout\) # ((!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & \c_eth1|c_tx|c_piso_sr|state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|state.TX~q\,
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector1~1_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\);

-- Location: FF_X18_Y12_N31
\c_eth1|c_tx|c_piso_sr|r_byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(6));

-- Location: LCCOMB_X18_Y12_N12
\c_eth1|c_tx|c_piso_sr|r_byte~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~8_combout\ = (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & 
-- ((\c_eth1|c_tx|c_piso_sr|r_byte\(6)))))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(5),
	datab => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_piso_sr|r_byte\(6),
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~8_combout\);

-- Location: FF_X18_Y12_N13
\c_eth1|c_tx|c_piso_sr|r_byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~8_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(5));

-- Location: LCCOMB_X18_Y12_N26
\c_eth1|c_tx|c_piso_sr|r_byte~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~7_combout\ = (\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & 
-- ((\c_eth1|c_tx|c_piso_sr|r_byte\(5)))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(4),
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|r_byte\(5),
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~7_combout\);

-- Location: FF_X18_Y12_N27
\c_eth1|c_tx|c_piso_sr|r_byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(4));

-- Location: LCCOMB_X18_Y12_N0
\c_eth1|c_tx|c_piso_sr|r_byte~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~6_combout\ = (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3)))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & 
-- (\c_eth1|c_tx|c_piso_sr|r_byte\(4))))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|r_byte\(4),
	datab => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(3),
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~6_combout\);

-- Location: FF_X18_Y12_N1
\c_eth1|c_tx|c_piso_sr|r_byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(3));

-- Location: LCCOMB_X18_Y12_N22
\c_eth1|c_tx|c_piso_sr|r_byte~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~5_combout\ = (\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & 
-- ((\c_eth1|c_tx|c_piso_sr|r_byte\(3)))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(2),
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|r_byte\(3),
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~5_combout\);

-- Location: FF_X18_Y12_N23
\c_eth1|c_tx|c_piso_sr|r_byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(2));

-- Location: LCCOMB_X18_Y12_N10
\c_eth1|c_tx|c_piso_sr|r_byte~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~4_combout\ = (\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1))))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & 
-- (\c_eth1|c_tx|c_piso_sr|r_byte\(2))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|r_byte\(2),
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(1),
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~4_combout\);

-- Location: FF_X18_Y12_N11
\c_eth1|c_tx|c_piso_sr|r_byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~4_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(1));

-- Location: LCCOMB_X18_Y12_N6
\c_eth1|c_tx|c_piso_sr|r_byte~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|r_byte~3_combout\ = (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0)))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & 
-- (\c_eth1|c_tx|c_piso_sr|r_byte\(1))))) # (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (((\c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|r_byte\(1),
	datab => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_ram|altsyncram_component|auto_generated|q_b\(0),
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|r_byte~3_combout\);

-- Location: FF_X18_Y12_N7
\c_eth1|c_tx|c_piso_sr|r_byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|r_byte~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	ena => \c_eth1|c_tx|c_piso_sr|cnt_bit_rem[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|r_byte\(0));

-- Location: LCCOMB_X18_Y12_N18
\c_eth1|c_tx|c_piso_sr|bit_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|bit_out~0_combout\ = (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & ((\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & ((\c_eth1|c_tx|c_piso_sr|bit_out~q\))) # (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_piso_sr|r_byte\(0))))) # 
-- (!\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & (((\c_eth1|c_tx|c_piso_sr|bit_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_piso_sr|r_byte\(0),
	datab => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_piso_sr|bit_out~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|bit_out~0_combout\);

-- Location: FF_X18_Y12_N19
\c_eth1|c_tx|c_piso_sr|bit_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|bit_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|bit_out~q\);

-- Location: LCCOMB_X18_Y12_N20
\c_eth1|c_tx|c_piso_sr|bit_valid~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_piso_sr|bit_valid~2_combout\ = (!\c_eth1|c_tx|c_piso_sr|Equal0~0_combout\ & (\c_eth1|c_tx|c_piso_sr|state.IDLE~q\ & \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_piso_sr|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_piso_sr|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_piso_sr|Selector0~1_combout\,
	combout => \c_eth1|c_tx|c_piso_sr|bit_valid~2_combout\);

-- Location: FF_X18_Y12_N21
\c_eth1|c_tx|c_piso_sr|bit_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_piso_sr|bit_valid~2_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_piso_sr|bit_valid~q\);

-- Location: LCCOMB_X18_Y12_N16
\c_eth1|c_tx|c_phy|r_mcn_bit_in~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_mcn_bit_in~0_combout\ = (\c_eth1|c_tx|c_piso_sr|bit_valid~q\ & (\c_eth1|c_tx|c_piso_sr|bit_out~q\)) # (!\c_eth1|c_tx|c_piso_sr|bit_valid~q\ & ((\c_eth1|c_tx|c_phy|r_mcn_bit_in~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_piso_sr|bit_out~q\,
	datac => \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth1|c_tx|c_piso_sr|bit_valid~q\,
	combout => \c_eth1|c_tx|c_phy|r_mcn_bit_in~0_combout\);

-- Location: FF_X18_Y12_N17
\c_eth1|c_tx|c_phy|r_mcn_bit_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_mcn_bit_in~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\);

-- Location: LCCOMB_X18_Y11_N2
\c_eth1|c_tx|c_phy|r_mcn_out\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_mcn_out~combout\ = \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\ $ (!\c_eth1|c_tx|c_phy|r_mcn_phase~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\,
	datad => \c_eth1|c_tx|c_phy|r_mcn_phase~q\,
	combout => \c_eth1|c_tx|c_phy|r_mcn_out~combout\);

-- Location: LCCOMB_X21_Y11_N12
\c_eth1|c_tx|c_phy|r_inactivity_counter[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~22_combout\ = \c_eth1|c_tx|c_phy|r_inactivity_counter\(0) $ (VCC)
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\ = CARRY(\c_eth1|c_tx|c_phy|r_inactivity_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(0),
	datad => VCC,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~22_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\);

-- Location: FF_X21_Y11_N13
\c_eth1|c_tx|c_phy|r_inactivity_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~22_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(0));

-- Location: LCCOMB_X21_Y11_N14
\c_eth1|c_tx|c_phy|r_inactivity_counter[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~24_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(1) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(1) & ((\c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\) 
-- # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(1),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[0]~23\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~24_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\);

-- Location: FF_X21_Y11_N15
\c_eth1|c_tx|c_phy|r_inactivity_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~24_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(1));

-- Location: LCCOMB_X21_Y11_N16
\c_eth1|c_tx|c_phy|r_inactivity_counter[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~26_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(2) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(2) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(2) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(2),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[1]~25\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~26_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\);

-- Location: FF_X21_Y11_N17
\c_eth1|c_tx|c_phy|r_inactivity_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~26_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(2));

-- Location: LCCOMB_X21_Y11_N18
\c_eth1|c_tx|c_phy|r_inactivity_counter[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~28_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(3) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(3) & ((\c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\) 
-- # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[2]~27\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~28_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\);

-- Location: FF_X21_Y11_N19
\c_eth1|c_tx|c_phy|r_inactivity_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~28_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(3));

-- Location: LCCOMB_X21_Y11_N20
\c_eth1|c_tx|c_phy|r_inactivity_counter[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~30_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(4) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(4) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(4) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(4),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[3]~29\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~30_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\);

-- Location: FF_X21_Y11_N21
\c_eth1|c_tx|c_phy|r_inactivity_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~30_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(4));

-- Location: LCCOMB_X21_Y11_N22
\c_eth1|c_tx|c_phy|r_inactivity_counter[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~32_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(5) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(5) & ((\c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\) 
-- # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(5),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[4]~31\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~32_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\);

-- Location: FF_X21_Y11_N23
\c_eth1|c_tx|c_phy|r_inactivity_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~32_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(5));

-- Location: LCCOMB_X21_Y11_N24
\c_eth1|c_tx|c_phy|r_inactivity_counter[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~34_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(6) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(6) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(6) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(6),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[5]~33\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~34_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\);

-- Location: FF_X21_Y11_N25
\c_eth1|c_tx|c_phy|r_inactivity_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~34_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(6));

-- Location: LCCOMB_X21_Y11_N26
\c_eth1|c_tx|c_phy|r_inactivity_counter[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~36_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(7) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(7) & ((\c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\) 
-- # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(7),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[6]~35\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~36_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\);

-- Location: FF_X21_Y11_N27
\c_eth1|c_tx|c_phy|r_inactivity_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~36_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(7));

-- Location: LCCOMB_X21_Y11_N28
\c_eth1|c_tx|c_phy|r_inactivity_counter[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~38_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(8) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(8) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(8) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(8),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[7]~37\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~38_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\);

-- Location: FF_X21_Y11_N29
\c_eth1|c_tx|c_phy|r_inactivity_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~38_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(8));

-- Location: LCCOMB_X21_Y11_N30
\c_eth1|c_tx|c_phy|r_inactivity_counter[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~40_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(9) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(9) & ((\c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\) 
-- # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(9),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[8]~39\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~40_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\);

-- Location: FF_X21_Y11_N31
\c_eth1|c_tx|c_phy|r_inactivity_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~40_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(9));

-- Location: LCCOMB_X21_Y10_N0
\c_eth1|c_tx|c_phy|r_inactivity_counter[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~42_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(10) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(10) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(10) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(10),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[9]~41\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~42_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\);

-- Location: FF_X21_Y10_N1
\c_eth1|c_tx|c_phy|r_inactivity_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~42_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(10));

-- Location: LCCOMB_X21_Y10_N2
\c_eth1|c_tx|c_phy|r_inactivity_counter[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~44_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(11) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(11) & 
-- ((\c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(11),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[10]~43\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~44_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\);

-- Location: FF_X21_Y10_N3
\c_eth1|c_tx|c_phy|r_inactivity_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~44_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(11));

-- Location: LCCOMB_X21_Y10_N4
\c_eth1|c_tx|c_phy|r_inactivity_counter[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~46_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(12) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(12) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(12) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(12),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[11]~45\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~46_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\);

-- Location: FF_X21_Y10_N5
\c_eth1|c_tx|c_phy|r_inactivity_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~46_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(12));

-- Location: LCCOMB_X21_Y10_N6
\c_eth1|c_tx|c_phy|r_inactivity_counter[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~48_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(13) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(13) & 
-- ((\c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(13),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[12]~47\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~48_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\);

-- Location: FF_X21_Y10_N7
\c_eth1|c_tx|c_phy|r_inactivity_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~48_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(13));

-- Location: LCCOMB_X21_Y10_N8
\c_eth1|c_tx|c_phy|r_inactivity_counter[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~50_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(14) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(14) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(14) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(14),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[13]~49\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~50_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\);

-- Location: FF_X21_Y10_N9
\c_eth1|c_tx|c_phy|r_inactivity_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~50_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(14));

-- Location: LCCOMB_X21_Y10_N10
\c_eth1|c_tx|c_phy|r_inactivity_counter[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~52_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(15) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(15) & 
-- ((\c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(15),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[14]~51\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~52_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\);

-- Location: FF_X21_Y10_N11
\c_eth1|c_tx|c_phy|r_inactivity_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~52_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(15));

-- Location: LCCOMB_X21_Y10_N12
\c_eth1|c_tx|c_phy|r_inactivity_counter[16]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~54_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(16) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(16) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(16) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(16),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[15]~53\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~54_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\);

-- Location: FF_X21_Y10_N13
\c_eth1|c_tx|c_phy|r_inactivity_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~54_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(16));

-- Location: LCCOMB_X21_Y10_N14
\c_eth1|c_tx|c_phy|r_inactivity_counter[17]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~56_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(17) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(17) & 
-- ((\c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(17),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[16]~55\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~56_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\);

-- Location: FF_X21_Y10_N15
\c_eth1|c_tx|c_phy|r_inactivity_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~56_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(17));

-- Location: LCCOMB_X21_Y10_N16
\c_eth1|c_tx|c_phy|r_inactivity_counter[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~58_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(18) & (\c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(18) & 
-- (!\c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\ & VCC))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\ = CARRY((\c_eth1|c_tx|c_phy|r_inactivity_counter\(18) & !\c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(18),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[17]~57\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~58_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\);

-- Location: FF_X21_Y10_N17
\c_eth1|c_tx|c_phy|r_inactivity_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~58_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(18));

-- Location: LCCOMB_X21_Y10_N18
\c_eth1|c_tx|c_phy|r_inactivity_counter[19]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~60_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(19) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(19) & 
-- ((\c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~61\ = CARRY((!\c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(19),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[18]~59\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~60_combout\,
	cout => \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~61\);

-- Location: FF_X21_Y10_N19
\c_eth1|c_tx|c_phy|r_inactivity_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~60_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(19));

-- Location: LCCOMB_X21_Y10_N20
\c_eth1|c_tx|c_phy|r_inactivity_counter[20]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_inactivity_counter[20]~62_combout\ = \c_eth1|c_tx|c_phy|r_inactivity_counter\(20) $ (!\c_eth1|c_tx|c_phy|r_inactivity_counter[19]~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(20),
	cin => \c_eth1|c_tx|c_phy|r_inactivity_counter[19]~61\,
	combout => \c_eth1|c_tx|c_phy|r_inactivity_counter[20]~62_combout\);

-- Location: FF_X21_Y10_N21
\c_eth1|c_tx|c_phy|r_inactivity_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_inactivity_counter[20]~62_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_inactivity_counter\(20));

-- Location: LCCOMB_X21_Y10_N24
\c_eth1|c_tx|c_phy|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~5_combout\ = (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(16) & (\c_eth1|c_tx|c_phy|r_inactivity_counter\(19) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(17) & !\c_eth1|c_tx|c_phy|r_inactivity_counter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(16),
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(19),
	datac => \c_eth1|c_tx|c_phy|r_inactivity_counter\(17),
	datad => \c_eth1|c_tx|c_phy|r_inactivity_counter\(18),
	combout => \c_eth1|c_tx|c_phy|Equal1~5_combout\);

-- Location: LCCOMB_X21_Y10_N26
\c_eth1|c_tx|c_phy|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~6_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(20) & \c_eth1|c_tx|c_phy|Equal1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(20),
	datad => \c_eth1|c_tx|c_phy|Equal1~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Equal1~6_combout\);

-- Location: LCCOMB_X21_Y11_N10
\c_eth1|c_tx|c_phy|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~0_combout\ = (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(0) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(3) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(1) & !\c_eth1|c_tx|c_phy|r_inactivity_counter\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(3),
	datac => \c_eth1|c_tx|c_phy|r_inactivity_counter\(1),
	datad => \c_eth1|c_tx|c_phy|r_inactivity_counter\(2),
	combout => \c_eth1|c_tx|c_phy|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y11_N4
\c_eth1|c_tx|c_phy|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~1_combout\ = (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(7) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(6) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(5) & !\c_eth1|c_tx|c_phy|r_inactivity_counter\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(7),
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(6),
	datac => \c_eth1|c_tx|c_phy|r_inactivity_counter\(5),
	datad => \c_eth1|c_tx|c_phy|r_inactivity_counter\(4),
	combout => \c_eth1|c_tx|c_phy|Equal1~1_combout\);

-- Location: LCCOMB_X21_Y10_N30
\c_eth1|c_tx|c_phy|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~3_combout\ = (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(15) & (\c_eth1|c_tx|c_phy|r_inactivity_counter\(14) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(12) & \c_eth1|c_tx|c_phy|r_inactivity_counter\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(15),
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(14),
	datac => \c_eth1|c_tx|c_phy|r_inactivity_counter\(12),
	datad => \c_eth1|c_tx|c_phy|r_inactivity_counter\(13),
	combout => \c_eth1|c_tx|c_phy|Equal1~3_combout\);

-- Location: LCCOMB_X21_Y11_N6
\c_eth1|c_tx|c_phy|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~2_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(11) & (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(10) & (\c_eth1|c_tx|c_phy|r_inactivity_counter\(9) & !\c_eth1|c_tx|c_phy|r_inactivity_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_inactivity_counter\(11),
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(10),
	datac => \c_eth1|c_tx|c_phy|r_inactivity_counter\(9),
	datad => \c_eth1|c_tx|c_phy|r_inactivity_counter\(8),
	combout => \c_eth1|c_tx|c_phy|Equal1~2_combout\);

-- Location: LCCOMB_X21_Y11_N8
\c_eth1|c_tx|c_phy|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~4_combout\ = (\c_eth1|c_tx|c_phy|Equal1~0_combout\ & (\c_eth1|c_tx|c_phy|Equal1~1_combout\ & (\c_eth1|c_tx|c_phy|Equal1~3_combout\ & \c_eth1|c_tx|c_phy|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Equal1~0_combout\,
	datab => \c_eth1|c_tx|c_phy|Equal1~1_combout\,
	datac => \c_eth1|c_tx|c_phy|Equal1~3_combout\,
	datad => \c_eth1|c_tx|c_phy|Equal1~2_combout\,
	combout => \c_eth1|c_tx|c_phy|Equal1~4_combout\);

-- Location: LCCOMB_X19_Y11_N24
\c_eth1|c_tx|c_phy|Selector0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~8_combout\ = (!\c_eth1|c_tx|c_phy|state.IDLE~q\ & ((\c_eth1|c_tx|c_fsm_pt|tx_active~q\) # ((\c_eth1|c_tx|c_phy|Equal1~6_combout\ & \c_eth1|c_tx|c_phy|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Equal1~6_combout\,
	datab => \c_eth1|c_tx|c_phy|Equal1~4_combout\,
	datac => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	combout => \c_eth1|c_tx|c_phy|Selector0~8_combout\);

-- Location: LCCOMB_X19_Y11_N12
\c_eth1|c_tx|c_phy|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector1~0_combout\ = (\c_eth1|c_tx|c_fsm_pt|tx_active~q\ & (!\c_eth1|c_tx|c_phy|Selector0~7_combout\ & ((\c_eth1|c_tx|c_phy|state.TX~q\) # (\c_eth1|c_tx|c_phy|Selector0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth1|c_tx|c_phy|Selector0~7_combout\,
	datac => \c_eth1|c_tx|c_phy|state.TX~q\,
	datad => \c_eth1|c_tx|c_phy|Selector0~8_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector1~0_combout\);

-- Location: FF_X19_Y11_N13
\c_eth1|c_tx|c_phy|state.TX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|Selector1~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|state.TX~q\);

-- Location: LCCOMB_X19_Y11_N0
\c_eth1|c_tx|c_phy|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~0_combout\ = (!\c_eth1|c_tx|c_fsm_pt|tx_active~q\ & \c_eth1|c_tx|c_phy|state.TX~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datad => \c_eth1|c_tx|c_phy|state.TX~q\,
	combout => \c_eth1|c_tx|c_phy|Selector4~0_combout\);

-- Location: LCCOMB_X18_Y11_N12
\c_eth1|c_tx|c_phy|p_seq~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~4_combout\ = (!\c_eth1|c_tx|c_fsm_pt|tx_active~q\ & !\c_eth1|c_tx|c_phy|state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datac => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	combout => \c_eth1|c_tx|c_phy|p_seq~4_combout\);

-- Location: LCCOMB_X19_Y11_N10
\c_eth1|c_tx|c_phy|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~1_combout\ = (\c_eth1|c_tx|c_phy|p_seq~4_combout\ & (!\c_eth1|c_tx|c_phy|state.TX~q\ & ((!\c_eth1|c_tx|c_phy|Equal1~6_combout\) # (!\c_eth1|c_tx|c_phy|Equal1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|p_seq~4_combout\,
	datab => \c_eth1|c_tx|c_phy|Equal1~4_combout\,
	datac => \c_eth1|c_tx|c_phy|Equal1~6_combout\,
	datad => \c_eth1|c_tx|c_phy|state.TX~q\,
	combout => \c_eth1|c_tx|c_phy|Selector4~1_combout\);

-- Location: LCCOMB_X19_Y11_N8
\c_eth1|c_tx|c_phy|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~3_combout\ = (!\c_eth1|c_tx|c_phy|r_mcn_out~combout\ & (\c_eth1|c_tx|c_phy|Selector4~0_combout\ & (!\c_eth1|c_tx|c_phy|Selector4~2_combout\ & !\c_eth1|c_tx|c_phy|Selector4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_mcn_out~combout\,
	datab => \c_eth1|c_tx|c_phy|Selector4~0_combout\,
	datac => \c_eth1|c_tx|c_phy|Selector4~2_combout\,
	datad => \c_eth1|c_tx|c_phy|Selector4~1_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector4~3_combout\);

-- Location: LCCOMB_X19_Y11_N26
\c_eth1|c_tx|c_phy|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~6_combout\ = (\c_eth1|c_tx|c_phy|Selector0~7_combout\) # ((\c_eth1|c_tx|c_phy|Selector4~3_combout\) # ((\c_eth1|c_tx|c_phy|state.TP_IDL~q\ & \c_eth1|c_tx|c_phy|Selector4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Selector0~7_combout\,
	datab => \c_eth1|c_tx|c_phy|Selector4~3_combout\,
	datac => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth1|c_tx|c_phy|Selector4~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector4~6_combout\);

-- Location: FF_X19_Y11_N27
\c_eth1|c_tx|c_phy|state.TP_IDL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|Selector4~6_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|state.TP_IDL~q\);

-- Location: LCCOMB_X19_Y11_N14
\c_eth1|c_tx|c_phy|Selector0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~11_combout\ = (\c_eth1|c_tx|c_phy|Selector0~5_combout\ & ((\c_eth1|c_tx|c_phy|state.NLP~q\) # (\c_eth1|c_tx|c_phy|state.TP_IDL~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|state.NLP~q\,
	datac => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth1|c_tx|c_phy|Selector0~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector0~11_combout\);

-- Location: LCCOMB_X19_Y11_N16
\c_eth1|c_tx|c_phy|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector2~1_combout\ = (\c_eth1|c_tx|c_phy|Selector0~8_combout\ & (!\c_eth1|c_tx|c_fsm_pt|tx_active~q\)) # (!\c_eth1|c_tx|c_phy|Selector0~8_combout\ & (((!\c_eth1|c_tx|c_phy|Selector0~11_combout\ & \c_eth1|c_tx|c_phy|state.NLP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth1|c_tx|c_phy|Selector0~11_combout\,
	datac => \c_eth1|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth1|c_tx|c_phy|Selector0~8_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector2~1_combout\);

-- Location: FF_X19_Y11_N17
\c_eth1|c_tx|c_phy|state.NLP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|Selector2~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|state.NLP~q\);

-- Location: LCCOMB_X19_Y10_N6
\c_eth1|c_tx|c_phy|p_seq~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~5_combout\ = (!\c_eth1|c_tx|c_phy|r_clk_counter\(2) & (!\c_eth1|c_tx|c_phy|r_clk_counter\(1) & \c_eth1|c_tx|c_phy|r_clk_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(2),
	datac => \c_eth1|c_tx|c_phy|r_clk_counter\(1),
	datad => \c_eth1|c_tx|c_phy|r_clk_counter\(3),
	combout => \c_eth1|c_tx|c_phy|p_seq~5_combout\);

-- Location: LCCOMB_X19_Y10_N0
\c_eth1|c_tx|c_phy|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~5_combout\ = (\c_eth1|c_tx|c_phy|p_seq~5_combout\ & ((\c_eth1|c_tx|c_phy|r_clk_counter\(0) & (!\c_eth1|c_tx|c_phy|r_clk_counter\(4) & \c_eth1|c_tx|c_phy|state.NLP~q\)) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(0) & 
-- (\c_eth1|c_tx|c_phy|r_clk_counter\(4) & !\c_eth1|c_tx|c_phy|state.NLP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datac => \c_eth1|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector0~5_combout\);

-- Location: LCCOMB_X19_Y11_N4
\c_eth1|c_tx|c_phy|Selector0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~6_combout\ = (\c_eth1|c_tx|c_phy|state.TP_IDL~q\) # (\c_eth1|c_tx|c_phy|state.NLP~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth1|c_tx|c_phy|state.NLP~q\,
	combout => \c_eth1|c_tx|c_phy|Selector0~6_combout\);

-- Location: LCCOMB_X19_Y11_N22
\c_eth1|c_tx|c_phy|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~2_combout\ = (\c_eth1|c_tx|c_phy|state.IDLE~q\ & (!\c_eth1|c_tx|c_phy|Selector4~0_combout\ & ((!\c_eth1|c_tx|c_phy|Selector0~6_combout\) # (!\c_eth1|c_tx|c_phy|Selector0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Selector0~5_combout\,
	datab => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_phy|Selector0~6_combout\,
	datad => \c_eth1|c_tx|c_phy|Selector4~0_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector4~2_combout\);

-- Location: LCCOMB_X19_Y11_N2
\c_eth1|c_tx|c_phy|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~5_combout\ = (\c_eth1|c_tx|c_phy|Selector4~2_combout\) # (\c_eth1|c_tx|c_phy|Selector4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_eth1|c_tx|c_phy|Selector4~2_combout\,
	datad => \c_eth1|c_tx|c_phy|Selector4~1_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector4~5_combout\);

-- Location: LCCOMB_X19_Y11_N20
\c_eth1|c_tx|c_phy|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector3~2_combout\ = (\c_eth1|c_tx|c_phy|Selector4~5_combout\ & (\c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\)) # (!\c_eth1|c_tx|c_phy|Selector4~5_combout\ & (((\c_eth1|c_tx|c_phy|r_mcn_out~combout\ & 
-- \c_eth1|c_tx|c_phy|Selector4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datab => \c_eth1|c_tx|c_phy|Selector4~5_combout\,
	datac => \c_eth1|c_tx|c_phy|r_mcn_out~combout\,
	datad => \c_eth1|c_tx|c_phy|Selector4~0_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector3~2_combout\);

-- Location: LCCOMB_X19_Y10_N2
\c_eth1|c_tx|c_phy|p_seq~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~6_combout\ = (!\c_eth1|c_tx|c_phy|r_clk_counter\(0) & (\c_eth1|c_tx|c_phy|r_clk_counter\(2) & (!\c_eth1|c_tx|c_phy|r_clk_counter\(1) & !\c_eth1|c_tx|c_phy|r_clk_counter\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(2),
	datac => \c_eth1|c_tx|c_phy|r_clk_counter\(1),
	datad => \c_eth1|c_tx|c_phy|r_clk_counter\(3),
	combout => \c_eth1|c_tx|c_phy|p_seq~6_combout\);

-- Location: LCCOMB_X19_Y11_N6
\c_eth1|c_tx|c_phy|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector3~3_combout\ = (\c_eth1|c_tx|c_phy|Selector3~2_combout\ & ((\c_eth1|c_tx|c_phy|r_clk_counter\(4)) # ((!\c_eth1|c_tx|c_phy|p_seq~6_combout\) # (!\c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth1|c_tx|c_phy|Selector3~2_combout\,
	datac => \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~6_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector3~3_combout\);

-- Location: FF_X19_Y11_N7
\c_eth1|c_tx|c_phy|state.TP_IDL_WAIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|Selector3~3_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\);

-- Location: LCCOMB_X19_Y11_N28
\c_eth1|c_tx|c_phy|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector4~4_combout\ = (\c_eth1|c_tx|c_phy|Selector0~7_combout\) # ((\c_eth1|c_tx|c_phy|state.TP_IDL~q\ & ((\c_eth1|c_tx|c_phy|Selector4~2_combout\) # (\c_eth1|c_tx|c_phy|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Selector4~2_combout\,
	datab => \c_eth1|c_tx|c_phy|Selector0~7_combout\,
	datac => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datad => \c_eth1|c_tx|c_phy|Selector4~1_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector4~4_combout\);

-- Location: LCCOMB_X19_Y11_N30
\c_eth1|c_tx|c_phy|r_tp_idl_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\ = (\c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\ & ((\c_eth1|c_tx|c_phy|Selector4~4_combout\) # ((\c_eth1|c_tx|c_phy|Selector4~3_combout\)))) # (!\c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\ & 
-- (\c_eth1|c_tx|c_phy|state.TX~q\ & ((\c_eth1|c_tx|c_phy|Selector4~4_combout\) # (\c_eth1|c_tx|c_phy|Selector4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	datab => \c_eth1|c_tx|c_phy|Selector4~4_combout\,
	datac => \c_eth1|c_tx|c_phy|Selector4~3_combout\,
	datad => \c_eth1|c_tx|c_phy|state.TX~q\,
	combout => \c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\);

-- Location: LCCOMB_X21_Y10_N28
\c_eth1|c_tx|c_phy|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Equal1~7_combout\ = (\c_eth1|c_tx|c_phy|r_inactivity_counter\(20) & (\c_eth1|c_tx|c_phy|Equal1~4_combout\ & \c_eth1|c_tx|c_phy|Equal1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(20),
	datac => \c_eth1|c_tx|c_phy|Equal1~4_combout\,
	datad => \c_eth1|c_tx|c_phy|Equal1~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Equal1~7_combout\);

-- Location: LCCOMB_X18_Y11_N6
\c_eth1|c_tx|c_phy|p_seq~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~9_combout\ = (\c_eth1|c_tx|c_phy|p_seq~6_combout\ & (\c_eth1|c_tx|c_phy|state.TX~q\ & !\c_eth1|c_tx|c_phy|r_clk_counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|p_seq~6_combout\,
	datab => \c_eth1|c_tx|c_phy|state.TX~q\,
	datac => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	combout => \c_eth1|c_tx|c_phy|p_seq~9_combout\);

-- Location: LCCOMB_X19_Y10_N10
\c_eth1|c_tx|c_phy|r_clk_counter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[3]~13_combout\ = (!\c_eth1|c_tx|c_phy|p_seq~9_combout\ & ((\c_eth1|c_tx|c_phy|state.IDLE~q\) # ((!\c_eth1|c_tx|c_fsm_pt|tx_active~q\ & !\c_eth1|c_tx|c_phy|Equal1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth1|c_tx|c_phy|Equal1~7_combout\,
	datac => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~9_combout\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[3]~13_combout\);

-- Location: LCCOMB_X19_Y10_N30
\c_eth1|c_tx|c_phy|r_clk_counter[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\ = (\c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\) # (((\c_eth1|c_tx|c_phy|r_clk_counter\(4) & !\c_eth1|c_tx|c_phy|Equal0~0_combout\)) # (!\c_eth1|c_tx|c_phy|r_clk_counter[3]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth1|c_tx|c_phy|Equal0~0_combout\,
	datac => \c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\,
	datad => \c_eth1|c_tx|c_phy|r_clk_counter[3]~13_combout\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\);

-- Location: FF_X19_Y10_N13
\c_eth1|c_tx|c_phy|r_clk_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_clk_counter[0]~5_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_clk_counter\(0));

-- Location: LCCOMB_X19_Y10_N14
\c_eth1|c_tx|c_phy|r_clk_counter[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[1]~7_combout\ = (\c_eth1|c_tx|c_phy|r_clk_counter\(1) & (!\c_eth1|c_tx|c_phy|r_clk_counter[0]~6\)) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(1) & ((\c_eth1|c_tx|c_phy|r_clk_counter[0]~6\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_clk_counter[1]~8\ = CARRY((!\c_eth1|c_tx|c_phy|r_clk_counter[0]~6\) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(1),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_clk_counter[0]~6\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[1]~7_combout\,
	cout => \c_eth1|c_tx|c_phy|r_clk_counter[1]~8\);

-- Location: FF_X19_Y10_N15
\c_eth1|c_tx|c_phy|r_clk_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_clk_counter[1]~7_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_clk_counter\(1));

-- Location: LCCOMB_X19_Y10_N16
\c_eth1|c_tx|c_phy|r_clk_counter[2]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[2]~9_combout\ = (\c_eth1|c_tx|c_phy|r_clk_counter\(2) & (\c_eth1|c_tx|c_phy|r_clk_counter[1]~8\ $ (GND))) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(2) & (!\c_eth1|c_tx|c_phy|r_clk_counter[1]~8\ & VCC))
-- \c_eth1|c_tx|c_phy|r_clk_counter[2]~10\ = CARRY((\c_eth1|c_tx|c_phy|r_clk_counter\(2) & !\c_eth1|c_tx|c_phy|r_clk_counter[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(2),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_clk_counter[1]~8\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[2]~9_combout\,
	cout => \c_eth1|c_tx|c_phy|r_clk_counter[2]~10\);

-- Location: FF_X19_Y10_N17
\c_eth1|c_tx|c_phy|r_clk_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_clk_counter[2]~9_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_clk_counter\(2));

-- Location: LCCOMB_X19_Y10_N18
\c_eth1|c_tx|c_phy|r_clk_counter[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[3]~11_combout\ = (\c_eth1|c_tx|c_phy|r_clk_counter\(3) & (!\c_eth1|c_tx|c_phy|r_clk_counter[2]~10\)) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(3) & ((\c_eth1|c_tx|c_phy|r_clk_counter[2]~10\) # (GND)))
-- \c_eth1|c_tx|c_phy|r_clk_counter[3]~12\ = CARRY((!\c_eth1|c_tx|c_phy|r_clk_counter[2]~10\) # (!\c_eth1|c_tx|c_phy|r_clk_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(3),
	datad => VCC,
	cin => \c_eth1|c_tx|c_phy|r_clk_counter[2]~10\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[3]~11_combout\,
	cout => \c_eth1|c_tx|c_phy|r_clk_counter[3]~12\);

-- Location: FF_X19_Y10_N19
\c_eth1|c_tx|c_phy|r_clk_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_clk_counter[3]~11_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_clk_counter\(3));

-- Location: LCCOMB_X19_Y10_N20
\c_eth1|c_tx|c_phy|r_clk_counter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_clk_counter[4]~15_combout\ = \c_eth1|c_tx|c_phy|r_clk_counter\(4) $ (!\c_eth1|c_tx|c_phy|r_clk_counter[3]~12\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	cin => \c_eth1|c_tx|c_phy|r_clk_counter[3]~12\,
	combout => \c_eth1|c_tx|c_phy|r_clk_counter[4]~15_combout\);

-- Location: FF_X19_Y10_N21
\c_eth1|c_tx|c_phy|r_clk_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_clk_counter[4]~15_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	sclr => \c_eth1|c_tx|c_phy|r_clk_counter[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_clk_counter\(4));

-- Location: LCCOMB_X19_Y11_N18
\c_eth1|c_tx|c_phy|Selector0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~7_combout\ = (!\c_eth1|c_tx|c_phy|r_clk_counter\(4) & (\c_eth1|c_tx|c_phy|p_seq~6_combout\ & \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datab => \c_eth1|c_tx|c_phy|p_seq~6_combout\,
	datad => \c_eth1|c_tx|c_phy|state.TP_IDL_WAIT~q\,
	combout => \c_eth1|c_tx|c_phy|Selector0~7_combout\);

-- Location: LCCOMB_X21_Y10_N22
\c_eth1|c_tx|c_phy|Selector0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~9_combout\ = (\c_eth1|c_tx|c_phy|p_seq~4_combout\ & (((!\c_eth1|c_tx|c_phy|Equal1~5_combout\) # (!\c_eth1|c_tx|c_phy|Equal1~4_combout\)) # (!\c_eth1|c_tx|c_phy|r_inactivity_counter\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|p_seq~4_combout\,
	datab => \c_eth1|c_tx|c_phy|r_inactivity_counter\(20),
	datac => \c_eth1|c_tx|c_phy|Equal1~4_combout\,
	datad => \c_eth1|c_tx|c_phy|Equal1~5_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector0~9_combout\);

-- Location: LCCOMB_X21_Y11_N0
\c_eth1|c_tx|c_phy|Selector0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector0~10_combout\ = (\c_eth1|c_tx|c_phy|Selector0~7_combout\) # ((!\c_eth1|c_tx|c_phy|Selector0~9_combout\ & ((!\c_eth1|c_tx|c_phy|state.IDLE~q\) # (!\c_eth1|c_tx|c_phy|Selector0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Selector0~7_combout\,
	datab => \c_eth1|c_tx|c_phy|Selector0~11_combout\,
	datac => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	datad => \c_eth1|c_tx|c_phy|Selector0~9_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector0~10_combout\);

-- Location: FF_X21_Y11_N1
\c_eth1|c_tx|c_phy|state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|Selector0~10_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|state.IDLE~q\);

-- Location: LCCOMB_X18_Y11_N24
\c_eth1|c_tx|c_phy|r_mcn_phase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_mcn_phase~0_combout\ = (\c_eth1|c_tx|c_phy|r_mcn_phase~q\ & (!\c_eth1|c_tx|c_phy|p_seq~9_combout\ & ((\c_eth1|c_tx|c_phy|state.IDLE~q\) # (!\c_eth1|c_tx|c_fsm_pt|tx_active~q\)))) # (!\c_eth1|c_tx|c_phy|r_mcn_phase~q\ & 
-- (((\c_eth1|c_tx|c_phy|p_seq~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_fsm_pt|tx_active~q\,
	datab => \c_eth1|c_tx|c_phy|state.IDLE~q\,
	datac => \c_eth1|c_tx|c_phy|r_mcn_phase~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~9_combout\,
	combout => \c_eth1|c_tx|c_phy|r_mcn_phase~0_combout\);

-- Location: FF_X18_Y11_N25
\c_eth1|c_tx|c_phy|r_mcn_phase\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_mcn_phase~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_mcn_phase~q\);

-- Location: LCCOMB_X19_Y10_N8
\c_eth1|c_tx|c_phy|p_seq~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~8_combout\ = (\c_eth1|c_tx|c_phy|r_clk_counter\(0) & (!\c_eth1|c_tx|c_phy|r_clk_counter\(4) & (\c_eth1|c_tx|c_phy|state.NLP~q\ & \c_eth1|c_tx|c_phy|p_seq~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datac => \c_eth1|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~5_combout\,
	combout => \c_eth1|c_tx|c_phy|p_seq~8_combout\);

-- Location: LCCOMB_X19_Y10_N26
\c_eth1|c_tx|c_phy|r_nlp_out~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_nlp_out~0_combout\ = (!\c_eth1|c_tx|c_phy|p_seq~8_combout\ & ((\c_eth1|c_tx|c_phy|r_nlp_out~q\) # ((\c_eth1|c_tx|c_phy|Equal1~7_combout\ & \c_eth1|c_tx|c_phy|p_seq~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|Equal1~7_combout\,
	datab => \c_eth1|c_tx|c_phy|p_seq~8_combout\,
	datac => \c_eth1|c_tx|c_phy|r_nlp_out~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~4_combout\,
	combout => \c_eth1|c_tx|c_phy|r_nlp_out~0_combout\);

-- Location: FF_X19_Y10_N27
\c_eth1|c_tx|c_phy|r_nlp_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_nlp_out~0_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_nlp_out~q\);

-- Location: LCCOMB_X19_Y10_N22
\c_eth1|c_tx|c_phy|p_seq~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|p_seq~7_combout\ = (!\c_eth1|c_tx|c_phy|r_clk_counter\(0) & (\c_eth1|c_tx|c_phy|r_clk_counter\(4) & \c_eth1|c_tx|c_phy|p_seq~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_clk_counter\(0),
	datab => \c_eth1|c_tx|c_phy|r_clk_counter\(4),
	datad => \c_eth1|c_tx|c_phy|p_seq~5_combout\,
	combout => \c_eth1|c_tx|c_phy|p_seq~7_combout\);

-- Location: LCCOMB_X19_Y10_N24
\c_eth1|c_tx|c_phy|r_tp_idl_out~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|r_tp_idl_out~1_combout\ = (\c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\ & (((!\c_eth1|c_tx|c_phy|p_seq~7_combout\)) # (!\c_eth1|c_tx|c_phy|state.TP_IDL~q\))) # (!\c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\ & 
-- (\c_eth1|c_tx|c_phy|r_tp_idl_out~q\ & ((!\c_eth1|c_tx|c_phy|p_seq~7_combout\) # (!\c_eth1|c_tx|c_phy|state.TP_IDL~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_tp_idl_out~0_combout\,
	datab => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datac => \c_eth1|c_tx|c_phy|r_tp_idl_out~q\,
	datad => \c_eth1|c_tx|c_phy|p_seq~7_combout\,
	combout => \c_eth1|c_tx|c_phy|r_tp_idl_out~1_combout\);

-- Location: FF_X19_Y10_N25
\c_eth1|c_tx|c_phy|r_tp_idl_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \c_alt_clk_ctrl|altclkctrl_0|altclkctrl_altclkctrl_0_sub_component|wire_clkctrl1_outclk\,
	d => \c_eth1|c_tx|c_phy|r_tp_idl_out~1_combout\,
	clrn => \c_reset_ctrl|r_resetn~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_eth1|c_tx|c_phy|r_tp_idl_out~q\);

-- Location: LCCOMB_X19_Y10_N4
\c_eth1|c_tx|c_phy|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector5~2_combout\ = (\c_eth1|c_tx|c_phy|r_nlp_out~q\ & ((\c_eth1|c_tx|c_phy|state.NLP~q\) # ((\c_eth1|c_tx|c_phy|state.TP_IDL~q\ & \c_eth1|c_tx|c_phy|r_tp_idl_out~q\)))) # (!\c_eth1|c_tx|c_phy|r_nlp_out~q\ & 
-- (\c_eth1|c_tx|c_phy|state.TP_IDL~q\ & ((\c_eth1|c_tx|c_phy|r_tp_idl_out~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_nlp_out~q\,
	datab => \c_eth1|c_tx|c_phy|state.TP_IDL~q\,
	datac => \c_eth1|c_tx|c_phy|state.NLP~q\,
	datad => \c_eth1|c_tx|c_phy|r_tp_idl_out~q\,
	combout => \c_eth1|c_tx|c_phy|Selector5~2_combout\);

-- Location: LCCOMB_X18_Y11_N16
\c_eth1|c_tx|c_phy|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_eth1|c_tx|c_phy|Selector5~3_combout\ = (\c_eth1|c_tx|c_phy|Selector5~2_combout\) # ((\c_eth1|c_tx|c_phy|state.TX~q\ & (\c_eth1|c_tx|c_phy|r_mcn_phase~q\ $ (!\c_eth1|c_tx|c_phy|r_mcn_bit_in~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_eth1|c_tx|c_phy|r_mcn_phase~q\,
	datab => \c_eth1|c_tx|c_phy|r_mcn_bit_in~q\,
	datac => \c_eth1|c_tx|c_phy|state.TX~q\,
	datad => \c_eth1|c_tx|c_phy|Selector5~2_combout\,
	combout => \c_eth1|c_tx|c_phy|Selector5~3_combout\);

-- Location: IOIBUF_X34_Y12_N22
\KEY1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY1,
	o => \KEY1~input_o\);

-- Location: IOIBUF_X34_Y12_N15
\KEY2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY2,
	o => \KEY2~input_o\);

-- Location: IOIBUF_X34_Y12_N8
\KEY3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY3,
	o => \KEY3~input_o\);

-- Location: IOIBUF_X28_Y24_N22
\UART_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_UART_RX,
	o => \UART_RX~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\ETH2_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ETH2_RX,
	o => \ETH2_RX~input_o\);

-- Location: IOIBUF_X13_Y0_N15
\ETH3_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ETH3_RX,
	o => \ETH3_RX~input_o\);

-- Location: IOIBUF_X0_Y6_N22
\ETH4_RX~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ETH4_RX,
	o => \ETH4_RX~input_o\);
END structure;


