{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 30 19:07:16 2015 " "Info: Processing started: Mon Mar 30 19:07:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uarter -c uarter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uarter -c uarter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[2\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[2\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[3\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[3\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[7\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[7\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[5\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[5\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[2\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[2\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[3\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[3\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[1\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[1\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[0\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[0\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[7\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[7\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[6\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[6\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_out\[4\] " "Warning: Node \"shift_registerv2:inst2\|data_out\[4\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[5\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[5\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[1\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[1\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[0\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[0\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[6\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[6\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[4\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[4\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[2\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[2\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|next_state.START_644 " "Warning: Node \"shift_registerv2:inst2\|next_state.START_644\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[3\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[3\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[7\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[7\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[5\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[5\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|next_state.WAIT_634 " "Warning: Node \"shift_registerv2:inst2\|next_state.WAIT_634\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[10\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[10\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[11\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[11\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[1\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[1\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[0\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[0\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[15\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[15\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[6\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[6\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[4\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[4\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[13\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[13\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt_temp\[2\] " "Warning: Node \"shift_registerv2:inst2\|cnt_temp\[2\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt_temp\[3\] " "Warning: Node \"shift_registerv2:inst2\|cnt_temp\[3\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt_temp\[1\] " "Warning: Node \"shift_registerv2:inst2\|cnt_temp\[1\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt_temp\[0\] " "Warning: Node \"shift_registerv2:inst2\|cnt_temp\[0\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[9\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[9\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[8\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[8\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[14\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[14\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[12\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[12\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[10\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[10\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|next_state.000_654 " "Warning: Node \"shift_registerv2:inst2\|next_state.000_654\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[11\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[11\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[15\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[15\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[13\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[13\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[18\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[18\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt\[2\] " "Warning: Node \"shift_registerv2:inst2\|cnt\[2\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt\[0\] " "Warning: Node \"shift_registerv2:inst2\|cnt\[0\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt\[1\] " "Warning: Node \"shift_registerv2:inst2\|cnt\[1\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|cnt\[3\] " "Warning: Node \"shift_registerv2:inst2\|cnt\[3\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|next_state.WAIT_2_624 " "Warning: Node \"shift_registerv2:inst2\|next_state.WAIT_2_624\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[19\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[19\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[9\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[9\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[8\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[8\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[23\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[23\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[14\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[14\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[12\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[12\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[21\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[21\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[17\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[17\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[16\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[16\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[22\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[22\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[20\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[20\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[18\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[18\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[19\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[19\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[23\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[23\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[21\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[21\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[26\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[26\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[27\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[27\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[17\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[17\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[16\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[16\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[31\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[31\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[22\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[22\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp2\[20\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp2\[20\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[29\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[29\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[25\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[25\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[24\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[24\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[30\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[30\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|data_in_temp\[28\] " "Warning: Node \"shift_registerv2:inst2\|data_in_temp\[28\]\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "shift_registerv2:inst2\|done " "Warning: Node \"shift_registerv2:inst2\|done\" is a latch" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "28 " "Warning: Found 28 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|cnt_temp\[0\] " "Info: Detected ripple clock \"shift_registerv2:inst2\|cnt_temp\[0\]\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|cnt_temp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|cnt_temp\[1\] " "Info: Detected ripple clock \"shift_registerv2:inst2\|cnt_temp\[1\]\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|cnt_temp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|cnt_temp\[3\] " "Info: Detected ripple clock \"shift_registerv2:inst2\|cnt_temp\[3\]\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|cnt_temp\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|cnt_temp\[2\] " "Info: Detected ripple clock \"shift_registerv2:inst2\|cnt_temp\[2\]\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|cnt_temp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|Selector50~4 " "Info: Detected gated clock \"shift_registerv2:inst2\|Selector50~4\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|Selector50~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|Selector45~0 " "Info: Detected gated clock \"shift_registerv2:inst2\|Selector45~0\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|Selector45~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_all:inst\|uarter:inst2\|T_done " "Info: Detected ripple clock \"new_all:inst\|uarter:inst2\|T_done\" as buffer" {  } { { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_all:inst\|uarter:inst2\|T_done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|current_state.WAIT_2 " "Info: Detected ripple clock \"shift_registerv2:inst2\|current_state.WAIT_2\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|current_state.WAIT_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|cnt_temp~0 " "Info: Detected gated clock \"shift_registerv2:inst2\|cnt_temp~0\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|cnt_temp~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[6\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[6\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[0\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[0\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[1\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[1\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|Selector38~0 " "Info: Detected gated clock \"shift_registerv2:inst2\|Selector38~0\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|Selector38~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[4\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[4\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_register:inst1\|Equal0~0 " "Info: Detected gated clock \"shift_register:inst1\|Equal0~0\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_register:inst1\|Equal0~1 " "Info: Detected gated clock \"shift_register:inst1\|Equal0~1\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_all:inst\|uarter_r:inst3\|R_ready " "Info: Detected ripple clock \"new_all:inst\|uarter_r:inst3\|R_ready\" as buffer" {  } { { "r.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/r.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_all:inst\|uarter_r:inst3\|R_ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[5\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[5\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[7\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[7\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[3\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[3\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_register:inst1\|Equal0~2 " "Info: Detected gated clock \"shift_register:inst1\|Equal0~2\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|Selector50~3 " "Info: Detected gated clock \"shift_registerv2:inst2\|Selector50~3\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|Selector50~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|current_state.000 " "Info: Detected ripple clock \"shift_registerv2:inst2\|current_state.000\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|current_state.000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_register:inst1\|data\[2\] " "Info: Detected ripple clock \"shift_register:inst1\|data\[2\]\" as buffer" {  } { { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_register:inst1\|data\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shift_registerv2:inst2\|Selector39~0 " "Info: Detected gated clock \"shift_registerv2:inst2\|Selector39~0\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|Selector39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|current_state.WAIT " "Info: Detected ripple clock \"shift_registerv2:inst2\|current_state.WAIT\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|current_state.WAIT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shift_registerv2:inst2\|current_state.START " "Info: Detected ripple clock \"shift_registerv2:inst2\|current_state.START\" as buffer" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "shift_registerv2:inst2\|current_state.START" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "new_all:inst\|fre:inst\|bclk " "Info: Detected ripple clock \"new_all:inst\|fre:inst\|bclk\" as buffer" {  } { { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "new_all:inst\|fre:inst\|bclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register shift_registerv2:inst2\|next_state.START_644 register shift_registerv2:inst2\|current_state.START 41.77 MHz 23.94 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 41.77 MHz between source register \"shift_registerv2:inst2\|next_state.START_644\" and destination register \"shift_registerv2:inst2\|current_state.START\" (period= 23.94 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.863 ns + Longest register register " "Info: + Longest register to register delay is 0.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_registerv2:inst2\|next_state.START_644 1 REG LCCOMB_X17_Y4_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 1; REG Node = 'shift_registerv2:inst2\|next_state.START_644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.460 ns) 0.863 ns shift_registerv2:inst2\|current_state.START 2 REG LCFF_X17_Y4_N25 8 " "Info: 2: + IC(0.403 ns) + CELL(0.460 ns) = 0.863 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 8; REG Node = 'shift_registerv2:inst2\|current_state.START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { shift_registerv2:inst2|next_state.START_644 shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 53.30 % ) " "Info: Total cell delay = 0.460 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.403 ns ( 46.70 % ) " "Info: Total interconnect delay = 0.403 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { shift_registerv2:inst2|next_state.START_644 shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { shift_registerv2:inst2|next_state.START_644 {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.403ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.147 ns - Smallest " "Info: - Smallest clock skew is -11.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.311 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.666 ns) 3.311 ns shift_registerv2:inst2\|current_state.START 2 REG LCFF_X17_Y4_N25 8 " "Info: 2: + IC(1.545 ns) + CELL(0.666 ns) = 3.311 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 8; REG Node = 'shift_registerv2:inst2\|current_state.START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.34 % ) " "Info: Total cell delay = 1.766 ns ( 53.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 46.66 % ) " "Info: Total interconnect delay = 1.545 ns ( 46.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 14.458 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 14.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.970 ns) 3.596 ns new_all:inst\|fre:inst\|bclk 2 REG LCFF_X15_Y7_N13 4 " "Info: 2: + IC(1.526 ns) + CELL(0.970 ns) = 3.596 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 4; REG Node = 'new_all:inst\|fre:inst\|bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK new_all:inst|fre:inst|bclk } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.970 ns) 5.628 ns new_all:inst\|uarter_r:inst3\|R_ready 3 REG LCFF_X18_Y7_N3 10 " "Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.628 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 10; REG Node = 'new_all:inst\|uarter_r:inst3\|R_ready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready } "NODE_NAME" } } { "r.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/r.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.970 ns) 7.737 ns shift_register:inst1\|data\[7\] 4 REG LCFF_X17_Y5_N9 2 " "Info: 4: + IC(1.139 ns) + CELL(0.970 ns) = 7.737 ns; Loc. = LCFF_X17_Y5_N9; Fanout = 2; REG Node = 'shift_register:inst1\|data\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.589 ns) 8.783 ns shift_register:inst1\|Equal0~0 5 COMB LCCOMB_X17_Y5_N18 1 " "Info: 5: + IC(0.457 ns) + CELL(0.589 ns) = 8.783 ns; Loc. = LCCOMB_X17_Y5_N18; Fanout = 1; COMB Node = 'shift_register:inst1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { shift_register:inst1|data[7] shift_register:inst1|Equal0~0 } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.370 ns) 10.174 ns shift_register:inst1\|Equal0~2 6 COMB LCCOMB_X18_Y4_N22 3 " "Info: 6: + IC(1.021 ns) + CELL(0.370 ns) = 10.174 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 3; COMB Node = 'shift_register:inst1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 10.764 ns shift_registerv2:inst2\|Selector38~0 7 COMB LCCOMB_X18_Y4_N6 1 " "Info: 7: + IC(0.384 ns) + CELL(0.206 ns) = 10.764 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 1; COMB Node = 'shift_registerv2:inst2\|Selector38~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.000 ns) 12.929 ns shift_registerv2:inst2\|Selector38~0clkctrl 8 COMB CLKCTRL_G7 4 " "Info: 8: + IC(2.165 ns) + CELL(0.000 ns) = 12.929 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'shift_registerv2:inst2\|Selector38~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 14.458 ns shift_registerv2:inst2\|next_state.START_644 9 REG LCCOMB_X17_Y4_N16 1 " "Info: 9: + IC(1.323 ns) + CELL(0.206 ns) = 14.458 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 1; REG Node = 'shift_registerv2:inst2\|next_state.START_644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.381 ns ( 37.22 % ) " "Info: Total cell delay = 5.381 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.077 ns ( 62.78 % ) " "Info: Total interconnect delay = 9.077 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { shift_registerv2:inst2|next_state.START_644 shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.863 ns" { shift_registerv2:inst2|next_state.START_644 {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.403ns } { 0.000ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 144 " "Warning: Circuit may not operate. Detected 144 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "shift_registerv2:inst2\|current_state.START shift_registerv2:inst2\|next_state.START_644 CLK 9.38 ns " "Info: Found hold time violation between source  pin or register \"shift_registerv2:inst2\|current_state.START\" and destination pin or register \"shift_registerv2:inst2\|next_state.START_644\" for clock \"CLK\" (Hold time is 9.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.147 ns + Largest " "Info: + Largest clock skew is 11.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 14.458 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 14.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.970 ns) 3.596 ns new_all:inst\|fre:inst\|bclk 2 REG LCFF_X15_Y7_N13 4 " "Info: 2: + IC(1.526 ns) + CELL(0.970 ns) = 3.596 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 4; REG Node = 'new_all:inst\|fre:inst\|bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK new_all:inst|fre:inst|bclk } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.970 ns) 5.628 ns new_all:inst\|uarter_r:inst3\|R_ready 3 REG LCFF_X18_Y7_N3 10 " "Info: 3: + IC(1.062 ns) + CELL(0.970 ns) = 5.628 ns; Loc. = LCFF_X18_Y7_N3; Fanout = 10; REG Node = 'new_all:inst\|uarter_r:inst3\|R_ready'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.032 ns" { new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready } "NODE_NAME" } } { "r.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/r.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.970 ns) 7.737 ns shift_register:inst1\|data\[7\] 4 REG LCFF_X17_Y5_N9 2 " "Info: 4: + IC(1.139 ns) + CELL(0.970 ns) = 7.737 ns; Loc. = LCFF_X17_Y5_N9; Fanout = 2; REG Node = 'shift_register:inst1\|data\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.109 ns" { new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.589 ns) 8.783 ns shift_register:inst1\|Equal0~0 5 COMB LCCOMB_X17_Y5_N18 1 " "Info: 5: + IC(0.457 ns) + CELL(0.589 ns) = 8.783 ns; Loc. = LCCOMB_X17_Y5_N18; Fanout = 1; COMB Node = 'shift_register:inst1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { shift_register:inst1|data[7] shift_register:inst1|Equal0~0 } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.370 ns) 10.174 ns shift_register:inst1\|Equal0~2 6 COMB LCCOMB_X18_Y4_N22 3 " "Info: 6: + IC(1.021 ns) + CELL(0.370 ns) = 10.174 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 3; COMB Node = 'shift_register:inst1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 } "NODE_NAME" } } { "shift_register.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_register.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 10.764 ns shift_registerv2:inst2\|Selector38~0 7 COMB LCCOMB_X18_Y4_N6 1 " "Info: 7: + IC(0.384 ns) + CELL(0.206 ns) = 10.764 ns; Loc. = LCCOMB_X18_Y4_N6; Fanout = 1; COMB Node = 'shift_registerv2:inst2\|Selector38~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.000 ns) 12.929 ns shift_registerv2:inst2\|Selector38~0clkctrl 8 COMB CLKCTRL_G7 4 " "Info: 8: + IC(2.165 ns) + CELL(0.000 ns) = 12.929 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'shift_registerv2:inst2\|Selector38~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.165 ns" { shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.206 ns) 14.458 ns shift_registerv2:inst2\|next_state.START_644 9 REG LCCOMB_X17_Y4_N16 1 " "Info: 9: + IC(1.323 ns) + CELL(0.206 ns) = 14.458 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 1; REG Node = 'shift_registerv2:inst2\|next_state.START_644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.381 ns ( 37.22 % ) " "Info: Total cell delay = 5.381 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.077 ns ( 62.78 % ) " "Info: Total interconnect delay = 9.077 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.311 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.666 ns) 3.311 ns shift_registerv2:inst2\|current_state.START 2 REG LCFF_X17_Y4_N25 8 " "Info: 2: + IC(1.545 ns) + CELL(0.666 ns) = 3.311 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 8; REG Node = 'shift_registerv2:inst2\|current_state.START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.34 % ) " "Info: Total cell delay = 1.766 ns ( 53.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.545 ns ( 46.66 % ) " "Info: Total interconnect delay = 1.545 ns ( 46.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.463 ns - Shortest register register " "Info: - Shortest register to register delay is 1.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_registerv2:inst2\|current_state.START 1 REG LCFF_X17_Y4_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N25; Fanout = 8; REG Node = 'shift_registerv2:inst2\|current_state.START'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns shift_registerv2:inst2\|next_state~0 2 COMB LCCOMB_X17_Y4_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 1; COMB Node = 'shift_registerv2:inst2\|next_state~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { shift_registerv2:inst2|current_state.START shift_registerv2:inst2|next_state~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.651 ns) 1.463 ns shift_registerv2:inst2\|next_state.START_644 3 REG LCCOMB_X17_Y4_N16 1 " "Info: 3: + IC(0.419 ns) + CELL(0.651 ns) = 1.463 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 1; REG Node = 'shift_registerv2:inst2\|next_state.START_644'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { shift_registerv2:inst2|next_state~0 shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.044 ns ( 71.36 % ) " "Info: Total cell delay = 1.044 ns ( 71.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.419 ns ( 28.64 % ) " "Info: Total interconnect delay = 0.419 ns ( 28.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { shift_registerv2:inst2|current_state.START shift_registerv2:inst2|next_state~0 shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.463 ns" { shift_registerv2:inst2|current_state.START {} shift_registerv2:inst2|next_state~0 {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 0.419ns } { 0.000ns 0.393ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.458 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|uarter_r:inst3|R_ready shift_register:inst1|data[7] shift_register:inst1|Equal0~0 shift_register:inst1|Equal0~2 shift_registerv2:inst2|Selector38~0 shift_registerv2:inst2|Selector38~0clkctrl shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.458 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|uarter_r:inst3|R_ready {} shift_register:inst1|data[7] {} shift_register:inst1|Equal0~0 {} shift_register:inst1|Equal0~2 {} shift_registerv2:inst2|Selector38~0 {} shift_registerv2:inst2|Selector38~0clkctrl {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 1.526ns 1.062ns 1.139ns 0.457ns 1.021ns 0.384ns 2.165ns 1.323ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.589ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { CLK shift_registerv2:inst2|current_state.START } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.311 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.START {} } { 0.000ns 0.000ns 1.545ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { shift_registerv2:inst2|current_state.START shift_registerv2:inst2|next_state~0 shift_registerv2:inst2|next_state.START_644 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.463 ns" { shift_registerv2:inst2|current_state.START {} shift_registerv2:inst2|next_state~0 {} shift_registerv2:inst2|next_state.START_644 {} } { 0.000ns 0.000ns 0.419ns } { 0.000ns 0.393ns 0.651ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\] R CLK 3.219 ns register " "Info: tsu for register \"new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\]\" (data pin = \"R\", clock pin = \"CLK\") is 3.219 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.596 ns + Longest pin register " "Info: + Longest pin to register delay is 10.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns R 1 PIN PIN_141 13 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_141; Fanout = 13; PIN Node = 'R'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 112 -168 0 128 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.144 ns) + CELL(0.614 ns) 8.702 ns new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[31\]~1 2 COMB LCCOMB_X18_Y7_N12 32 " "Info: 2: + IC(7.144 ns) + CELL(0.614 ns) = 8.702 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 32; COMB Node = 'new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[31\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.758 ns" { R new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.855 ns) 10.596 ns new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\] 3 REG LCFF_X18_Y10_N7 3 " "Info: 3: + IC(1.039 ns) + CELL(0.855 ns) = 10.596 ns; Loc. = LCFF_X18_Y10_N7; Fanout = 3; REG Node = 'new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.894 ns" { new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.413 ns ( 22.77 % ) " "Info: Total cell delay = 2.413 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.183 ns ( 77.23 % ) " "Info: Total interconnect delay = 8.183 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.596 ns" { R new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.596 ns" { R {} R~combout {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] {} } { 0.000ns 0.000ns 7.144ns 1.039ns } { 0.000ns 0.944ns 0.614ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.337 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.970 ns) 3.596 ns new_all:inst\|fre:inst\|bclk 2 REG LCFF_X15_Y7_N13 4 " "Info: 2: + IC(1.526 ns) + CELL(0.970 ns) = 3.596 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 4; REG Node = 'new_all:inst\|fre:inst\|bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK new_all:inst|fre:inst|bclk } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 5.822 ns new_all:inst\|fre:inst\|bclk~clkctrl 3 COMB CLKCTRL_G6 99 " "Info: 3: + IC(2.226 ns) + CELL(0.000 ns) = 5.822 ns; Loc. = CLKCTRL_G6; Fanout = 99; COMB Node = 'new_all:inst\|fre:inst\|bclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 7.337 ns new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\] 4 REG LCFF_X18_Y10_N7 3 " "Info: 4: + IC(0.849 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X18_Y10_N7; Fanout = 3; REG Node = 'new_all:inst\|uarter_r:inst3\|\\PRO2:xbitcnt\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.29 % ) " "Info: Total cell delay = 2.736 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 62.71 % ) " "Info: Total interconnect delay = 4.601 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|fre:inst|bclk~clkctrl {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] {} } { 0.000ns 0.000ns 1.526ns 2.226ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.596 ns" { R new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.596 ns" { R {} R~combout {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[31]~1 {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] {} } { 0.000ns 0.000ns 7.144ns 1.039ns } { 0.000ns 0.944ns 0.614ns 0.855ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.337 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.337 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|fre:inst|bclk~clkctrl {} new_all:inst|uarter_r:inst3|\PRO2:xbitcnt[3] {} } { 0.000ns 0.000ns 1.526ns 2.226ns 0.849ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK T6 shift_registerv2:inst2\|done 19.412 ns register " "Info: tco from clock \"CLK\" to destination pin \"T6\" through register \"shift_registerv2:inst2\|done\" is 19.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.607 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.970 ns) 3.628 ns shift_registerv2:inst2\|current_state.WAIT_2 2 REG LCFF_X18_Y4_N5 3 " "Info: 2: + IC(1.558 ns) + CELL(0.970 ns) = 3.628 ns; Loc. = LCFF_X18_Y4_N5; Fanout = 3; REG Node = 'shift_registerv2:inst2\|current_state.WAIT_2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { CLK shift_registerv2:inst2|current_state.WAIT_2 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.319 ns) 4.403 ns shift_registerv2:inst2\|cnt_temp~0 3 COMB LCCOMB_X18_Y4_N10 4 " "Info: 3: + IC(0.456 ns) + CELL(0.319 ns) = 4.403 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 4; COMB Node = 'shift_registerv2:inst2\|cnt_temp~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { shift_registerv2:inst2|current_state.WAIT_2 shift_registerv2:inst2|cnt_temp~0 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.206 ns) 4.998 ns shift_registerv2:inst2\|cnt_temp\[2\] 4 REG LCCOMB_X18_Y4_N8 2 " "Info: 4: + IC(0.389 ns) + CELL(0.206 ns) = 4.998 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 2; REG Node = 'shift_registerv2:inst2\|cnt_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { shift_registerv2:inst2|cnt_temp~0 shift_registerv2:inst2|cnt_temp[2] } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.647 ns) 6.354 ns shift_registerv2:inst2\|Selector50~3 5 COMB LCCOMB_X18_Y4_N20 5 " "Info: 5: + IC(0.709 ns) + CELL(0.647 ns) = 6.354 ns; Loc. = LCCOMB_X18_Y4_N20; Fanout = 5; COMB Node = 'shift_registerv2:inst2\|Selector50~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { shift_registerv2:inst2|cnt_temp[2] shift_registerv2:inst2|Selector50~3 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.604 ns) + CELL(0.206 ns) 10.164 ns shift_registerv2:inst2\|Selector50~4 6 COMB LCCOMB_X18_Y4_N14 1 " "Info: 6: + IC(3.604 ns) + CELL(0.206 ns) = 10.164 ns; Loc. = LCCOMB_X18_Y4_N14; Fanout = 1; COMB Node = 'shift_registerv2:inst2\|Selector50~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.810 ns" { shift_registerv2:inst2|Selector50~3 shift_registerv2:inst2|Selector50~4 } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.073 ns) + CELL(0.370 ns) 13.607 ns shift_registerv2:inst2\|done 7 REG LCCOMB_X17_Y4_N30 1 " "Info: 7: + IC(3.073 ns) + CELL(0.370 ns) = 13.607 ns; Loc. = LCCOMB_X17_Y4_N30; Fanout = 1; REG Node = 'shift_registerv2:inst2\|done'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.443 ns" { shift_registerv2:inst2|Selector50~4 shift_registerv2:inst2|done } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.818 ns ( 28.06 % ) " "Info: Total cell delay = 3.818 ns ( 28.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.789 ns ( 71.94 % ) " "Info: Total interconnect delay = 9.789 ns ( 71.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.607 ns" { CLK shift_registerv2:inst2|current_state.WAIT_2 shift_registerv2:inst2|cnt_temp~0 shift_registerv2:inst2|cnt_temp[2] shift_registerv2:inst2|Selector50~3 shift_registerv2:inst2|Selector50~4 shift_registerv2:inst2|done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.607 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.WAIT_2 {} shift_registerv2:inst2|cnt_temp~0 {} shift_registerv2:inst2|cnt_temp[2] {} shift_registerv2:inst2|Selector50~3 {} shift_registerv2:inst2|Selector50~4 {} shift_registerv2:inst2|done {} } { 0.000ns 0.000ns 1.558ns 0.456ns 0.389ns 0.709ns 3.604ns 3.073ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.206ns 0.647ns 0.206ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.805 ns + Longest register pin " "Info: + Longest register to pin delay is 5.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_registerv2:inst2\|done 1 REG LCCOMB_X17_Y4_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y4_N30; Fanout = 1; REG Node = 'shift_registerv2:inst2\|done'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_registerv2:inst2|done } "NODE_NAME" } } { "shift_registerv2.v" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/shift_registerv2.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.579 ns) + CELL(3.226 ns) 5.805 ns T6 2 PIN PIN_118 0 " "Info: 2: + IC(2.579 ns) + CELL(3.226 ns) = 5.805 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'T6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { shift_registerv2:inst2|done T6 } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 360 -24 152 376 "T6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 55.57 % ) " "Info: Total cell delay = 3.226 ns ( 55.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.579 ns ( 44.43 % ) " "Info: Total interconnect delay = 2.579 ns ( 44.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { shift_registerv2:inst2|done T6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { shift_registerv2:inst2|done {} T6 {} } { 0.000ns 2.579ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.607 ns" { CLK shift_registerv2:inst2|current_state.WAIT_2 shift_registerv2:inst2|cnt_temp~0 shift_registerv2:inst2|cnt_temp[2] shift_registerv2:inst2|Selector50~3 shift_registerv2:inst2|Selector50~4 shift_registerv2:inst2|done } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.607 ns" { CLK {} CLK~combout {} shift_registerv2:inst2|current_state.WAIT_2 {} shift_registerv2:inst2|cnt_temp~0 {} shift_registerv2:inst2|cnt_temp[2] {} shift_registerv2:inst2|Selector50~3 {} shift_registerv2:inst2|Selector50~4 {} shift_registerv2:inst2|done {} } { 0.000ns 0.000ns 1.558ns 0.456ns 0.389ns 0.709ns 3.604ns 3.073ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.206ns 0.647ns 0.206ns 0.370ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.805 ns" { shift_registerv2:inst2|done T6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.805 ns" { shift_registerv2:inst2|done {} T6 {} } { 0.000ns 2.579ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RESET T7 6.243 ns Longest " "Info: Longest tpd from source pin \"RESET\" to destination pin \"T7\" is 6.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns RESET 1 PIN PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 10; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 88 -168 0 104 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(3.236 ns) 6.243 ns T7 2 PIN PIN_120 0 " "Info: 2: + IC(1.917 ns) + CELL(3.236 ns) = 6.243 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'T7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { RESET T7 } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 264 -88 88 280 "T7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.326 ns ( 69.29 % ) " "Info: Total cell delay = 4.326 ns ( 69.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.917 ns ( 30.71 % ) " "Info: Total interconnect delay = 1.917 ns ( 30.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.243 ns" { RESET T7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.243 ns" { RESET {} RESET~combout {} T7 {} } { 0.000ns 0.000ns 1.917ns } { 0.000ns 1.090ns 3.236ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "new_all:inst\|uarter:inst2\|state.T_STOP RESET CLK 4.084 ns register " "Info: th for register \"new_all:inst\|uarter:inst2\|state.T_STOP\" (data pin = \"RESET\", clock pin = \"CLK\") is 4.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.314 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 64 -168 0 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.526 ns) + CELL(0.970 ns) 3.596 ns new_all:inst\|fre:inst\|bclk 2 REG LCFF_X15_Y7_N13 4 " "Info: 2: + IC(1.526 ns) + CELL(0.970 ns) = 3.596 ns; Loc. = LCFF_X15_Y7_N13; Fanout = 4; REG Node = 'new_all:inst\|fre:inst\|bclk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { CLK new_all:inst|fre:inst|bclk } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.226 ns) + CELL(0.000 ns) 5.822 ns new_all:inst\|fre:inst\|bclk~clkctrl 3 COMB CLKCTRL_G6 99 " "Info: 3: + IC(2.226 ns) + CELL(0.000 ns) = 5.822 ns; Loc. = CLKCTRL_G6; Fanout = 99; COMB Node = 'new_all:inst\|fre:inst\|bclk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl } "NODE_NAME" } } { "fp.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/fp.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 7.314 ns new_all:inst\|uarter:inst2\|state.T_STOP 4 REG LCFF_X19_Y7_N27 7 " "Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 7.314 ns; Loc. = LCFF_X19_Y7_N27; Fanout = 7; REG Node = 'new_all:inst\|uarter:inst2\|state.T_STOP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.41 % ) " "Info: Total cell delay = 2.736 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.578 ns ( 62.59 % ) " "Info: Total interconnect delay = 4.578 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.314 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.314 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|fre:inst|bclk~clkctrl {} new_all:inst|uarter:inst2|state.T_STOP {} } { 0.000ns 0.000ns 1.526ns 2.226ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.536 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns RESET 1 PIN PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 10; PIN Node = 'RESET'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "next_five.bdf" "" { Schematic "C:/altera/90/cx/WIFI_OSC/FPGA/next_five.bdf" { { 88 -168 0 104 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.687 ns) + CELL(0.651 ns) 3.428 ns new_all:inst\|uarter:inst2\|Selector3~1 2 COMB LCCOMB_X19_Y7_N26 1 " "Info: 2: + IC(1.687 ns) + CELL(0.651 ns) = 3.428 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'new_all:inst\|uarter:inst2\|Selector3~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.338 ns" { RESET new_all:inst|uarter:inst2|Selector3~1 } "NODE_NAME" } } { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.536 ns new_all:inst\|uarter:inst2\|state.T_STOP 3 REG LCFF_X19_Y7_N27 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.536 ns; Loc. = LCFF_X19_Y7_N27; Fanout = 7; REG Node = 'new_all:inst\|uarter:inst2\|state.T_STOP'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { new_all:inst|uarter:inst2|Selector3~1 new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "t.vhd" "" { Text "C:/altera/90/cx/WIFI_OSC/FPGA/t.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 52.29 % ) " "Info: Total cell delay = 1.849 ns ( 52.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.687 ns ( 47.71 % ) " "Info: Total interconnect delay = 1.687 ns ( 47.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { RESET new_all:inst|uarter:inst2|Selector3~1 new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.536 ns" { RESET {} RESET~combout {} new_all:inst|uarter:inst2|Selector3~1 {} new_all:inst|uarter:inst2|state.T_STOP {} } { 0.000ns 0.000ns 1.687ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.314 ns" { CLK new_all:inst|fre:inst|bclk new_all:inst|fre:inst|bclk~clkctrl new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.314 ns" { CLK {} CLK~combout {} new_all:inst|fre:inst|bclk {} new_all:inst|fre:inst|bclk~clkctrl {} new_all:inst|uarter:inst2|state.T_STOP {} } { 0.000ns 0.000ns 1.526ns 2.226ns 0.826ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.536 ns" { RESET new_all:inst|uarter:inst2|Selector3~1 new_all:inst|uarter:inst2|state.T_STOP } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.536 ns" { RESET {} RESET~combout {} new_all:inst|uarter:inst2|Selector3~1 {} new_all:inst|uarter:inst2|state.T_STOP {} } { 0.000ns 0.000ns 1.687ns 0.000ns } { 0.000ns 1.090ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 81 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 30 19:07:18 2015 " "Info: Processing ended: Mon Mar 30 19:07:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
