Running: xsim.dir/i2c_uart_arbiter_tb_behav/xsimk -simmode gui -wdb i2c_uart_arbiter_tb_behav.wdb -simrunnum 0 -socket 41545
Design successfully loaded
Design Loading Memory Usage: 180348 KB (Peak: 180468 KB)
Design Loading CPU Usage: 1080 ms
Simulation completed
Simulation Memory Usage: 262344 KB (Peak: 319616 KB)
Simulation CPU Usage: 1100 ms
