0.6
2018.2
Jun 14 2018
20:41:02
X:/XilianX/SIGMA_TEAM_MICROPROCESSOR_ALU_1/SIGMA_TEAM_MICROPROCESSOR_ALU_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
X:/XilianX/SIGMA_TEAM_MICROPROCESSOR_ALU_1/SIGMA_TEAM_MICROPROCESSOR_ALU_1.srcs/sim_1/new/ALU_tb.v,1714814539,verilog,,,,ALU_tb,,,,,,,,
X:/XilianX/SIGMA_TEAM_MICROPROCESSOR_ALU_1/SIGMA_TEAM_MICROPROCESSOR_ALU_1.srcs/sources_1/new/ALU.v,1714814434,verilog,,X:/XilianX/SIGMA_TEAM_MICROPROCESSOR_ALU_1/SIGMA_TEAM_MICROPROCESSOR_ALU_1.srcs/sim_1/new/ALU_tb.v,,ALU,,,,,,,,
