<code: <//mealy1
module fsm_module(clk, reset, w, z);
	input clk, reset, w;
	output reg z;
	reg [1:0] current_state, next_state;
	parameter A=2'b00, B=2'b01,
				C=2'b10, D=2'b11;
	always @ (current_state, w)
		case (current_state)
			A: if (w == 1'b1) begin
				next_state = B; z = 1'b0; end
				else begin
				next_state = A; z = 1'b0; end
			B: if (w == 1'b1) begin
				next_state = C; z = 1'b0; end
				else begin
				next_state = D; z = 1'b0; end
			C: if (w == 1'b1) begin
				next_state = C; z = 1'b0; end
				else begin
				next_state = A; z = 1'b0; end
			D: if (w == 1'b1) begin
				next_state = B; z = 1'b1; end
				else begin
				next_state = A; z = 1'b0; end
			default: next_state = A;	
		endcase
		
	always @ (negedge reset, posedge clk)
		if (!reset) current_state <= A;
		else current_state <= next_state;
endmodule>