{"vcs1":{"timestamp_begin":1696330826.004226655, "rt":24.74, "ut":22.36, "st":0.93}}
{"vcselab":{"timestamp_begin":1696330850.871527277, "rt":1.80, "ut":0.56, "st":0.22}}
{"link":{"timestamp_begin":1696330852.771681742, "rt":1.14, "ut":0.74, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696330824.971932873}
{"VCS_COMP_START_TIME": 1696330824.971932873}
{"VCS_COMP_END_TIME": 1696330854.265218740}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 391732}}
{"stitch_vcselab": {"peak_mem": 227828}}
