{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752122691938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752122691938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 10 12:44:51 2025 " "Processing started: Thu Jul 10 12:44:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752122691938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752122691938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_from_gates -c mux_from_gates " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_from_gates -c mux_from_gates" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752122691938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752122692399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752122692399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_from_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_from_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_from_gates " "Found entity 1: mux_from_gates" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752122704011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752122704011 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_inv mux_from_gates.v(15) " "Verilog HDL Implicit Net warning at mux_from_gates.v(15): created implicit net for \"a_inv\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_inv mux_from_gates.v(16) " "Verilog HDL Implicit Net warning at mux_from_gates.v(16): created implicit net for \"b_inv\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 mux_from_gates.v(19) " "Verilog HDL Implicit Net warning at mux_from_gates.v(19): created implicit net for \"y0\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 mux_from_gates.v(20) " "Verilog HDL Implicit Net warning at mux_from_gates.v(20): created implicit net for \"y1\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 mux_from_gates.v(21) " "Verilog HDL Implicit Net warning at mux_from_gates.v(21): created implicit net for \"y2\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 mux_from_gates.v(22) " "Verilog HDL Implicit Net warning at mux_from_gates.v(22): created implicit net for \"y3\"" {  } { { "mux_from_gates.v" "" { Text "C:/Users/Miranda Family/PycharmProjects/intro-hdl/combinational-circuit/MarvinL/mux_from_gates/mux_from_gates.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752122704012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_from_gates " "Elaborating entity \"mux_from_gates\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752122704048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752122704521 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752122704521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752122704521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752122704521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752122704756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 10 12:45:04 2025 " "Processing ended: Thu Jul 10 12:45:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752122704756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752122704756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752122704756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752122704756 ""}
