$date
	Tue Apr 05 22:51:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_comb_test $end
$var wire 1 ! s_in $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ s_out $end
$scope module comb_test_inst0 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ s_out $end
$var reg 2 % bus_authority [1:0] $end
$var reg 1 ! s_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#10000
1"
#20000
0"
0#
#30000
1"
#40000
1!
0"
1$
#50000
1"
#60000
0!
0"
0$
#70000
1"
#80000
1!
0"
1$
#90000
1"
#100000
0!
0"
0$
#110000
1"
#120000
0"
