// æŒ‡ä»¤é¢„è¯»å–ï¼Œä¹Ÿå°±æ˜¯å…ˆæŠŠæŒ‡ä»¤ä»å­˜å‚¨å™¨ä¸­è¯»å‡ºï¿?
// this is pre_if for a minisys cpu
module pre_if (
    input [31:0] instr,
    input [31:0] pc,

    output [31:0] pre_pc
);

    wire [15:0] immediate = instr[15:0]; // i type immediate
    wire [25:0] address = instr[25:0]; // j type address
    
    wire Branch = (instr[31:26] == 6'b000100); // branch
    wire nBranch = (instr[31:26] == 6'b000101); // branch not equal
    wire Jump = (instr[31:26] == 6'b000010); // jump
    wire JumpAndLink = (instr[31:26] == 6'b000011); // jump and link
    
    wire [6:0] opcode = instr[31:25];
    // wire imme_extended = (6'b001100 == opcode || 6'b001101 == opcode)?{{16{1'b0}},immediate}:{{16{instr[15]}},immediate};
    wire [31:0] pc_plus_4 = pc + 4;
    
    wire [31:0] BranchAddr =  { {14{immediate[15]}}, immediate, 2'b0 };
    wire [31:0] JumpAddr = {pc_plus_4[31:28], address, 2'b0};  // To fix PC+4

    assign pre_pc = (Branch || nBranch) ? pc+4+BranchAddr :
                    (Jump || JumpAndLink) ? JumpAddr : 
                    pc + 4;

endmodule