priority_b_cnt	,	V_182
"DMA0"	,	L_70
VERDE_SMC_UCODE_SIZE	,	V_99
crtc_vblank_int	,	V_953
MCB_BUSY	,	V_503
SI_PM4_UCODE_SIZE	,	V_90
IH_RB_WPTR	,	V_887
other_heads_data_return_time	,	V_158
scratch	,	V_355
ENABLE_L2_FRAGMENT_PROCESSING	,	V_599
si_irq_init	,	F_232
size	,	V_61
si_disable_interrupt_state	,	F_231
si_ring_ib_execute	,	F_101
PA_SC_LINE_STIPPLE_STATE	,	V_341
TRAIN_DONE_D1	,	V_77
TRAIN_DONE_D0	,	V_76
IRQ_NONE	,	V_1014
MC_SEQ_SUP_CNTL	,	V_68
RADEON_WB_SCRATCH_OFFSET	,	V_437
"disabling GPU acceleration\n"	,	L_140
"%s: %zu bytes\n"	,	L_23
a	,	V_133
b	,	V_165
LC_REDO_EQ	,	V_1112
c	,	V_166
CP_RB0_CNTL	,	V_441
radeon_mc	,	V_576
real_vram_size	,	V_461
i	,	V_47
j	,	V_259
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_159
k	,	V_260
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_376
si_init_golden_registers	,	F_1
CP_RB0_RPTR_ADDR_HI	,	V_446
r	,	V_420
CP_RB2_RPTR_ADDR_HI	,	V_459
"force priority to high\n"	,	L_29
active_cu	,	V_261
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_35
PLL_RAMP_UP_TIME_2_MASK	,	V_1145
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_895
max_texture_channel_caches	,	V_286
IH_WPTR_OVERFLOW_CLEAR	,	V_917
"PCIE gen 2 link speeds already enabled\n"	,	L_144
cs_section_def	,	V_853
IH_WPTR_WRITEBACK_ENABLE	,	V_918
opcode	,	V_661
VCLK_SRC_SEL	,	F_317
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_630
CP_BUSY	,	V_479
si_irq_fini	,	F_245
UPLL_PDIV_A_MASK	,	V_1067
PACKET3_WRITE_CONST_RAM_OFFSET	,	V_666
PCI_EXP_LNKCTL	,	V_1092
CAYMAN_RING_TYPE_CP2_INDEX	,	V_407
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_639
si_get_xclk	,	F_4
reg_list_size	,	V_1030
si_asic_reset	,	F_138
DB_DEPTH_INFO	,	V_754
CP_PFP_HALT	,	V_402
IH_BUSY	,	V_496
line_time	,	V_147
"IH: DMA trap\n"	,	L_121
LS_OVERRIDE	,	V_819
le32_to_cpu	,	F_9
root	,	V_1070
R600_RING_TYPE_UVD_INDEX	,	V_1021
SLV_MEM_AGGRESSIVE_LS_EN	,	V_841
tahiti_io_mc_regs	,	V_62
si_tiling_mode_table_init	,	F_53
radeon_ttm_set_active_vram_size	,	F_104
"IH: D1 vblank\n"	,	L_98
GRBM_STATUS2	,	V_484
"CP DMA Bad SRC register\n"	,	L_47
"si_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_19
"HDP"	,	L_72
atom_context	,	V_1036
VGT_CACHE_INVALIDATION	,	V_337
RADEON_RESET_IH	,	V_497
oland_io_mc_regs	,	V_66
VM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_624
min_bandwidth	,	V_142
pci_pcie_cap	,	F_327
radeon_gtt_location	,	F_149
CP_MEQ_THRESHOLDS	,	V_329
tmp	,	V_30
"radeon/%s_mc2.bin"	,	L_21
evergreen_mc_save	,	V_511
VGT_VTX_VECT_EJECT_REG	,	V_642
block	,	V_744
bytes_per_pixel	,	V_151
CP_ME_CNTL	,	V_394
cayman_dma_resume	,	F_270
cp_int_cntl2	,	V_926
cp_int_cntl1	,	V_925
PACKET3_SET_CONFIG_REG_START	,	V_369
IA_BUSY	,	V_474
RADEON_CP_PACKET3_GET_OPCODE	,	F_177
fb_div	,	V_1047
si_setup_rb	,	F_70
UVD_UDEC_DB_ADDR_CONFIG	,	V_325
IRQ_HANDLED	,	V_1027
active_time	,	V_149
RADEON_CG_SUPPORT_UVD_MGCG	,	V_821
CHIP_OLAND	,	V_19
DRM_INFO	,	F_18
pitcairn_mgcg_cgcg_init	,	V_13
CAYMAN_RING_TYPE_DMA1_INDEX	,	V_952
CP_RB1_BASE	,	V_454
max_cu_per_sh	,	V_283
save	,	V_512
"IH: D%d flip\n"	,	L_111
RLC_LB_CNTR_MAX	,	V_871
VBLANK_STATUS	,	V_983
sh_per_se	,	V_258
enabled_rbs	,	V_269
current_sclk	,	V_191
dpm_enabled	,	V_189
"si_irq_process start: rptr %d, wptr %d\n"	,	L_97
ROW_SIZE_SHIFT	,	V_315
multi_gpu_tile_size	,	V_308
PF_RQ_PENDING	,	V_478
RADEON_RESET_GRBM	,	V_483
new_fw_data	,	V_42
MEM_POWER_OVERRIDE	,	V_834
RADEON_RESET_DMA1	,	V_491
PACKET3_INDIRECT_BUFFER_CONST	,	V_382
sw_mode	,	V_760
disabled_rbs	,	V_268
GRBM_REG_SGIT	,	F_201
new_io_mc_regs	,	V_46
CHANSIZE_MASK	,	V_583
PITCAIRN_MC_UCODE_SIZE	,	V_96
DMA_STATUS_REG	,	V_488
MST_MEM_LS_EN	,	V_839
si_disable_interrupts	,	F_230
si_update_rlc	,	F_192
HDP_NONSURFACE_INFO	,	V_571
max_pfn	,	V_622
RADEON_RESET_CP	,	V_481
ADDR_SURF_THIN_MICRO_TILING	,	V_238
cp_int_cntl	,	V_924
radeon_crtc_handle_vblank	,	F_252
"IH: D2 vline\n"	,	L_102
RLC_PUD	,	F_196
SOFT_RESET_SPI	,	V_526
crtc_htotal	,	V_184
"failed initializing DMA fences (%d).\n"	,	L_129
WREG32_P	,	F_255
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_314
GRBM_EE_BUSY	,	V_482
si_rlc_resume	,	F_227
BUF_SWAP_32BIT	,	V_440
SPLL_CNTL_MODE	,	V_553
DAC_AUTODETECT_INT_CONTROL	,	V_902
accel_working	,	V_1037
latency	,	V_160
IH_RB_CNTL	,	V_882
tmp1	,	V_796
"SRBM_SOFT_RESET=0x%08X\n"	,	L_38
tmp2	,	V_761
drm_pcie_get_speed_cap_mask	,	F_325
si_set_uvd_clocks	,	F_316
idx_value	,	V_675
"dpm thermal\n"	,	L_95
"radeon/%s_pfp.bin"	,	L_13
pkt	,	V_660
GC_USER_RB_BACKEND_DISABLE	,	V_266
LB_D3_VBLANK_INTERRUPT	,	V_990
DC_HPD1_INT_CONTROL	,	V_903
radeon_crtc_handle_flip	,	F_253
mc_shared_chmap	,	V_277
MICRO_TILE_MODE	,	F_55
PACKET3_DISPATCH_INDIRECT	,	V_683
DC_HPD5_INT_CONTROL	,	V_908
si_vm_packet3_compute_check	,	F_173
radeon_ib	,	V_378
sc_earlyz_tile_fifo_size	,	V_293
RADEON_RESET_GFX	,	V_476
"Invalid register 0x%x in CS\n"	,	L_45
DEEP_SLEEP_CLK_SEL_MASK	,	V_1164
HAINAN_GB_ADDR_CONFIG_GOLDEN	,	V_296
VM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_515
"limiting VRAM\n"	,	L_41
PACKET3_SET_CONTEXT_REG_START	,	V_864
"radeon: cp failed to lock ring (%d).\n"	,	L_31
CG_UPLL_FUNC_CNTL	,	V_1053
stat_regs	,	V_959
CGTS_SM_CTRL_REG	,	V_814
FB_READ_EN	,	V_299
GDS_BUSY	,	V_472
rmx_type	,	V_195
r600_set_bios_scratch_engine_hung	,	F_139
RADEON_CG_SUPPORT_GFX_CGCG	,	V_805
PACKET3_CP_DMA_CMD_DAS	,	V_678
gpu_pos	,	V_1074
radeon_ring_lockup_update	,	F_141
dce6_audio_fini	,	F_280
RADEON_WB_CP_RPTR_OFFSET	,	V_445
radeon_update_bandwidth_info	,	F_153
yclk	,	V_130
mode_config_initialized	,	V_208
mc_fw	,	V_50
si_enable_hdp_ls	,	F_216
SC_HIZ_TILE_FIFO_SIZE	,	F_84
si_mc_load_microcode	,	F_7
NOOFCOLS_MASK	,	V_304
mc_id	,	V_735
"IH: HPD3\n"	,	L_114
VBLANK_ACK	,	V_984
d3grph_int	,	V_976
BUG	,	F_17
radeon_surface_init	,	F_291
be32_to_cpup	,	F_12
CLK_OD_MASK	,	V_763
HDP_NONSURFACE_BASE	,	V_570
PACKET3_INCREMENT_DE_COUNTER	,	V_716
si_init_gfx_cgpg	,	F_200
"radeon: MC ucode required for NI+.\n"	,	L_141
NOOFCOLS_SHIFT	,	V_305
fw_data	,	V_41
dce6_wm_params	,	V_127
PCIE_CNTL2	,	V_836
si_cp_start	,	F_107
PACKET3_TCL1_ACTION_ENA	,	V_371
si_vm_fini	,	F_179
DRM_PCIE_SPEED_50	,	V_1081
RADEON_CG_SUPPORT_BIF_LS	,	V_837
reference_clock	,	V_27
fw_size	,	V_412
cu_bitmap	,	V_799
si_enable_hdp_mgcg	,	F_215
VGT_PRIMITIVE_TYPE	,	V_645
SPLL_CHG_STATUS	,	V_549
dce6_audio_init	,	F_274
hainan_golden_registers2	,	V_25
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_565
INVALIDATE_L2_CACHE	,	V_604
new_fw	,	V_52
DMA_CLK_CTRL	,	V_835
CG_SPLL_FUNC_CNTL	,	V_544
VM_L2_STATUS	,	V_509
"enabling PCIE gen 3 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_143
si_vm_flush	,	F_181
ES_AND_GS_AUTO	,	V_339
PCIE_LC_SPEED_CNTL	,	V_1083
PCIE_LC_N_FTS_CNTL	,	V_1122
full	,	V_134
radeon_hard_reset	,	V_559
gpu_addr	,	V_366
TA_CNTL_AUX	,	V_658
LB_D4_VBLANK_INTERRUPT	,	V_992
si_vm_packet3_gfx_check	,	F_172
si_irq_suspend	,	F_244
PACKET3_OCCLUSION_QUERY	,	V_688
PG_AFTER_GRBM_REG_ST_MASK	,	V_793
me_req_size	,	V_81
si_vm_packet3_cp_dma_check	,	F_171
WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_638
"Invalid CE packet3: 0x%x\n"	,	L_46
ptr	,	V_727
__le32	,	T_2
hdr	,	V_54
verde_golden_registers	,	V_15
next_rptr_gpu_addr	,	V_388
UPLL_RESET_MASK	,	V_1059
GC_USER_SHADER_ARRAY_CONFIG	,	V_256
PRIORITY_B_CNT	,	V_204
si_mc_program	,	F_143
PACKET3_PREAMBLE_CNTL	,	V_425
LC_N_FTS_MASK	,	V_1171
"Failed to load MC firmware!\n"	,	L_126
numchan	,	V_580
si_get_cu_enabled	,	F_67
mc_arb_ramcfg	,	V_278
VGT_GS_VERTEX_REUSE	,	V_340
disp_int	,	V_961
DC_LB_MEMORY_SPLIT	,	V_120
"si_irq_set: vblank 2\n"	,	L_85
thermal_int	,	V_942
evergreen_get_number_of_dram_channels	,	F_44
has_uvd	,	V_323
ce_hdr	,	V_410
si_mc_init	,	F_150
RREG32_PIF_PHY0	,	F_334
SOFT_RESET_GDS	,	V_522
PAGE_TABLE_BLOCK_SIZE	,	F_163
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_587
PROTECTIONS_SHIFT	,	V_743
DMA_POWER_CNTL	,	V_833
HDP_LS_ENABLE	,	V_846
GRPH_PFLIP_INT_MASK	,	V_958
DPG_PIPE_LATENCY_CONTROL	,	V_202
RREG32_PIF_PHY1	,	F_340
ARRAY_2D_TILED_THIN1	,	V_221
WRITE_DATA_DST_SEL	,	F_183
SPLL_CTLREQ_CHG	,	V_547
ptr_mask	,	V_1006
num_crtc	,	V_209
P_IGNORE_EDB_ERR	,	V_1128
LC_XMIT_N_FTS_OVERRIDE_EN	,	V_1124
PLL_POWER_STATE_IN_OFF_0_MASK	,	V_1135
"IH: D6 vline\n"	,	L_110
ADDR_SURF_BANK_HEIGHT_1	,	V_233
ADDR_SURF_BANK_HEIGHT_2	,	V_232
pm_method	,	V_187
ADDR_SURF_BANK_HEIGHT_4	,	V_227
WREG32_PCIE	,	F_214
buffer_alloc	,	V_115
rb_bufsz	,	V_431
INTERRUPT_CNTL	,	V_912
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_606
si_pcie_gart_tlb_flush	,	F_154
restart_ih	,	V_1015
SI_MC_UCODE_SIZE	,	V_93
CP_SEM_WAIT_TIMER	,	V_432
si_vm_init	,	F_178
GRBM_GFX_INDEX	,	V_250
CG_MULT_THERMAL_STATUS	,	V_38
RLC_LB_CNTL	,	V_866
cayman_dma_stop	,	F_282
r600_ring_init	,	F_296
RLC_PDD	,	F_197
"IH: GUI idle\n"	,	L_124
UPLL_REF_DIV_MASK	,	V_1064
latency_hiding	,	V_172
mem_max_burst_length_bytes	,	V_303
SPI_CONFIG_CNTL_1	,	V_331
radeon_ring_write	,	F_93
PACKET3_DRAW_INDIRECT_MULTI	,	V_698
clear_state_gpu_addr	,	V_791
DC_HPD6_INTERRUPT	,	V_1004
radeon_get_clock_info	,	F_292
THERM_INT_MASK_HIGH	,	V_947
oland_mgcg_cgcg_init	,	V_22
gb_addr_config	,	V_276
SPI_STATIC_THREAD_MGMT_3	,	V_262
SPI_STATIC_THREAD_MGMT_1	,	V_654
shutdown	,	V_1013
SPI_STATIC_THREAD_MGMT_2	,	V_655
LC_GO_TO_RECOVERY	,	V_1126
disp_clk_request_efficiency	,	V_138
dce6_available_bandwidth	,	F_37
bridge_cfg	,	V_1086
GRPH_INT_STATUS	,	V_974
PLL_POWER_STATE_IN_OFF_0	,	F_335
rlc_req_size	,	V_83
DRM_PCIE_SPEED_80	,	V_1082
PLL_POWER_STATE_IN_OFF_1	,	F_338
PACKET3_SET_PREDICATION	,	V_689
VGT_ESGS_RING_SIZE	,	V_643
"DMA1"	,	L_71
temp	,	V_36
CB_BUSY	,	V_471
src_id	,	V_1007
si_halt_rlc	,	F_191
DMA_PGFSM_WRITE	,	V_778
NOOFCHAN_MASK	,	V_125
atomic_xchg	,	F_248
dce6_average_bandwidth_vs_available_bandwidth	,	F_41
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_611
MACRO_TILE_ASPECT	,	F_61
SPLL_SW_DIR_CONTROL	,	V_554
MPLL_CLKOUT_SEL	,	F_349
RLC_SAVE_AND_RESTORE_BASE	,	V_787
dpm_thermal	,	V_957
si_gpu_soft_reset	,	F_123
TCLK	,	V_33
upper_32_bits	,	F_98
GFX_POWER_STATUS	,	V_756
gpu_cfg	,	V_1087
ce_req_size	,	V_82
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_625
dev	,	V_104
SPI_CONFIG_CNTL	,	V_657
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_607
ARRAY_SIZE	,	F_3
SPLL_RESET	,	V_555
"IB initialization failed (%d).\n"	,	L_133
BANK_SELECT	,	F_160
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_34
si_get_gpu_clock_counter	,	F_313
si_vm_reg_valid	,	F_169
crtc_offset	,	V_121
CP_STRMOUT_CNTL	,	V_641
LB_D3_VLINE_INTERRUPT	,	V_991
LB_D6_VLINE_INTERRUPT	,	V_997
pci_read_config_word	,	F_328
MISC_CLK_CNTL	,	V_1163
MC_VM_FB_LOCATION	,	V_569
bios	,	V_1039
INT_SEL	,	F_100
READ_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_636
si_enable_mgcg	,	F_205
active_cus	,	V_327
DMA_BUSY	,	V_493
FORCE_EOV_MAX_REZ_CNT	,	F_87
mc_vram_size	,	V_577
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_594
hpd	,	V_956
order_base_2	,	F_118
CB_CGTT_SCLK_CTRL	,	V_812
ROW_SIZE	,	F_74
si_suspend	,	F_278
ce_fw	,	V_108
SPI_LB_CU_MASK	,	V_868
RLC_CAPTURE_GPU_CLOCK_COUNT	,	V_1042
PACKET3_DRAW_INDEX_INDIRECT_MULTI	,	V_706
LB_D5_VBLANK_INTERRUPT	,	V_994
SI_CE_UCODE_SIZE	,	V_91
radeon_fence_process	,	F_254
VC_AND_TC	,	V_338
PACKET3_CP_DMA_CMD_DAIC	,	V_679
SPLL_BYPASS_EN	,	V_545
BANK_WIDTH	,	F_59
RADEON_RESET_SEM	,	V_499
RADEON_WB_CP2_RPTR_OFFSET	,	V_458
one_reg_wr	,	V_728
CLK_OD	,	F_187
UPLL_VCO_MODE_MASK	,	V_1058
dce6_bandwidth_update	,	F_51
PCI_EXP_LNKCTL_HAWD	,	V_1093
info	,	V_674
CG_CLKPIN_CNTL_2	,	V_31
CB_PERFCOUNTER3_SELECT0	,	V_348
CB_PERFCOUNTER3_SELECT1	,	V_349
CHIP_ARUBA	,	V_185
count	,	V_721
hainan_io_mc_regs	,	V_67
LC_L0S_INACTIVITY_MASK	,	V_1130
PCIE_LC_LINK_WIDTH_CNTL	,	V_1099
hsc	,	V_199
"IH: D3 vline\n"	,	L_104
io_debug_array_offset_bytes	,	V_58
LC_UPCONFIGURE_DIS	,	V_1102
LC_L1_INACTIVITY_MASK	,	V_1131
pipe_offset	,	V_116
SC_BUSY	,	V_465
si_vm_decode_fault	,	F_180
vclk	,	V_1045
"si_irq_set: sw int gfx\n"	,	L_78
asic	,	V_395
PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_632
"si_irq_set: vblank 0\n"	,	L_83
radeon_gem_fini	,	F_308
AUTO_INVLD_EN	,	F_89
RREG32_UVD_CTX	,	F_207
sc_prim_fifo_size_frontend	,	V_290
mc_req_size	,	V_84
PACKET3_BASE_INDEX	,	F_110
"Expecting atombios for cayman GPU\n"	,	L_136
fw_name	,	V_87
verde_pg_init	,	V_18
CHIP_VERDE	,	V_14
rptr	,	V_888
LC_RENEGOTIATION_SUPPORT	,	V_1100
UVD_CGC_CTRL2	,	V_768
radeon_ring_test_lockup	,	F_142
RADEON_PG_SUPPORT_SDMA	,	V_776
si_enable_interrupts	,	F_229
lock	,	V_1016
si_pcie_gart_disable	,	F_164
PACKET3_SH_KCACHE_ACTION_ENA	,	V_373
"SH"	,	L_66
RLC_GCPM_GENERAL_3	,	V_806
CP_RB2_RPTR_ADDR	,	V_457
DC_HPDx_INT_ACK	,	V_999
vram_width	,	V_584
radeon_ib_pool_fini	,	F_303
RPTR_REARM	,	V_923
dram_bandwidth	,	V_143
DMIF_BUFFERS_ALLOCATED_COMPLETED	,	V_123
TMON_CLK_SEL	,	F_346
ROQ_IB2_START	,	F_78
CONFIG_MEMSIZE	,	V_558
PROTECTIONS_MASK	,	V_742
hainan_mgcg_cgcg_init	,	V_26
status	,	V_734
"VERDE"	,	L_6
si_cp_load_microcode	,	F_105
RUN_MASK	,	V_69
"radeon: failed initializing UVD (%d).\n"	,	L_132
PA_SC_FORCE_EOV_MAX_CNTS	,	V_336
"tahiti"	,	L_3
evergreen_fix_pci_max_read_req_size	,	F_73
pcie_capability_read_dword	,	F_344
HDP_NONSURFACE_SIZE	,	V_572
PLL_RAMP_UP_TIME_0_MASK	,	V_1142
si_update_cg	,	F_217
"IH: thermal low to high\n"	,	L_122
copy_ring_index	,	V_397
dpm	,	V_1022
evergreen_print_gpu_status_regs	,	F_125
"si_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_22
"\t0x%08x\n"	,	L_54
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_563
GRBM_CNTL	,	V_297
CP_ME_RAM_DATA	,	V_418
regs_size	,	V_48
gtt_base_align	,	V_578
CC_RB_BACKEND_DISABLE	,	V_264
"IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n"	,	L_96
size_t	,	T_3
AUTO_PG_EN	,	V_785
RADEON_CG_BLOCK_GFX	,	V_847
hainan_golden_registers	,	V_24
DC_HPDx_INT_POLARITY	,	V_904
IH_RB_ENABLE	,	V_884
DMA_PGFSM_CONFIG	,	V_779
si_default_state	,	V_427
radeon_crtc	,	V_111
"si_irq_set: hpd 3\n"	,	L_91
si_init_microcode	,	F_14
CP_PFP_UCODE_ADDR	,	V_413
GFX_PG_SRC	,	V_789
dce6_dmif_request_bandwidth	,	F_35
SC_EARLYZ_TILE_FIFO_SIZE	,	F_85
VALID_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_634
PB1_PIF_CNTL	,	V_1153
priority_a_mark	,	V_178
header	,	V_56
max_src_lines_per_dst_line	,	V_161
CGCG_EN	,	V_810
gtt_start	,	V_608
DYN_RR_EN	,	V_767
TMON_CLK_SEL_MASK	,	V_1162
DMA1_REGISTER_OFFSET	,	V_322
d1grph_int	,	V_973
THM_CLK_CNTL	,	V_1160
DCLK_SRC_SEL_MASK	,	V_1052
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_897
request_firmware	,	F_19
reg_base	,	V_357
HDP_HOST_PATH_CNTL	,	V_352
"DB_HTILE"	,	L_62
si_resume	,	F_275
PACKET3_ME_INITIALIZE	,	V_421
"IH: D5 vline\n"	,	L_108
ADDR_SURF_TILE_SPLIT_4KB	,	V_220
GRBM_READ_TIMEOUT	,	F_72
CP_CE_UCODE_ADDR	,	V_415
DC_HPD1_INTERRUPT	,	V_998
OVERRIDE	,	V_820
LC_INITIATE_LINK_SPEED_CHANGE	,	V_1116
VM_INVALIDATE_REQUEST	,	V_588
si_get_csb_size	,	F_219
si_enable_mc_ls	,	F_209
radeon_ib_pool_init	,	F_272
R600_WB_IH_WPTR_OFFSET	,	V_920
fence	,	V_361
RADEON_CG_SUPPORT_MC_MGCG	,	V_829
aper_size	,	V_586
PIPE_INTERLEAVE_SIZE_MASK	,	V_313
pd_gpu_addr	,	V_748
LC_L1_INACTIVITY	,	F_333
RADEON_CP_PACKET_GET_COUNT	,	F_176
dclk	,	V_1046
RADEON_CG_SUPPORT_HDP_LS	,	V_845
"Unknown packet type %d !\n"	,	L_56
cs_extent_def	,	V_855
current_data_rate	,	V_1076
"si_irq_set: sw int dma1\n"	,	L_82
"IH: D4 vblank\n"	,	L_105
LC_XMIT_N_FTS_MASK	,	V_1123
CG_UPLL_FUNC_CNTL_5	,	V_1056
CG_UPLL_FUNC_CNTL_4	,	V_1065
CG_UPLL_FUNC_CNTL_3	,	V_1062
PACKET3_COPY_DATA	,	V_720
CG_UPLL_FUNC_CNTL_2	,	V_1050
LC_DYN_LANES_PWR_STATE_MASK	,	V_1150
L2_BUSY	,	V_510
radeon_pci_config_reset	,	F_137
PACKET3_EVENT_WRITE	,	V_711
"IH: D2 vblank\n"	,	L_101
"Failed to init rlc BOs!\n"	,	L_127
min	,	F_36
"verde"	,	L_7
MC_VM_AGP_BOT	,	V_575
BCLK_AS_XCLK	,	V_1166
rdev	,	V_2
FAULT_VMID_MASK	,	V_739
interlaced	,	V_168
smc_req_size	,	V_85
d6grph_int	,	V_979
dmif_req_bandwidth	,	V_145
si_enable_uvd_mgcg	,	F_206
THERM_INT_MASK_LOW	,	V_948
RADEON_CG_SUPPORT_GFX_CP_LS	,	V_815
"IH: CP EOP\n"	,	L_120
LOAD_BALANCE_ENABLE	,	V_867
si_rlc_start	,	F_224
PACKET3_WAIT_REG_MEM	,	V_708
protections	,	V_741
reg_index	,	V_863
FORCE_BIF_REFCLK_EN	,	V_1167
XTALIN_DIVIDE	,	V_35
ADDR_SURF_BANK_WIDTH_2	,	V_239
disp_priority	,	V_197
ADDR_SURF_BANK_WIDTH_1	,	V_226
VERDE_GB_ADDR_CONFIG_GOLDEN	,	V_295
radeon_use_pflipirq	,	V_1020
si_set_clk_bypass_mode	,	F_133
PACKET3_DISPATCH_DIRECT	,	V_682
PA_CL_ENHANCE	,	V_353
si_enable_gfx_cgpg	,	F_195
RLC_RL_BASE	,	V_869
R600_WB_DMA_RPTR_OFFSET	,	V_1033
PACKET3_MEM_WRITE	,	V_709
RADEON_CG_SUPPORT_HDP_MGCG	,	V_842
PCI_EXP_DEVSTA	,	V_1107
RADEON_CG_SUPPORT_GFX_MGCG	,	V_813
"IH: UVD int: 0x%08x\n"	,	L_118
mode_info	,	V_207
dce6_data_return_bandwidth	,	F_33
dmif_size	,	V_164
cayman_dma_fini	,	F_300
idx	,	V_671
installed	,	V_944
RLC_LB_CNTR_INIT	,	V_872
GRPH_PFLIP_INT_OCCURRED	,	V_980
printk	,	F_20
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_600
"radeon/%s_smc.bin"	,	L_24
MPLL_CNTL_MODE	,	V_551
PACKET3_WRITE_DATA	,	V_387
"si_irq_set: sw int cp2\n"	,	L_80
dev_err	,	F_156
PACKET3_CP_DMA_CMD_SAIC	,	V_677
"IH: D6 vblank\n"	,	L_109
oland_golden_registers	,	V_20
cpu_to_le32	,	F_221
GRBM_REG_SGIT_MASK	,	V_792
PACKET3_PFP_SYNC_ME	,	V_710
SSEN_MASK	,	V_1061
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_703
PRIORITY_MARK_MASK	,	V_200
disp_dram_allocation	,	V_135
mask	,	V_252
"smc: error loading firmware \"%s\"\n"	,	L_25
"IH: HPD4\n"	,	L_115
"radeon: IH init failed (%d).\n"	,	L_131
release_firmware	,	F_22
VM_CONTEXT0_CNTL2	,	V_615
LB_D4_VLINE_INTERRUPT	,	V_993
SOFT_RESET_DMA	,	V_534
si_get_temp	,	F_6
DMIF_BUFFERS_ALLOCATED	,	F_25
UPLL_PDIV_B_MASK	,	V_1068
tahiti_golden_registers2	,	V_9
save_restore_gpu_addr	,	V_788
CP_RB_WPTR_DELAY	,	V_434
ARRAY_LINEAR_ALIGNED	,	V_235
base	,	V_118
SI_PFP_UCODE_SIZE	,	V_89
LATENCY_WATERMARK_MASK	,	F_48
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_705
enable	,	V_393
REPLAY_MEM_LS_EN	,	V_840
PACKET3_COND_EXEC	,	V_690
RLC_CLEAR_STATE_RESTORE_BASE	,	V_790
si_enable_dma_mgcg	,	F_211
LC_CURRENT_DATA_RATE_SHIFT	,	V_1085
"No VRAM object for PCIE GART.\n"	,	L_43
work	,	V_1026
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_966
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_968
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_970
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_972
RADEON_CG_BLOCK_BIF	,	V_850
PACKET3_LOAD_CONST_RAM	,	V_664
dce6_dram_bandwidth	,	F_27
radeon_ring_unlock_commit	,	F_111
RB_RPTR_WR_ENA	,	V_442
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_896
CG_SPLL_FUNC_CNTL_2	,	V_546
LB_D5_VLINE_INTERRUPT	,	V_995
"si_irq_set: hpd 6\n"	,	L_94
CF_RQ_PENDING	,	V_477
LC_CURRENT_DATA_RATE_MASK	,	V_1084
PITCAIRN_SMC_UCODE_SIZE	,	V_97
cursor_line_pair_return_time	,	V_156
SH_BROADCAST_WRITES	,	V_248
PIPE_CONFIG	,	F_56
CP_RB0_RPTR_ADDR	,	V_444
INT_MASK	,	V_894
LB_D2_VBLANK_INTERRUPT	,	V_988
wm_low	,	V_173
ENABLE_ADVANCED_DRIVER_MODEL	,	V_595
gtt_size	,	V_640
evergreen_mc_wait_for_idle	,	F_130
max_rb_num_per_se	,	V_263
max_shader_engines	,	V_281
WRITE_DATA_ENGINE_SEL	,	F_182
radeon_dpm_get_mclk	,	F_45
PG_CNTL_ENABLE	,	V_777
VLINE_ACK	,	V_987
hpd1	,	V_933
hpd2	,	V_934
hpd3	,	V_935
hpd4	,	V_936
hpd5	,	V_937
LS2_EXIT_TIME_MASK	,	V_1152
hpd6	,	V_938
SC_BACKEND_PRIM_FIFO_SIZE	,	F_83
UPLL_FB_DIV	,	F_321
dce6_average_bandwidth	,	F_38
RLC_CNTL	,	V_771
CP_RB0_WPTR	,	V_443
vm_manager	,	V_621
IH_WPTR_OVERFLOW_ENABLE	,	V_916
UPLL_BYPASS_EN_MASK	,	V_1054
udelay	,	F_13
arb_control3	,	V_183
high_to_low	,	V_1024
GFX_CLOCK_STATUS	,	V_757
RADEON_RESET_COMPUTE	,	V_519
RASTER_CONFIG_RB_MAP_3	,	V_273
RLC_PG_CNTL	,	V_782
RASTER_CONFIG_RB_MAP_0	,	V_272
SRBM_STATUS2	,	V_492
"si_irq_set: vblank 3\n"	,	L_86
RASTER_CONFIG_RB_MAP_2	,	V_274
SCLK_MUX_UPDATE	,	V_550
vclk_div	,	V_1048
LC_RECONFIG_NOW	,	V_1106
si_irq_disable	,	F_243
RLC_TTPD	,	F_198
PACKET3_CP_DMA	,	V_725
CMON_CLK_SEL	,	F_345
offset	,	V_831
CP_ME_RAM_RADDR	,	V_419
ADDR_SURF_TILE_SPLIT_512B	,	V_237
DCM	,	V_765
PACKET3_DRAW_INDEX_INDIRECT	,	V_693
RLC_SERDES_WR_MASTER_MASK_1	,	V_808
vram_scratch	,	V_568
RLC_SERDES_WR_MASTER_MASK_0	,	V_807
SEM_BUSY	,	V_498
dfixed_const	,	F_28
DMA_PACKET_NOP	,	V_1034
RADEON_CG_SUPPORT_MC_LS	,	V_827
available_bandwidth	,	V_154
PCI_EXP_LNKCTL2	,	V_1109
schedule_work	,	F_256
PCI_EXP_DEVSTA_TRPND	,	V_1108
PLL_POWER_STATE_IN_TXS2_0_MASK	,	V_1136
sc_hiz_tile_fifo_size	,	V_292
RADEON_PACKET_TYPE3	,	V_731
RADEON_PACKET_TYPE2	,	V_730
pci_clear_master	,	F_136
si_init_ao_cu_mask	,	F_202
RLC_SERDES_WR_CTRL	,	V_809
reset_mask	,	V_462
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_635
PACKET3_INDEX_TYPE	,	V_697
WREG32_PIF_PHY0	,	F_337
WREG32_PIF_PHY1	,	F_341
rlc_firmware_header_v1_0	,	V_876
max_sh_per_se	,	V_284
RADEON_PACKET_TYPE0	,	V_729
si_get_number_of_dram_channels	,	F_26
pixel_period	,	V_175
UVD_UDEC_ADDR_CONFIG	,	V_324
line_fill_time	,	V_163
dce6_dram_bandwidth_for_display	,	F_32
dce6_line_buffer_adjust	,	F_23
ucode_size_bytes	,	V_59
si_default_size	,	V_424
command	,	V_673
vblank_queue	,	V_1019
KERN_ERR	,	V_106
LATENCY_HIGH_WATERMARK	,	F_50
sclk	,	V_137
fixed20_12	,	T_4
crtc_id	,	V_117
LC_SET_QUIESCE	,	V_1111
PACKET3_CE_WRITE	,	V_670
PACKET3_WRITE_GDS_RAM	,	V_685
PRIORITY_ALWAYS_ON	,	V_198
tahiti_mgcg_cgcg_init	,	V_8
DMA_RB_CNTL	,	V_517
"\t0x%08x &lt;---\n"	,	L_53
RADEON_CG_BLOCK_SDMA	,	V_849
thermal	,	V_1023
SOFT_RESET_DB	,	V_521
SOFT_RESET_DC	,	V_536
RADEON_CG_SUPPORT_SDMA_MGCG	,	V_832
dfixed_div	,	F_29
PB0_PIF_CNTL	,	V_1151
"TC"	,	L_64
gpu_clock_mutex	,	V_1041
DMA_PACKET	,	F_269
si_enable_dma_pg	,	F_193
ring_obj	,	V_1040
CP_MEM_LS_EN	,	V_817
DC_LB_MEMORY_CONFIG	,	F_24
radeon_fence	,	V_360
RREG32_PCIE	,	F_213
dram_channels	,	V_131
r600_vram_scratch_init	,	F_261
disable_plloff_in_l1	,	V_1119
r600_ih_ring_init	,	F_298
"enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n"	,	L_145
sumo_rlc_fini	,	F_301
PACKET3_SET_CONFIG_REG_END	,	V_724
DMA1_BUSY	,	V_494
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_428
ASIC_IS_AVIVO	,	F_288
RREG32	,	F_5
"CB"	,	L_57
other_mode	,	V_114
CG_CGTT_LOCAL_1	,	V_825
CG_CGTT_LOCAL_0	,	V_824
interrupt_cntl	,	V_910
LC_LINK_WIDTH_SHIFT	,	V_1103
reference_freq	,	V_29
num_tile_pipes	,	V_302
ucode_size	,	V_49
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_596
"si_fw: mixing new and old firmware!\n"	,	L_27
active_cu_number	,	V_797
PAGE_TABLE_DEPTH	,	F_162
OLAND_SMC_UCODE_SIZE	,	V_101
dram_efficiency	,	V_129
"VM fault (0x%02x, vmid %d) at page %u, %s from %s (%d)\n"	,	L_74
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_75
irq	,	V_943
RLC_GPU_CLOCK_COUNT_MSB	,	V_1044
"IH: D5 vblank\n"	,	L_107
si_enable_cgcg	,	F_204
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_898
SOFT_RESET_IA	,	V_531
EVENT_TYPE	,	F_95
GRBM_SOFT_RESET	,	V_542
SCRATCH_UMSK	,	V_404
DMA0_REGISTER_OFFSET	,	V_321
reg	,	V_359
CHIP_TAHITI	,	V_4
PLL_RAMP_UP_TIME_3_MASK	,	V_1147
num_reg	,	V_356
LC_DYN_LANES_PWR_STATE	,	F_342
MC_VM_MX_L1_TLB_CNTL	,	V_591
ret	,	V_726
PCIE_LC_CNTL	,	V_1129
PLL_POWER_STATE_IN_OFF_1_MASK	,	V_1138
spll	,	V_28
PACKET3_SET_CE_DE_COUNTERS	,	V_663
evergreen	,	V_960
GFX_LS_STATUS	,	V_758
LC_LINK_WIDTH_MASK	,	V_1101
mc2_req_size	,	V_86
PA_SC_FIFO_SIZE	,	V_332
MC_SEQ_IO_DEBUG_INDEX	,	V_71
SOFT_RESET_IH	,	V_539
si_rlc_reset	,	F_223
CG_DT_MASK	,	V_764
VM_CONTEXT1_CNTL2	,	V_626
si_pcie_gart_fini	,	F_166
pci_write_config_word	,	F_329
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_560
is_atom_bios	,	V_1038
"si_cp: validation failed for firmware \"%s\"\n"	,	L_15
sc_prim_fifo_size_backend	,	V_291
"Wait for MC idle timedout !\n"	,	L_36
mc_latency	,	V_153
hw_mode	,	V_769
"CB_FMASK"	,	L_58
DC_HPD2_INT_CONTROL	,	V_905
tahiti_golden_rlc_registers	,	V_7
atom_asic_init	,	F_276
CP_RB2_BASE	,	V_460
RADEON_RESET_VMC	,	V_502
d5grph_int	,	V_978
gtt_end	,	V_610
DC_HPD6_INT_CONTROL	,	V_909
DMA_TILING_CONFIG	,	V_320
"pitcairn"	,	L_5
MC_ARB_RAMCFG	,	V_301
DC_HPD4_INT_CONTROL	,	V_907
lb_size	,	V_170
si_rlc_stop	,	F_128
PACKET3_TC_ACTION_ENA	,	V_372
DRM_DEBUG	,	F_15
family	,	V_3
"Loading %s Microcode\n"	,	L_12
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_613
SOFT_RESET_MC	,	V_541
VM_L2_CNTL	,	V_597
num_gpus	,	V_307
si_cp_resume	,	F_116
CLOCK_GATING_DIS	,	V_843
pfp_fw	,	V_103
current_lw	,	V_1091
RLC_BUSY	,	V_486
d2grph_int	,	V_975
latency_tolerant_lines	,	V_171
DMIF_ADDR_CONFIG	,	V_317
RADEON_CG_BLOCK_HDP	,	V_852
si_create_bitmask	,	F_66
ENABLE_L1_FRAGMENT_PROCESSING	,	V_593
"RLC"	,	L_69
si_startup	,	F_258
VGA_MEMORY_DISABLE	,	V_562
ddev	,	V_1017
radeon_gart_table_vram_unpin	,	F_165
MC_SEQ_SUP_PGM	,	V_73
DC_HPD3_INTERRUPT	,	V_1001
"HAINAN"	,	L_10
PACKET3_COND_WRITE	,	V_722
INTERRUPT_CNTL2	,	V_911
INACTIVE_CUS_MASK	,	V_255
"Probable bad vram size: 0x%08x\n"	,	L_42
pg_flags	,	V_775
radeon_ucode_print_gfx_hdr	,	F_106
radeon_uvd_fini	,	F_306
ridx	,	V_746
vsc	,	V_152
CG_UPLL_SPREAD_SPECTRUM	,	V_1060
src_width	,	V_148
drm_handle_vblank	,	F_250
CP_PFP_UCODE_DATA	,	V_414
si_init	,	F_286
SPLL_REFCLK_SEL_MASK	,	V_1170
ENABLE_L1_TLB	,	V_592
saved_table_addr	,	V_623
new_chip_name	,	V_79
err	,	V_88
rlc	,	V_773
LC_FORCE_DIS_HW_SPEED_CHANGE	,	V_1114
si_vm_packet3_ce_check	,	F_170
SOFT_RESET_PA	,	V_523
ROQ_IB1_START	,	F_77
"si_smc: Bogus length %zu in firmware \"%s\"\n"	,	L_26
PACKET3_SET_CONTEXT_REG	,	V_430
disable_l0s	,	V_1117
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_44
num_tile_mode_states	,	V_211
TILE_SPLIT	,	F_57
si_cs_data	,	V_1031
"failed initializing CP fences (%d).\n"	,	L_128
PACKET3_DRAW_INDEX_OFFSET_2	,	V_704
"IH: HPD1\n"	,	L_112
CHANSIZE_OVERRIDE	,	V_582
rmb	,	F_249
BCI_BUSY	,	V_466
msi_enabled	,	V_922
mode	,	V_113
WREG32_PCIE_PORT	,	F_330
pitcairn_golden_rlc_registers	,	V_12
PLL_POWER_STATE_IN_TXS2_1	,	F_339
VGT_INDEX_TYPE	,	V_646
RLC_AUTO_PG_CTRL	,	V_784
PACKET3_NUM_INSTANCES	,	V_701
CG_DT	,	F_186
radeon_fence_driver_start_ring	,	F_264
buffer	,	V_862
PLL_POWER_STATE_IN_TXS2_0	,	F_336
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_567
ADDR_SURF_DISPLAY_MICRO_TILING	,	V_236
vram_is_ddr	,	V_581
LB_D6_VBLANK_INTERRUPT	,	V_996
si_fence_ring_emit	,	F_92
shader_engine_tile_size	,	V_306
radeon_dpm_get_sclk	,	F_46
CP_CE_UCODE_DATA	,	V_416
si_get_rb_disabled	,	F_69
clk_req_support	,	V_1133
CHIP_HAINAN	,	V_23
lb_partitions	,	V_169
SPLL_STATUS	,	V_548
SMC_CG_IND_START	,	V_823
"si_irq_set: sw int dma\n"	,	L_81
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_109
"si_irq_set: hpd 2\n"	,	L_90
si_pcie_gen3_enable	,	F_259
SOFT_RESET_SC	,	V_524
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_713
running	,	V_43
si_program_aspm	,	F_260
SOFT_RESET_DMA1	,	V_535
RLC_MAX_PG_CU	,	V_801
SQC_CACHES	,	V_653
visible_vram_size	,	V_400
mem_row_size_in_kb	,	V_217
pfp_req_size	,	V_80
se_num	,	V_245
"CP"	,	L_65
si_ib_parse	,	F_174
"VGT"	,	L_67
bridge_cfg2	,	V_1088
IA_BUSY_NO_DMA	,	V_475
SOFT_RESET_TA	,	V_529
"UVD fences init error (%d).\n"	,	L_130
CP_PERFMON_CNTL	,	V_334
DMA_RB_ENABLE	,	V_518
smc_fw	,	V_110
SOFT_RESET_TC	,	V_528
sumo_rlc_init	,	F_262
disp_int_cont5	,	V_971
SOFT_RESET_SX	,	V_527
disp_int_cont3	,	V_967
disp_int_cont4	,	V_969
disp_int_cont2	,	V_965
CP_RB1_RPTR_ADDR_HI	,	V_453
SOFT_RESET_GRBM	,	V_533
radeon_uvd_suspend	,	F_284
"unknown"	,	L_73
RLC_LB_INIT_CU_MASK	,	V_873
ADDR_SURF_TILE_SPLIT_256B	,	V_230
si_fini	,	F_304
ring	,	V_363
PACKET3_WAIT_ON_DE_COUNTER	,	V_669
return_efficiency	,	V_136
ih_cntl	,	V_879
dce6_average_bandwidth_vs_dram_bandwidth_for_display	,	F_40
PACKET3	,	F_94
radeon_ucode_print_rlc_hdr	,	F_228
ext	,	V_856
PA_SU_LINE_STIPPLE_VALUE	,	V_651
vmid	,	V_738
RADEON_GPU_PAGE_SIZE	,	V_439
start_reg	,	V_672
worst_chunk_return_time	,	V_155
FB_WRITE_EN	,	V_300
LS2_EXIT_TIME	,	F_343
RLC_CGCG_CGLS_CTRL	,	V_803
DB_BUSY	,	V_470
max_backends_per_se	,	V_285
VM_CONTEXT0_CNTL	,	V_616
radeon_wb_disable	,	F_285
PACKET3_CP_DMA_CMD_SAS	,	V_676
IH_RB_RPTR	,	V_886
mutex_unlock	,	F_315
radeon_pcie_gen2	,	V_1078
BACKEND_DISABLE_MASK	,	V_265
disable_clkreq	,	V_1120
uvd_v1_0_init	,	F_271
bandwidth	,	V_132
RLC_ENABLE	,	V_772
UVD_CGC_CTRL	,	V_762
r600_pcie_gart_init	,	F_299
"si_irq_set: vblank 4\n"	,	L_87
VGT_TF_MEMORY_BASE	,	V_650
PACKET3_DUMP_CONST_RAM	,	V_667
split_equal_to_row_size	,	V_214
mutex_lock	,	F_314
LC_DETECTED_LINK_WIDTH_SHIFT	,	V_1096
verde_io_mc_regs	,	V_65
disable_l1	,	V_1118
TAHITI_GB_ADDR_CONFIG_GOLDEN	,	V_294
radeon_bo_init	,	F_294
priority_b_mark	,	V_179
RADEON_CP_PACKET2	,	V_1032
SOFT_RESET_VMC	,	V_540
mdelay	,	F_119
CP_RB1_WPTR	,	V_450
ZCLK_SEL	,	F_348
CMON_CLK_SEL_MASK	,	V_1161
blackout	,	V_44
si_gpu_pci_config_reset	,	F_135
radeon_ring	,	V_362
blank_time	,	V_150
CC_GC_SHADER_ARRAY_CONFIG	,	V_254
uvd_v2_2_resume	,	F_265
IH_CNTL	,	V_880
r600_ih_ring_alloc	,	F_233
MC_LS_ENABLE	,	V_828
dce6_get_dmif_bytes_per_request	,	F_34
ADDR_SURF_TILE_SPLIT_128B	,	V_229
WARN	,	F_240
pci_dev	,	V_1069
CAYMAN_WB_DMA1_RPTR_OFFSET	,	V_1035
PLL_RAMP_UP_TIME_1_MASK	,	V_1143
GB_ADDR_CONFIG	,	V_316
UVD_UDEC_DBW_ADDR_CONFIG	,	V_326
PACKET3_DRAW_INDEX_IMMD	,	V_700
WREG32	,	F_10
VGT_NUM_INDICES	,	V_647
VM_L2_CNTL2	,	V_602
VM_L2_CNTL3	,	V_605
VGT_NUM_INSTANCES	,	V_333
RADEON_CP_PACKET_GET_TYPE	,	F_175
si_wait_for_rlc_serdes	,	F_184
evergreen_is_display_hung	,	F_122
"write"	,	L_75
RADEON_IS_IGP	,	V_1079
LB_D1_VLINE_INTERRUPT	,	V_985
"si_irq_set: hpd 5\n"	,	L_93
MC_VM_AGP_TOP	,	V_574
UPLL_PDIV_A	,	F_322
UPLL_PDIV_B	,	F_323
HDP_FLUSH_INVALIDATE_CACHE	,	V_351
PACKET3_ME_WRITE	,	V_719
__BIG_ENDIAN	,	F_102
FORCE_EOV_MAX_CLK_CNT	,	F_86
PACKET3_INCREMENT_CE_COUNTER	,	V_668
me_fw	,	V_107
GRBM_STATUS	,	V_463
"OLAND"	,	L_8
radeon_pm_suspend	,	F_279
DC_HPD4_INTERRUPT	,	V_1002
dummy_page	,	V_614
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_77
DRM_MODE_FLAG_INTERLACE	,	V_194
gfx_firmware_header_v1_0	,	V_408
uint64_t	,	T_7
end_reg	,	V_680
"IH: HPD5\n"	,	L_116
backend_enable_mask	,	V_271
"GPU not posted. posting now...\n"	,	L_138
RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT	,	V_629
"si_irq_set: sw int cp1\n"	,	L_79
current_mclk	,	V_190
CLIP_VTX_REORDER_ENA	,	V_354
CP_COHERENCY_BUSY	,	V_480
wm_high	,	V_174
RADEON_CG_BLOCK_MC	,	V_848
wptr	,	V_385
MCC_BUSY	,	V_505
reg_list	,	V_1028
DMIF_ADDR_CALC	,	V_318
si_gpu_init	,	F_71
RADEON_RESET_DISPLAY	,	V_508
PRIORITY_OFF	,	V_181
"si startup failed on resume\n"	,	L_135
radeon_uvd_send_upll_ctlreq	,	F_320
TAHITI_IO_MC_REGS_SIZE	,	V_63
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_899
oland_golden_rlc_registers	,	V_21
flags	,	V_193
LB_D2_VLINE_INTERRUPT	,	V_989
verde_rlc_save_restore_register_list	,	V_1029
mc_firmware_header_v1_0	,	V_53
"vm manager initialization failed (%d).\n"	,	L_134
enabled	,	V_119
ucode_array_offset_bytes	,	V_60
DC_HPD5_INTERRUPT	,	V_1003
"Non-PM4 ring %d !\n"	,	L_55
TA_BUSY	,	V_468
"Invalid GFX packet3: 0x%x\n"	,	L_50
DB_RENDER_CONTROL	,	V_786
SI_RLC_UCODE_SIZE	,	V_92
"IH: thermal high to low\n"	,	L_123
mc_cg_registers	,	V_826
NUM_CLIP_SEQ	,	F_90
CE_PARTITION_BASE	,	V_423
VGA_HDP_CONTROL	,	V_561
LC_UPCONFIGURE_SUPPORT	,	V_1104
PACKET3_ALLOC_GDS	,	V_684
CB_PERFCOUNTER2_SELECT0	,	V_346
ENABLE_INTR	,	V_883
CB_PERFCOUNTER2_SELECT1	,	V_347
DATA_SEL	,	F_99
"PCIE gen 3 link speeds already enabled\n"	,	L_142
"\n"	,	L_1
radeon_vm_block_size	,	V_628
EVENT_INDEX	,	F_96
next_rptr	,	V_383
section	,	V_858
DMA_IDLE	,	V_489
disp_int_cont	,	V_963
CP_QUEUE_THRESHOLDS	,	V_328
GRPH_PFLIP_INT_CLEAR	,	V_981
CP_RB1_CNTL	,	V_449
MEMORY_CLIENT_RW_MASK	,	V_745
uvd_v1_0_fini	,	F_283
priority_a_cnt	,	V_180
cu_per_sh	,	V_253
SE_BROADCAST_WRITES	,	V_249
SPLL_SLEEP	,	V_556
nvm	,	V_732
DISP_INTERRUPT_STATUS	,	V_962
PRIORITY_A_CNT	,	V_203
PA_BUSY	,	V_464
max_tile_pipes	,	V_282
grbm_int_cntl	,	V_939
CP_RB0_BASE	,	V_448
UPLL_SLEEP_MASK	,	V_1055
PACKET3_SET_SH_REG	,	V_714
G_DIV_ID	,	F_188
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_161
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_631
rlc_fw	,	V_109
radeon_bo_fini	,	F_310
radeon_vm_manager_init	,	F_273
dce6_latency_watermark	,	F_39
si_irq_set	,	F_239
r600_vram_scratch_fini	,	F_307
addr	,	V_364
SOFT_RESET_VGT	,	V_530
VGT_HS_OFFCHIP_PARAM	,	V_649
SX_DEBUG_1	,	V_330
PACKET3_CONTEXT_CONTROL	,	V_696
tmp16	,	V_1077
SOFT_RESET_CP	,	V_532
RLC_UCODE_DATA	,	V_878
radeon_scratch_free	,	F_115
si_get_cu_active_bitmap	,	F_76
PACKET3_SH_ICACHE_ACTION_ENA	,	V_374
SOFT_RESET_CB	,	V_520
RADEON_RESET_RLC	,	V_487
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_601
extent	,	V_859
lb_fill_bw	,	V_162
atomic_set	,	F_257
vram_end	,	V_566
RADEON_CG_BLOCK_UVD	,	V_851
radeon_card_posted	,	F_290
RLC_RQ_PENDING	,	V_485
b1	,	V_140
INVALIDATE_ALL_L1_TLBS	,	V_603
b2	,	V_141
ROW_SIZE_MASK	,	V_309
MPLL_MCLK_SEL	,	V_552
"DB"	,	L_61
vtaps	,	V_167
ih_rb_cntl	,	V_881
radeon_gart_table_vram_free	,	F_167
IH_RB_BASE	,	V_915
RLC_MSD	,	F_199
latency_watermark_b	,	V_177
latency_watermark_a	,	V_176
fence_drv	,	V_365
UVD_CGC_MEM_CTRL	,	V_822
rptr_save_reg	,	V_384
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_618
si_cp_enable	,	F_103
EFFECTIVE_L2_QUEUE_SIZE	,	F_158
PB1_PIF_PWRDOWN_1	,	V_1141
"IH: D3 vblank\n"	,	L_103
PB1_PIF_PWRDOWN_0	,	V_1140
PB1_PIF_PWRDOWN_3	,	V_1149
PB1_PIF_PWRDOWN_2	,	V_1148
PACKET3_SWITCH_BUFFER	,	V_381
"GPU pci config reset\n"	,	L_39
PM_METHOD_DPM	,	V_188
SRBM_SOFT_RESET	,	V_543
GRPH_INT_CONTROL	,	V_901
dclk_div	,	V_1049
GFX_PG_ENABLE	,	V_783
PCI_EXP_LNKCAP_CLKPM	,	V_1156
si_pcie_gart_enable	,	F_155
"GPU softreset: 0x%08X\n"	,	L_33
"radeon/%s_mc.bin"	,	L_20
CACHE_INVALIDATION	,	F_88
LC_REVERSE_XMIT	,	V_1172
seq	,	V_377
PACKET3_ATOMIC_GDS	,	V_686
PACKET3_ATOMIC	,	V_687
me_hdr	,	V_411
pci_resource_len	,	F_152
PCIE_LC_CNTL2	,	V_1157
PCIE_LC_CNTL3	,	V_1125
config	,	V_215
PCIE_LC_CNTL4	,	V_1110
DRM_DEBUG_KMS	,	F_47
si_setup_spi	,	F_68
radeon_vm_manager_fini	,	F_281
MEQ2_START	,	F_80
"Card not posted and no BIOS - ignoring\n"	,	L_137
"TAHITI"	,	L_2
PACKET3_DRAW_INDEX_2	,	V_695
queue_thermal	,	V_1012
ADDR_SURF_8_BANK	,	V_241
MAX_PU_CU	,	F_203
CP_RB2_WPTR	,	V_456
radeon_gart_table_vram_pin	,	F_157
radeon_gart_fini	,	F_168
CNTX_EMPTY_INT_ENABLE	,	V_753
CP_CE_HALT	,	V_403
gart	,	V_589
LC_PMI_TO_L1_DIS	,	V_1132
RLC_GPU_CLOCK_COUNT_LSB	,	V_1043
is_const_ib	,	V_380
speed_cntl	,	V_1075
ZCLK_SEL_MASK	,	V_1165
DRM_ERROR	,	F_62
CG_THERMAL_INT	,	V_946
cs_data	,	V_857
radeon_ucode_print_mc_hdr	,	F_8
radeon_pm_resume	,	F_277
crtcs	,	V_210
sh_num	,	V_246
PACKET3_COPY_DW	,	V_723
HDP_ADDR_CONFIG	,	V_319
si_init_cg	,	F_218
ADDR_SURF_16_BANK	,	V_225
PB0_PIF_PWRDOWN_0	,	V_1134
PB0_PIF_PWRDOWN_2	,	V_1144
PB0_PIF_PWRDOWN_1	,	V_1137
PB0_PIF_PWRDOWN_3	,	V_1146
RLC_CGTT_MGCG_OVERRIDE	,	V_818
RLC_PG_AO_CU_MASK	,	V_800
mode1	,	V_206
mode0	,	V_205
radeon_program_register_sequence	,	F_2
si_enable_bif_mgls	,	F_212
CP_COHER_CNTL2	,	V_368
VM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_620
counter	,	V_798
sx_debug_1	,	V_279
CB_PERFCOUNTER0_SELECT1	,	V_343
CB_PERFCOUNTER0_SELECT0	,	V_342
PIPE0_DMIF_BUFFER_CONTROL	,	V_122
SQ_CONFIG	,	V_335
RREG32_PCIE_PORT	,	F_326
RLC_BUSY_STATUS	,	V_755
si_set_uvd_dcm	,	F_185
OLAND_MC_UCODE_SIZE	,	V_100
NOOFBANK_MASK	,	V_311
"bad PACKET3_SET_CONFIG_REG\n"	,	L_49
crtc_hdisplay	,	V_192
TAHITI_RB_BITMAP_WIDTH_PER_SH	,	V_270
RADEON_IS_PCIE	,	V_1080
MC_SEQ_IO_DEBUG_DATA	,	V_72
PCIE_LC_STATUS1	,	V_1094
VERDE_MC_UCODE_SIZE	,	V_98
dce6_check_latency_hiding	,	F_42
max_hw_contexts	,	V_289
LC_XMIT_N_FTS	,	F_331
radeon_ucode_validate	,	F_21
ib	,	V_379
ASIC_IS_NODCE	,	F_145
id	,	V_392
RADEON_RING_TYPE_GFX_INDEX	,	V_398
ENABLE_L2_CACHE	,	V_598
ih	,	V_885
PACKET3_WAIT_ON_AVAIL_BUFFER	,	V_718
"IH: DMA1 trap\n"	,	L_125
BANK_HEIGHT	,	F_60
PACKET3_EVENT_WRITE_EOP	,	V_375
gb_tile_moden	,	V_213
si_irq_process	,	F_247
CP_ME_HALT	,	V_401
PACKET3_EVENT_WRITE_EOS	,	V_712
"oland"	,	L_9
hdp_host_path_cntl	,	V_280
SCRATCH_REG0	,	V_358
radeon_ring_test	,	F_120
DC_HPD2_INTERRUPT	,	V_1000
max_gs_threads	,	V_288
MC_VM_AGP_BASE	,	V_573
ring_size	,	V_438
ALIGN	,	F_16
VBLANK_INT_MASK	,	V_955
LC_OPERATING_LINK_WIDTH_SHIFT	,	V_1098
u16	,	T_8
verde_golden_rlc_registers	,	V_16
gpu_cfg2	,	V_1089
"si_irq_set: hpd 1\n"	,	L_89
radeon_fence_driver_init	,	F_293
"Unhandled interrupt: %d %d\n"	,	L_100
SOFT_RESET_RLC	,	V_537
reg_offset	,	V_212
PLL_POWER_STATE_IN_TXS2_1_MASK	,	V_1139
crtc6	,	V_932
length_dw	,	V_390
MPLL_BYPASSCLK_SEL	,	V_1168
"MC busy: 0x%08X, clearing.\n"	,	L_32
LC_ALLOW_PDWN_IN_L1	,	V_1158
ADDR_SURF_TILE_SPLIT_2KB	,	V_219
crtc1	,	V_927
crtc2	,	V_928
crtc3	,	V_929
crtc4	,	V_930
crtc5	,	V_931
RADEON_WB_CP1_RPTR_OFFSET	,	V_452
wake_up	,	F_251
CP_RB2_CNTL	,	V_455
"CB_CMASK"	,	L_59
HAINAN_SMC_UCODE_SIZE	,	V_102
io_mc_regs	,	V_45
ARRAY_MODE	,	F_54
LC_REVERSE_RCVR	,	V_1173
pdev	,	V_557
u32	,	V_6
mc	,	V_399
si_spll_powerdown	,	F_134
MC_SEQ_MISC0	,	V_865
PACKET3_SET_SH_REG_OFFSET	,	V_715
data_return_bandwidth	,	V_144
RMX_OFF	,	V_196
IH_REQ_NONSNOOP_EN	,	V_914
IH_DUMMY_RD_OVERRIDE	,	V_913
SX_BUSY	,	V_467
RLC_STAT	,	V_759
CGLS_EN	,	V_811
num_heads	,	V_159
pitcairn_io_mc_regs	,	V_64
max_lw	,	V_1090
dc_latency	,	V_157
ADDR_SURF_P8_32x32_8x16	,	V_223
VCLK_SRC_SEL_MASK	,	V_1051
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_900
dfixed_mul	,	F_30
ADDR_SURF_DEPTH_MICRO_TILING	,	V_222
PA_SC_ENHANCE	,	V_652
radeon_fence_driver_fini	,	F_309
DCLK_SRC_SEL	,	F_318
"radeon/%s_rlc.bin"	,	L_18
bpp	,	V_146
si_init_uvd_internal_cg	,	F_190
BACKEND_DISABLE_SHIFT	,	V_267
si_fini_pg	,	F_126
dev_warn	,	F_131
R600_RING_TYPE_DMA_INDEX	,	V_951
FAULT_VMID_SHIFT	,	V_740
MAX_PU_CU_MASK	,	V_802
u64	,	T_5
CP_ME_RAM_WADDR	,	V_417
si_enable_mc_mgcg	,	F_210
disp_clk	,	V_139
pm	,	V_186
bridge_pos	,	V_1073
"si_irq_set: hpd 4\n"	,	L_92
GB_TILE_MODE0	,	V_243
CP_MEM_SLP_CNTL	,	V_816
LC_ALLOW_PDWN_IN_L23	,	V_1159
PACKET3_INDEX_BUFFER_SIZE	,	V_681
"si_cp: Failed to load firmware \"%s\"\n"	,	L_28
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_637
"read"	,	L_76
radeon_ring_fini	,	F_114
LATENCY_LOW_WATERMARK	,	F_49
vram_start	,	V_564
"Wait for MC idle timed out !\n"	,	L_40
PACKET3_COMPUTE	,	F_112
src_data	,	V_1008
WREG32_SMC	,	F_208
CG_CLKPIN_CNTL	,	V_34
srbm_soft_reset	,	V_514
MC_CG_ENABLE	,	V_830
"IH: HPD2\n"	,	L_113
radeon_uvd_calc_upll_dividers	,	F_319
vblank_sync	,	V_1018
radeon_aspm	,	V_1121
MEMORY_CLIENT_ID_MASK	,	V_736
VGT_TF_RING_SIZE	,	V_648
CB_PERFCOUNTER1_SELECT0	,	V_344
CB_PERFCOUNTER1_SELECT1	,	V_345
"radeon/%s_me.bin"	,	L_16
CP_DEBUG	,	V_435
RLC_MC_CNTL	,	V_874
SOFT_RESET_BCI	,	V_525
ring_index	,	V_1010
PACKET3_NOP	,	V_662
PACKET3_INDIRECT_BUFFER	,	V_389
__be32	,	T_1
LC_FORCE_DIS_SW_SPEED_CHANGE	,	V_1115
BIF_FB_EN	,	V_298
cg_flags	,	V_804
RLC_UCODE_ADDR	,	V_877
se	,	V_794
SOFT_RESET_SEM	,	V_538
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_633
sh	,	V_795
si	,	V_216
si_cp_fini	,	F_113
INACTIVE_CUS_SHIFT	,	V_257
VLINE_STATUS	,	V_986
RLC_UCODE_CNTL	,	V_875
atomic_read	,	F_241
radeon_atombios_fini	,	F_311
"hainan"	,	L_11
radeon_uvd_init	,	F_297
LC_OPERATING_LINK_WIDTH_MASK	,	V_1097
hweight32	,	F_75
LC_L0S_INACTIVITY	,	F_332
uint32_t	,	T_6
radeon_cs_packet	,	V_659
ADDR_SURF_P4_8x16	,	V_244
SECT_CONTEXT	,	V_860
DEEP_SLEEP_CLK_SEL	,	F_347
chip_name	,	V_78
MCD_BUSY	,	V_506
orig	,	V_770
sect	,	V_854
LC_FORCE_EN_SW_SPEED_CHANGE	,	V_1113
PACKET3_SET_CONFIG_REG	,	V_367
WREG32_UVD_CTX	,	F_189
ring_id	,	V_1009
NOOFBANK_SHIFT	,	V_312
DMA_CNTL	,	V_891
radeon_ring_lock	,	F_108
bus	,	V_1071
lnkcap	,	V_1154
tahiti_golden_registers	,	V_5
radeon_device	,	V_1
pflip	,	V_954
MEMORY_CLIENT_ID_SHIFT	,	V_737
MC_SHARED_CHMAP	,	V_124
evergreen_mc_stop	,	F_129
si_enable_gui_idle_interrupt	,	F_117
hotplug_work	,	V_1025
ARRAY_1D_TILED_THIN1	,	V_231
si_lbpw_supported	,	F_225
pci_set_master	,	F_238
grbm_soft_reset	,	V_513
pci_is_root_bus	,	F_324
drm_display_mode	,	V_112
radeon_ring_init	,	F_268
vram_base_offset	,	V_733
LB_D1_VBLANK_INTERRUPT	,	V_982
max_gprs	,	V_287
DC_HPDx_INT_EN	,	V_945
"Invalid Compute packet3: 0x%x\n"	,	L_51
ADDR_SURF_MACRO_ASPECT_2	,	V_228
radeon_pm_fini	,	F_305
ADDR_SURF_MACRO_ASPECT_1	,	V_234
ADDR_SURF_MACRO_ASPECT_4	,	V_240
"DB_STEN"	,	L_63
bit_width	,	V_251
vm	,	V_391
ADDR_SURF_TILE_SPLIT_1KB	,	V_218
ADDR_SURF_TILE_SPLIT_64B	,	V_224
CAYMAN_RING_TYPE_CP1_INDEX	,	V_406
radeon_wb_fini	,	F_302
"PITCAIRN"	,	L_4
NUM_BANKS	,	F_58
MC_SHARED_BLACKOUT_CNTL	,	V_70
dce6_program_watermarks	,	F_43
VGT_BUSY	,	V_469
ENABLE_CONTEXT	,	V_617
PACKET3_DRAW_INDIRECT	,	V_692
queue_hotplug	,	V_1011
PACKET3_DRAW_INDEX_AUTO	,	V_699
radeon_irq_kms_init	,	F_266
wb	,	V_386
RLC_TTOP_D	,	V_781
si_enable_lbpw	,	F_226
RB_NO_UPDATE	,	V_447
"si_irq_set: vblank 5\n"	,	L_88
SE_INDEX	,	F_65
io_debug_size_bytes	,	V_57
wm	,	V_128
tile_config	,	V_310
CNTX_BUSY_INT_ENABLE	,	V_752
si_get_ih_wptr	,	F_246
DMA_PG	,	V_774
VGT_GSVS_RING_SIZE	,	V_644
VTX_DONE_DELAY	,	F_81
PACKET3_WAIT_ON_CE_COUNTER	,	V_717
tile_mode_array	,	V_242
PCI_EXP_LNKCAP	,	V_1155
TAHITI_MC_UCODE_SIZE	,	V_94
rv515_vga_render_disable	,	F_146
radeon_mc_wait_for_idle	,	F_144
PACKET3_MPEG_INDEX	,	V_707
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_433
CP_RB1_RPTR_ADDR	,	V_451
dma_cntl1	,	V_941
RB_OVERFLOW	,	V_1005
"CB_IMMED"	,	L_60
INSTANCE_BROADCAST_WRITES	,	V_247
HDP_MISC_CNTL	,	V_350
dev_info	,	F_124
CTF_TEMP_MASK	,	V_39
dfixed_trunc	,	F_31
"IH: D4 vline\n"	,	L_106
PACKET3_CLEAR_STATE	,	V_429
radeon_wb_init	,	F_263
reg_count	,	V_861
r600_ih_ring_fini	,	F_234
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_609
SPI_BUSY	,	V_473
IH_RB_WPTR_ADDR_HI	,	V_921
MC_WRREQ_CREDIT	,	F_235
actual_temp	,	V_37
PACKET3_SURFACE_SYNC	,	V_370
ring_int	,	V_949
radeon_vram_location	,	F_148
UPLL_FB_DIV_MASK	,	V_1063
PACKET3_WRITE_CONST_RAM	,	V_665
DYN_OR_EN	,	V_766
aper_base	,	V_585
VM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_619
PACKET3_INDEX_BASE	,	V_694
GRBM_RQ_PENDING	,	V_500
TRAP_ENABLE	,	V_892
chansize	,	V_579
MPLL_CLKOUT_SEL_MASK	,	V_1169
SRBM_STATUS	,	V_495
radeon_irq_kms_fini	,	F_267
RADEON_PG_SUPPORT_GFX_PG	,	V_780
CTF_TEMP_SHIFT	,	V_40
usec_timeout	,	V_74
radeon_vm	,	V_747
kfree	,	F_312
si_init_dma_pg	,	F_194
si_gfx_is_lockup	,	F_140
"si_irq_set: vblank 1\n"	,	L_84
out	,	V_105
SH_INDEX	,	F_64
si_gpu_check_soft_reset	,	F_121
radeon_update_display_priority	,	F_52
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_516
RESET_ANTI_MUX_MASK	,	V_1057
si_fini_cg	,	F_127
si_vram_gtt_location	,	F_147
SPI_PS_MAX_WAVE_ID	,	V_656
"unknown asic: 0x%x\n"	,	L_30
copy	,	V_396
radeon_pm_init	,	F_295
PA_SC_RASTER_CONFIG	,	V_275
si_init_pg	,	F_222
MCB_NON_DISPLAY_BUSY	,	V_504
"Packet0 not allowed!\n"	,	L_52
evergreen_mc_resume	,	F_132
verde_mgcg_cgcg_init	,	V_17
RLC_SERDES_MASTER_BUSY_0	,	V_749
MC_WR_CLEAN_CNT	,	F_236
RLC_SERDES_MASTER_BUSY_1	,	V_750
DPG_PIPE_ARBITRATION_CONTROL3	,	V_201
HDP_MEM_POWER_LS	,	V_844
"si_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_14
pfp_hdr	,	V_409
RADEON_RESET_DMA	,	V_490
EINVAL	,	V_51
robj	,	V_590
pitcairn_golden_registers	,	V_11
RADEON_RESET_MC	,	V_507
MEQ1_START	,	F_79
self	,	V_1072
NOOFCHAN_SHIFT	,	V_126
LC_RENEGOTIATE_EN	,	V_1105
VMC_BUSY	,	V_501
si_scratch_init	,	F_91
GRBM_INT_CNTL	,	V_893
SCRATCH_ADDR	,	V_436
data	,	V_55
le32_to_cpup	,	F_11
table_addr	,	V_612
LC_DETECTED_LINK_WIDTH_MASK	,	V_1095
lower_32_bits	,	F_97
"IH"	,	L_68
PCIE_P_CNTL	,	V_1127
"IH: D1 vline\n"	,	L_99
d4grph_int	,	V_977
si_select_se_sh	,	F_63
TAHITI_SMC_UCODE_SIZE	,	V_95
IH_RB_WPTR_ADDR_LO	,	V_919
RLC_RL_SIZE	,	V_870
PACKET3_SET_BASE	,	V_422
"radeon/%s_ce.bin"	,	L_17
pci_resource_start	,	F_151
CP_INT_CNTL_RING2	,	V_890
si_irq_ack	,	F_242
"GPU fault detected: %d 0x%08x\n"	,	L_119
"IH: HPD6\n"	,	L_117
VM_CONTEXT1_CNTL	,	V_627
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_426
PACKET3_PRED_EXEC	,	V_691
CP_INT_CNTL_RING0	,	V_751
DISP_INTERRUPT_STATUS_CONTINUE	,	V_964
"GRBM_SOFT_RESET=0x%08X\n"	,	L_37
CP_INT_CNTL_RING1	,	V_889
si_get_csb_buffer	,	F_220
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_702
"Failed to load firmware!\n"	,	L_139
radeon_get_bios	,	F_287
SC_FRONTEND_PRIM_FIFO_SIZE	,	F_82
"CP DMA Bad DST register\n"	,	L_48
UPLL_SPARE_ISPARE9	,	V_1066
ready	,	V_405
radeon_atombios_init	,	F_289
DC_HPD3_INT_CONTROL	,	V_906
TIME_STAMP_INT_ENABLE	,	V_950
CHIP_PITCAIRN	,	V_10
dma_cntl	,	V_940
MC_VMID	,	F_237
MUX_TCLK_TO_XCLK	,	V_32
SLV_MEM_LS_EN	,	V_838
