-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    B_ROW_load : IN STD_LOGIC_VECTOR (31 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld : OUT STD_LOGIC;
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld : OUT STD_LOGIC );
end;


architecture behav of FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln140_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op183_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal trunc_ln145_fu_654_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln2_fu_250_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln148_fu_266_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln145_1_fu_658_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_fu_210 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln140_fu_240_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln140_fu_246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_779 : BOOLEAN;
    signal ap_condition_786 : BOOLEAN;
    signal ap_condition_793 : BOOLEAN;
    signal ap_condition_796 : BOOLEAN;
    signal ap_condition_799 : BOOLEAN;
    signal ap_condition_802 : BOOLEAN;
    signal ap_condition_805 : BOOLEAN;
    signal ap_condition_808 : BOOLEAN;
    signal ap_condition_811 : BOOLEAN;
    signal ap_condition_814 : BOOLEAN;
    signal ap_condition_817 : BOOLEAN;
    signal ap_condition_820 : BOOLEAN;
    signal ap_condition_823 : BOOLEAN;
    signal ap_condition_826 : BOOLEAN;
    signal ap_condition_829 : BOOLEAN;
    signal ap_condition_832 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component FC_CIF_0_2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component FC_CIF_0_2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln140_fu_234_p2 = ap_const_lv1_0)) then 
                    j_fu_210 <= add_ln140_fu_240_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_210 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_779)
    begin
        if ((ap_const_boolean_1 = ap_condition_779)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_779)
    begin
        if ((ap_const_boolean_1 = ap_condition_779)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_786)
    begin
        if ((ap_const_boolean_1 = ap_condition_786)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_779)
    begin
        if ((ap_const_boolean_1 = ap_condition_779)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_779)
    begin
        if ((ap_const_boolean_1 = ap_condition_779)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E)))) then 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_793)
    begin
        if ((ap_const_boolean_1 = ap_condition_793)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_793)
    begin
        if ((ap_const_boolean_1 = ap_condition_793)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_793)
    begin
        if ((ap_const_boolean_1 = ap_condition_793)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_793)
    begin
        if ((ap_const_boolean_1 = ap_condition_793)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_796)
    begin
        if ((ap_const_boolean_1 = ap_condition_796)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_796)
    begin
        if ((ap_const_boolean_1 = ap_condition_796)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_796)
    begin
        if ((ap_const_boolean_1 = ap_condition_796)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_796)
    begin
        if ((ap_const_boolean_1 = ap_condition_796)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_799)
    begin
        if ((ap_const_boolean_1 = ap_condition_799)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_799)
    begin
        if ((ap_const_boolean_1 = ap_condition_799)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_799)
    begin
        if ((ap_const_boolean_1 = ap_condition_799)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_799)
    begin
        if ((ap_const_boolean_1 = ap_condition_799)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_802)
    begin
        if ((ap_const_boolean_1 = ap_condition_802)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_802)
    begin
        if ((ap_const_boolean_1 = ap_condition_802)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_802)
    begin
        if ((ap_const_boolean_1 = ap_condition_802)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_802)
    begin
        if ((ap_const_boolean_1 = ap_condition_802)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_805)
    begin
        if ((ap_const_boolean_1 = ap_condition_805)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_805)
    begin
        if ((ap_const_boolean_1 = ap_condition_805)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_805)
    begin
        if ((ap_const_boolean_1 = ap_condition_805)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_805)
    begin
        if ((ap_const_boolean_1 = ap_condition_805)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_808)
    begin
        if ((ap_const_boolean_1 = ap_condition_808)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_808)
    begin
        if ((ap_const_boolean_1 = ap_condition_808)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_808)
    begin
        if ((ap_const_boolean_1 = ap_condition_808)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_808)
    begin
        if ((ap_const_boolean_1 = ap_condition_808)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_811)
    begin
        if ((ap_const_boolean_1 = ap_condition_811)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_811)
    begin
        if ((ap_const_boolean_1 = ap_condition_811)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_811)
    begin
        if ((ap_const_boolean_1 = ap_condition_811)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_811)
    begin
        if ((ap_const_boolean_1 = ap_condition_811)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_814)
    begin
        if ((ap_const_boolean_1 = ap_condition_814)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_814)
    begin
        if ((ap_const_boolean_1 = ap_condition_814)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_814)
    begin
        if ((ap_const_boolean_1 = ap_condition_814)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_814)
    begin
        if ((ap_const_boolean_1 = ap_condition_814)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_817)
    begin
        if ((ap_const_boolean_1 = ap_condition_817)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_817)
    begin
        if ((ap_const_boolean_1 = ap_condition_817)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_817)
    begin
        if ((ap_const_boolean_1 = ap_condition_817)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_817)
    begin
        if ((ap_const_boolean_1 = ap_condition_817)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_820)
    begin
        if ((ap_const_boolean_1 = ap_condition_820)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_820)
    begin
        if ((ap_const_boolean_1 = ap_condition_820)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_820)
    begin
        if ((ap_const_boolean_1 = ap_condition_820)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_820)
    begin
        if ((ap_const_boolean_1 = ap_condition_820)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 <= ap_const_lv16_0;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln140_fu_240_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_a_TVALID, ap_predicate_op183_read_state1, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((ap_predicate_op183_read_state1 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_779_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_779 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_E));
    end process;


    ap_condition_786_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_786 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_C));
    end process;


    ap_condition_793_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_793 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_0));
    end process;


    ap_condition_796_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_796 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_1));
    end process;


    ap_condition_799_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_799 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_2));
    end process;


    ap_condition_802_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_802 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_3));
    end process;


    ap_condition_805_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_805 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_4));
    end process;


    ap_condition_808_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_808 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_5));
    end process;


    ap_condition_811_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_811 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_6));
    end process;


    ap_condition_814_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_814 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_7));
    end process;


    ap_condition_817_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_817 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_8));
    end process;


    ap_condition_820_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_820 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_9));
    end process;


    ap_condition_823_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_823 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A));
    end process;


    ap_condition_826_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_826 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B));
    end process;


    ap_condition_829_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_829 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D));
    end process;


    ap_condition_832_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, trunc_ln2_fu_250_p4)
    begin
                ap_condition_832 <= ((icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op183_read_state1_assign_proc : process(icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2)
    begin
                ap_predicate_op183_read_state1 <= ((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_state1, j_fu_210, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_210;
        end if; 
    end process;

    icmp_ln140_fu_234_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv7_40) else "0";
    icmp_ln143_fu_260_p2 <= "1" when (unsigned(zext_ln140_fu_246_p1) < unsigned(B_ROW_load)) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in_stream_a_TVALID, ap_predicate_op183_read_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_predicate_op183_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_state1, ap_predicate_op183_read_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_predicate_op183_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_823)
    begin
        if ((ap_const_boolean_1 = ap_condition_823)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_823)
    begin
        if ((ap_const_boolean_1 = ap_condition_823)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_823)
    begin
        if ((ap_const_boolean_1 = ap_condition_823)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_823)
    begin
        if ((ap_const_boolean_1 = ap_condition_823)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_A)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_826)
    begin
        if ((ap_const_boolean_1 = ap_condition_826)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_826)
    begin
        if ((ap_const_boolean_1 = ap_condition_826)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_826)
    begin
        if ((ap_const_boolean_1 = ap_condition_826)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_826)
    begin
        if ((ap_const_boolean_1 = ap_condition_826)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_B)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_829)
    begin
        if ((ap_const_boolean_1 = ap_condition_829)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_829)
    begin
        if ((ap_const_boolean_1 = ap_condition_829)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_829)
    begin
        if ((ap_const_boolean_1 = ap_condition_829)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_829)
    begin
        if ((ap_const_boolean_1 = ap_condition_829)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_D)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_832)
    begin
        if ((ap_const_boolean_1 = ap_condition_832)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_0) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_832)
    begin
        if ((ap_const_boolean_1 = ap_condition_832)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_1) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_832)
    begin
        if ((ap_const_boolean_1 = ap_condition_832)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_2) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_assign_proc : process(icmp_ln143_fu_260_p2, trunc_ln145_fu_654_p1, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1, ap_condition_832)
    begin
        if ((ap_const_boolean_1 = ap_condition_832)) then
            if (((icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 <= trunc_ln145_fu_654_p1;
            elsif (((icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3))) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 <= ap_const_lv16_0;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_234_p2, icmp_ln143_fu_260_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_250_p4, trunc_ln148_fu_266_p1, trunc_ln145_1_fu_658_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_1) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln145_1_fu_658_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln143_fu_260_p2 = ap_const_lv1_0) and (icmp_ln140_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (trunc_ln148_fu_266_p1 = ap_const_lv2_3) and (trunc_ln2_fu_250_p4 = ap_const_lv4_F)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln145_1_fu_658_p1 <= ap_sig_allocacmp_j_1(2 - 1 downto 0);
    trunc_ln145_fu_654_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    trunc_ln148_fu_266_p1 <= ap_sig_allocacmp_j_1(2 - 1 downto 0);
    trunc_ln2_fu_250_p4 <= ap_sig_allocacmp_j_1(5 downto 2);
    zext_ln140_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),32));
end behav;
