{"Source Block": ["oh/common/hdl/oh_fifo_sync.v@45:76@HdlStmProcess", "   \n   assign empty       = (count[AW:0]==0);   \n   assign almost_full = (count[AW:0] >=ALMOST_FULL);   \n   assign full        = (count==DEPTH);\n   \n   always @ ( posedge clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n          wr_addr[AW-1:0] <= 'd0;\n          rd_addr[AW-1:0] <= 'b0;\n          count[AW-1:0]   <= 'b0;\n       end \n     else if(wr_en & rd_en) \n       begin\n\t  wr_addr <= wr_addr + 'd1;\n\t  rd_addr <= rd_addr + 'd1;\t      \n       end \n     else if(wr_en) \n       begin\n\t  wr_addr <= wr_addr + 'd1;\n\t  count   <= count   + 'd1;\t\n       end \n     else if(rd_en) \n       begin\t      \n          rd_addr <= rd_addr + 'd1;\n          count   <= count   - 'd1;\n       end\n   \n   // GENERIC DUAL PORTED MEMORY\n   defparam mem.DW=DW;\n   defparam mem.AW=AW;   \n   oh_memory_dp mem (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[55, "          count[AW-1:0]   <= 'b0;\n"], [59, "\t  wr_addr <= wr_addr + 'd1;\n"], [60, "\t  rd_addr <= rd_addr + 'd1;\t      \n"], [64, "\t  wr_addr <= wr_addr + 'd1;\n"], [65, "\t  count   <= count   + 'd1;\t\n"], [69, "          rd_addr <= rd_addr + 'd1;\n"], [70, "          count   <= count   - 'd1;\n"]], "Add": [[55, "          count[AW:0]     <= 'b0;\n"], [60, "\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0] + 'd1;\n"], [60, "\t  rd_addr[AW-1:0] <= rd_addr[AW-1:0] + 'd1;\t      \n"], [65, "\t  wr_addr[AW-1:0] <= wr_addr[AW-1:0] + 'd1;\n"], [65, "\t  count[AW:0]     <= count[AW:0]     + 'd1;\t\n"], [70, "          rd_addr[AW-1:0] <= rd_addr[AW-1:0] + 'd1;\n"], [70, "          count[AW:0]     <= count[AW:0]     - 'd1;\n"]]}}