// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module store (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_to_r_AWVALID,
        m_axi_to_r_AWREADY,
        m_axi_to_r_AWADDR,
        m_axi_to_r_AWID,
        m_axi_to_r_AWLEN,
        m_axi_to_r_AWSIZE,
        m_axi_to_r_AWBURST,
        m_axi_to_r_AWLOCK,
        m_axi_to_r_AWCACHE,
        m_axi_to_r_AWPROT,
        m_axi_to_r_AWQOS,
        m_axi_to_r_AWREGION,
        m_axi_to_r_AWUSER,
        m_axi_to_r_WVALID,
        m_axi_to_r_WREADY,
        m_axi_to_r_WDATA,
        m_axi_to_r_WSTRB,
        m_axi_to_r_WLAST,
        m_axi_to_r_WID,
        m_axi_to_r_WUSER,
        m_axi_to_r_ARVALID,
        m_axi_to_r_ARREADY,
        m_axi_to_r_ARADDR,
        m_axi_to_r_ARID,
        m_axi_to_r_ARLEN,
        m_axi_to_r_ARSIZE,
        m_axi_to_r_ARBURST,
        m_axi_to_r_ARLOCK,
        m_axi_to_r_ARCACHE,
        m_axi_to_r_ARPROT,
        m_axi_to_r_ARQOS,
        m_axi_to_r_ARREGION,
        m_axi_to_r_ARUSER,
        m_axi_to_r_RVALID,
        m_axi_to_r_RREADY,
        m_axi_to_r_RDATA,
        m_axi_to_r_RLAST,
        m_axi_to_r_RID,
        m_axi_to_r_RUSER,
        m_axi_to_r_RRESP,
        m_axi_to_r_BVALID,
        m_axi_to_r_BREADY,
        m_axi_to_r_BRESP,
        m_axi_to_r_BID,
        m_axi_to_r_BUSER,
        to_offset_dout,
        to_offset_empty_n,
        to_offset_read,
        from_V_dout,
        from_V_empty_n,
        from_V_read,
        data_count_dout,
        data_count_empty_n,
        data_count_read
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_pp0_stage0 = 8'd4;
parameter    ap_ST_fsm_state6 = 8'd8;
parameter    ap_ST_fsm_state7 = 8'd16;
parameter    ap_ST_fsm_state8 = 8'd32;
parameter    ap_ST_fsm_state9 = 8'd64;
parameter    ap_ST_fsm_state10 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_to_r_AWVALID;
input   m_axi_to_r_AWREADY;
output  [63:0] m_axi_to_r_AWADDR;
output  [0:0] m_axi_to_r_AWID;
output  [31:0] m_axi_to_r_AWLEN;
output  [2:0] m_axi_to_r_AWSIZE;
output  [1:0] m_axi_to_r_AWBURST;
output  [1:0] m_axi_to_r_AWLOCK;
output  [3:0] m_axi_to_r_AWCACHE;
output  [2:0] m_axi_to_r_AWPROT;
output  [3:0] m_axi_to_r_AWQOS;
output  [3:0] m_axi_to_r_AWREGION;
output  [0:0] m_axi_to_r_AWUSER;
output   m_axi_to_r_WVALID;
input   m_axi_to_r_WREADY;
output  [63:0] m_axi_to_r_WDATA;
output  [7:0] m_axi_to_r_WSTRB;
output   m_axi_to_r_WLAST;
output  [0:0] m_axi_to_r_WID;
output  [0:0] m_axi_to_r_WUSER;
output   m_axi_to_r_ARVALID;
input   m_axi_to_r_ARREADY;
output  [63:0] m_axi_to_r_ARADDR;
output  [0:0] m_axi_to_r_ARID;
output  [31:0] m_axi_to_r_ARLEN;
output  [2:0] m_axi_to_r_ARSIZE;
output  [1:0] m_axi_to_r_ARBURST;
output  [1:0] m_axi_to_r_ARLOCK;
output  [3:0] m_axi_to_r_ARCACHE;
output  [2:0] m_axi_to_r_ARPROT;
output  [3:0] m_axi_to_r_ARQOS;
output  [3:0] m_axi_to_r_ARREGION;
output  [0:0] m_axi_to_r_ARUSER;
input   m_axi_to_r_RVALID;
output   m_axi_to_r_RREADY;
input  [63:0] m_axi_to_r_RDATA;
input   m_axi_to_r_RLAST;
input  [0:0] m_axi_to_r_RID;
input  [0:0] m_axi_to_r_RUSER;
input  [1:0] m_axi_to_r_RRESP;
input   m_axi_to_r_BVALID;
output   m_axi_to_r_BREADY;
input  [1:0] m_axi_to_r_BRESP;
input  [0:0] m_axi_to_r_BID;
input  [0:0] m_axi_to_r_BUSER;
input  [63:0] to_offset_dout;
input   to_offset_empty_n;
output   to_offset_read;
input  [63:0] from_V_dout;
input   from_V_empty_n;
output   from_V_read;
input  [31:0] data_count_dout;
input   data_count_empty_n;
output   data_count_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_to_r_AWVALID;
reg m_axi_to_r_WVALID;
reg m_axi_to_r_BREADY;
reg to_offset_read;
reg from_V_read;
reg data_count_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    to_r_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    to_r_blk_n_W;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_i_i_reg_190;
reg   [0:0] ap_reg_pp0_iter1_exitcond_i_i_reg_190;
reg    to_r_blk_n_B;
wire    ap_CS_fsm_state10;
reg    to_offset_blk_n;
reg    from_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    data_count_blk_n;
reg   [31:0] i_i_i_reg_131;
reg   [60:0] to_offset1_i_reg_173;
reg    ap_block_state1;
reg   [31:0] data_count_read_reg_178;
reg    ap_sig_ioackin_m_axi_to_r_AWREADY;
wire   [0:0] exitcond_i_i_fu_162_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
reg    ap_sig_ioackin_m_axi_to_r_WREADY;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_167_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [63:0] tmp_reg_199;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire   [63:0] tmp_1_i_fu_152_p1;
reg    ap_reg_ioackin_m_axi_to_r_AWREADY;
reg    ap_reg_ioackin_m_axi_to_r_WREADY;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_reg_ioackin_m_axi_to_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_m_axi_to_r_WREADY = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state10) & (m_axi_to_r_BVALID == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_m_axi_to_r_AWREADY == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state3 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_m_axi_to_r_AWREADY == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_to_r_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            if ((ap_sig_ioackin_m_axi_to_r_AWREADY == 1'b1)) begin
                ap_reg_ioackin_m_axi_to_r_AWREADY <= 1'b0;
            end else if ((1'b1 == m_axi_to_r_AWREADY)) begin
                ap_reg_ioackin_m_axi_to_r_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_m_axi_to_r_WREADY <= 1'b0;
    end else begin
        if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'd0 == ap_reg_pp0_iter1_exitcond_i_i_reg_190))) begin
            if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
                ap_reg_ioackin_m_axi_to_r_WREADY <= 1'b0;
            end else if (((1'b1 == m_axi_to_r_WREADY) & (ap_block_pp0_stage0_01001 == 1'b0))) begin
                ap_reg_ioackin_m_axi_to_r_WREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_i_i_fu_162_p2))) begin
        i_i_i_reg_131 <= i_fu_167_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_m_axi_to_r_AWREADY == 1'b1))) begin
        i_i_i_reg_131 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_i_i_reg_190 <= exitcond_i_i_reg_190;
        exitcond_i_i_reg_190 <= exitcond_i_i_fu_162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == to_offset_empty_n) | (1'b0 == data_count_empty_n)))) begin
        data_count_read_reg_178 <= data_count_dout;
        to_offset1_i_reg_173 <= {{to_offset_dout[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond_i_i_reg_190) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_reg_199 <= from_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_i_i_fu_162_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_to_r_BVALID == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_to_r_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_to_r_AWREADY)) begin
        ap_sig_ioackin_m_axi_to_r_AWREADY = m_axi_to_r_AWREADY;
    end else begin
        ap_sig_ioackin_m_axi_to_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_m_axi_to_r_WREADY)) begin
        ap_sig_ioackin_m_axi_to_r_WREADY = m_axi_to_r_WREADY;
    end else begin
        ap_sig_ioackin_m_axi_to_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        data_count_blk_n = data_count_empty_n;
    end else begin
        data_count_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == to_offset_empty_n) | (1'b0 == data_count_empty_n)))) begin
        data_count_read = 1'b1;
    end else begin
        data_count_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_i_i_reg_190))) begin
        from_V_blk_n = from_V_empty_n;
    end else begin
        from_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_i_i_reg_190) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        from_V_read = 1'b1;
    end else begin
        from_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_reg_ioackin_m_axi_to_r_AWREADY))) begin
        m_axi_to_r_AWVALID = 1'b1;
    end else begin
        m_axi_to_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_to_r_BVALID == 1'b1))) begin
        m_axi_to_r_BREADY = 1'b1;
    end else begin
        m_axi_to_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'd0 == ap_reg_pp0_iter1_exitcond_i_i_reg_190) & (ap_block_pp0_stage0_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_m_axi_to_r_WREADY))) begin
        m_axi_to_r_WVALID = 1'b1;
    end else begin
        m_axi_to_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1)))) begin
        to_offset_blk_n = to_offset_empty_n;
    end else begin
        to_offset_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == to_offset_empty_n) | (1'b0 == data_count_empty_n)))) begin
        to_offset_read = 1'b1;
    end else begin
        to_offset_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        to_r_blk_n_AW = m_axi_to_r_AWREADY;
    end else begin
        to_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        to_r_blk_n_B = m_axi_to_r_BVALID;
    end else begin
        to_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_i_i_reg_190))) begin
        to_r_blk_n_W = m_axi_to_r_WREADY;
    end else begin
        to_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & ~((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == to_offset_empty_n) | (1'b0 == data_count_empty_n)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (ap_sig_ioackin_m_axi_to_r_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond_i_i_fu_162_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond_i_i_fu_162_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (m_axi_to_r_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_i_i_reg_190) & (1'b0 == from_V_empty_n));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_i_i_reg_190) & (1'b0 == from_V_empty_n)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == exitcond_i_i_reg_190) & (1'b0 == from_V_empty_n)) | ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_block_state5_io)));
end

always @ (*) begin
    ap_block_state1 = ((1'b0 == ap_start) | (ap_done_reg == 1'b1) | (1'b0 == to_offset_empty_n) | (1'b0 == data_count_empty_n));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((1'd0 == exitcond_i_i_reg_190) & (1'b0 == from_V_empty_n));
end

always @ (*) begin
    ap_block_state5_io = ((1'd0 == ap_reg_pp0_iter1_exitcond_i_i_reg_190) & (1'b0 == ap_sig_ioackin_m_axi_to_r_WREADY));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond_i_i_fu_162_p2 = ((i_i_i_reg_131 == data_count_read_reg_178) ? 1'b1 : 1'b0);

assign i_fu_167_p2 = (i_i_i_reg_131 + 32'd1);

assign m_axi_to_r_ARADDR = 64'd0;

assign m_axi_to_r_ARBURST = 2'd0;

assign m_axi_to_r_ARCACHE = 4'd0;

assign m_axi_to_r_ARID = 1'd0;

assign m_axi_to_r_ARLEN = 32'd0;

assign m_axi_to_r_ARLOCK = 2'd0;

assign m_axi_to_r_ARPROT = 3'd0;

assign m_axi_to_r_ARQOS = 4'd0;

assign m_axi_to_r_ARREGION = 4'd0;

assign m_axi_to_r_ARSIZE = 3'd0;

assign m_axi_to_r_ARUSER = 1'd0;

assign m_axi_to_r_ARVALID = 1'b0;

assign m_axi_to_r_AWADDR = tmp_1_i_fu_152_p1;

assign m_axi_to_r_AWBURST = 2'd0;

assign m_axi_to_r_AWCACHE = 4'd0;

assign m_axi_to_r_AWID = 1'd0;

assign m_axi_to_r_AWLEN = data_count_read_reg_178;

assign m_axi_to_r_AWLOCK = 2'd0;

assign m_axi_to_r_AWPROT = 3'd0;

assign m_axi_to_r_AWQOS = 4'd0;

assign m_axi_to_r_AWREGION = 4'd0;

assign m_axi_to_r_AWSIZE = 3'd0;

assign m_axi_to_r_AWUSER = 1'd0;

assign m_axi_to_r_RREADY = 1'b0;

assign m_axi_to_r_WDATA = tmp_reg_199;

assign m_axi_to_r_WID = 1'd0;

assign m_axi_to_r_WLAST = 1'b0;

assign m_axi_to_r_WSTRB = 8'd255;

assign m_axi_to_r_WUSER = 1'd0;

assign tmp_1_i_fu_152_p1 = to_offset1_i_reg_173;

endmodule //store
