#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7faf9ea000d0 .scope module, "test" "test" 2 4;
 .timescale -9 -12;
v0x7faf9ea169a0_0 .var "a", 31 0;
v0x7faf9ea16a90_0 .var "b", 31 0;
v0x7faf9ea16b20_0 .net "out", 31 0, v0x7faf9ea16400_0;  1 drivers
S_0x7faf9ea03d80 .scope module, "uut" "top" 2 8, 3 4 0, S_0x7faf9ea000d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x7faf9ea16510_0 .net/s "a", 31 0, v0x7faf9ea169a0_0;  1 drivers
v0x7faf9ea165c0_0 .net/s "b", 31 0, v0x7faf9ea16a90_0;  1 drivers
v0x7faf9ea16690_0 .net "out", 31 0, v0x7faf9ea16400_0;  alias, 1 drivers
v0x7faf9ea16740_0 .net "temp1", 31 0, v0x7faf9ea146f0_0;  1 drivers
v0x7faf9ea167d0_0 .net "temp2", 31 0, v0x7faf9ea15090_0;  1 drivers
v0x7faf9ea168b0_0 .net "temp3", 31 0, v0x7faf9ea15a50_0;  1 drivers
S_0x7faf9ea03ee0 .scope module, "alu1" "alu" 3 12, 4 3 0, S_0x7faf9ea03d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7faf9ea04090 .param/l "A_ADD" 0 4 11, C4<00001>;
P_0x7faf9ea040d0 .param/l "A_AND" 0 4 13, C4<00011>;
P_0x7faf9ea04110 .param/l "A_NOP" 0 4 10, C4<00000>;
P_0x7faf9ea04150 .param/l "A_NOR" 0 4 16, C4<00110>;
P_0x7faf9ea04190 .param/l "A_OR" 0 4 14, C4<00100>;
P_0x7faf9ea041d0 .param/l "A_SUB" 0 4 12, C4<00010>;
P_0x7faf9ea04210 .param/l "A_XOR" 0 4 15, C4<00101>;
v0x7faf9ea044c0_0 .net/s "alu_a", 31 0, v0x7faf9ea169a0_0;  alias, 1 drivers
v0x7faf9ea14580_0 .net/s "alu_b", 31 0, v0x7faf9ea16a90_0;  alias, 1 drivers
L_0x1074e2008 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7faf9ea14630_0 .net "alu_op", 4 0, L_0x1074e2008;  1 drivers
v0x7faf9ea146f0_0 .var "alu_out", 31 0;
E_0x7faf9ea04470 .event edge, v0x7faf9ea14630_0, v0x7faf9ea044c0_0, v0x7faf9ea14580_0;
S_0x7faf9ea14800 .scope module, "alu2" "alu" 3 13, 4 3 0, S_0x7faf9ea03d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7faf9ea149c0 .param/l "A_ADD" 0 4 11, C4<00001>;
P_0x7faf9ea14a00 .param/l "A_AND" 0 4 13, C4<00011>;
P_0x7faf9ea14a40 .param/l "A_NOP" 0 4 10, C4<00000>;
P_0x7faf9ea14a80 .param/l "A_NOR" 0 4 16, C4<00110>;
P_0x7faf9ea14ac0 .param/l "A_OR" 0 4 14, C4<00100>;
P_0x7faf9ea14b00 .param/l "A_SUB" 0 4 12, C4<00010>;
P_0x7faf9ea14b40 .param/l "A_XOR" 0 4 15, C4<00101>;
v0x7faf9ea14e60_0 .net/s "alu_a", 31 0, v0x7faf9ea16a90_0;  alias, 1 drivers
v0x7faf9ea14f30_0 .net/s "alu_b", 31 0, v0x7faf9ea146f0_0;  alias, 1 drivers
L_0x1074e2050 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7faf9ea14fe0_0 .net "alu_op", 4 0, L_0x1074e2050;  1 drivers
v0x7faf9ea15090_0 .var "alu_out", 31 0;
E_0x7faf9ea14e00 .event edge, v0x7faf9ea14fe0_0, v0x7faf9ea14580_0, v0x7faf9ea146f0_0;
S_0x7faf9ea151a0 .scope module, "alu3" "alu" 3 14, 4 3 0, S_0x7faf9ea03d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7faf9ea15350 .param/l "A_ADD" 0 4 11, C4<00001>;
P_0x7faf9ea15390 .param/l "A_AND" 0 4 13, C4<00011>;
P_0x7faf9ea153d0 .param/l "A_NOP" 0 4 10, C4<00000>;
P_0x7faf9ea15410 .param/l "A_NOR" 0 4 16, C4<00110>;
P_0x7faf9ea15450 .param/l "A_OR" 0 4 14, C4<00100>;
P_0x7faf9ea15490 .param/l "A_SUB" 0 4 12, C4<00010>;
P_0x7faf9ea154d0 .param/l "A_XOR" 0 4 15, C4<00101>;
v0x7faf9ea15810_0 .net/s "alu_a", 31 0, v0x7faf9ea146f0_0;  alias, 1 drivers
v0x7faf9ea15900_0 .net/s "alu_b", 31 0, v0x7faf9ea15090_0;  alias, 1 drivers
L_0x1074e2098 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7faf9ea159a0_0 .net "alu_op", 4 0, L_0x1074e2098;  1 drivers
v0x7faf9ea15a50_0 .var "alu_out", 31 0;
E_0x7faf9ea157b0 .event edge, v0x7faf9ea159a0_0, v0x7faf9ea146f0_0, v0x7faf9ea15090_0;
S_0x7faf9ea15b60 .scope module, "alu4" "alu" 3 15, 4 3 0, S_0x7faf9ea03d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_a"
    .port_info 1 /INPUT 32 "alu_b"
    .port_info 2 /INPUT 5 "alu_op"
    .port_info 3 /OUTPUT 32 "alu_out"
P_0x7faf9ea15d10 .param/l "A_ADD" 0 4 11, C4<00001>;
P_0x7faf9ea15d50 .param/l "A_AND" 0 4 13, C4<00011>;
P_0x7faf9ea15d90 .param/l "A_NOP" 0 4 10, C4<00000>;
P_0x7faf9ea15dd0 .param/l "A_NOR" 0 4 16, C4<00110>;
P_0x7faf9ea15e10 .param/l "A_OR" 0 4 14, C4<00100>;
P_0x7faf9ea15e50 .param/l "A_SUB" 0 4 12, C4<00010>;
P_0x7faf9ea15e90 .param/l "A_XOR" 0 4 15, C4<00101>;
v0x7faf9ea161c0_0 .net/s "alu_a", 31 0, v0x7faf9ea15090_0;  alias, 1 drivers
v0x7faf9ea162b0_0 .net/s "alu_b", 31 0, v0x7faf9ea15a50_0;  alias, 1 drivers
L_0x1074e20e0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7faf9ea16350_0 .net "alu_op", 4 0, L_0x1074e20e0;  1 drivers
v0x7faf9ea16400_0 .var "alu_out", 31 0;
E_0x7faf9ea16160 .event edge, v0x7faf9ea16350_0, v0x7faf9ea15090_0, v0x7faf9ea15a50_0;
    .scope S_0x7faf9ea03ee0;
T_0 ;
    %wait E_0x7faf9ea04470;
    %load/vec4 v0x7faf9ea14630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %load/vec4 v0x7faf9ea044c0_0;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %add;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %sub;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %and;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %or;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %xor;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x7faf9ea044c0_0;
    %load/vec4 v0x7faf9ea14580_0;
    %or;
    %inv;
    %store/vec4 v0x7faf9ea146f0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faf9ea14800;
T_1 ;
    %wait E_0x7faf9ea14e00;
    %load/vec4 v0x7faf9ea14fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v0x7faf9ea14e60_0;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %add;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %sub;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %and;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %or;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %xor;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0x7faf9ea14e60_0;
    %load/vec4 v0x7faf9ea14f30_0;
    %or;
    %inv;
    %store/vec4 v0x7faf9ea15090_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7faf9ea151a0;
T_2 ;
    %wait E_0x7faf9ea157b0;
    %load/vec4 v0x7faf9ea159a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v0x7faf9ea15810_0;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x7faf9ea15810_0;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %add;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %sub;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %and;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %or;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %xor;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x7faf9ea15810_0;
    %load/vec4 v0x7faf9ea15900_0;
    %or;
    %inv;
    %store/vec4 v0x7faf9ea15a50_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7faf9ea15b60;
T_3 ;
    %wait E_0x7faf9ea16160;
    %load/vec4 v0x7faf9ea16350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %load/vec4 v0x7faf9ea161c0_0;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %add;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %sub;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %and;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %or;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %xor;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7faf9ea161c0_0;
    %load/vec4 v0x7faf9ea162b0_0;
    %or;
    %inv;
    %store/vec4 v0x7faf9ea16400_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7faf9ea000d0;
T_4 ;
    %vpi_call 2 15 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf9ea169a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf9ea16a90_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faf9ea169a0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7faf9ea16a90_0, 0, 32;
    %delay 100000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "test.v";
    "./top.v";
    "./alu.v";
