<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v</a>
time_elapsed: 0.093s
ram usage: 11612 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:14</a>: Operator EQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;ctr_n&#39; generates 23 bits.
                                                                                                                  : ... In instance bsg_wait_cycles
        ready_r_o &lt;= (ctr_n == cycles_p);
                            ^~
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-22" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:22</a>: Operator ASSIGN expects 23 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;cycles_p&#39; generates 24 bits.
                                                                                                                  : ... In instance bsg_wait_cycles
          ctr_n = cycles_p;
                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_wait_cycles.v:27</a>: Operator NEQ expects 24 bits on the LHS, but LHS&#39;s VARREF &#39;ctr_r&#39; generates 23 bits.
                                                                                                                  : ... In instance bsg_wait_cycles
            if (ctr_r != cycles_p)
                      ^~

</pre>
</body>