Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 28 22:59:55 2024
| Host         : BOOK-SIO57HHSUH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                  951        0.152        0.000                      0                  951        4.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.227        0.000                      0                  951        0.152        0.000                      0                  951        4.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 3.151ns (32.322%)  route 6.598ns (67.678%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.556     9.558    slc3/cpu/cpu_control/address_add_out_carry
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.332     9.890 r  slc3/cpu/cpu_control/address_add_out_carry_i_8/O
                         net (fo=1, routed)           0.000     9.890    slc3/cpu/cpu_control_n_83
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  slc3/cpu/address_add_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    slc3/cpu/address_add_out_carry_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  slc3/cpu/address_add_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    slc3/cpu/address_add_out_carry__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  slc3/cpu/address_add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.650    slc3/cpu/address_add_out_carry__1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.872 r  slc3/cpu/address_add_out_carry__2/O[0]
                         net (fo=2, routed)           0.554    11.425    slc3/cpu/cpu_control/data3[12]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.299    11.724 r  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.658    12.382    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    12.506 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          1.125    13.632    slc3/cpu/cpu_control/bus[12]
    SLICE_X6Y85          LUT4 (Prop_lut4_I0_O)        0.124    13.756 r  slc3/cpu/cpu_control/data_q[2]_i_6/O
                         net (fo=1, routed)           0.303    14.058    slc3/cpu/cpu_control/data_q[2]_i_6_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.182 r  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.424    14.607    slc3/cpu/nzp_reg/data_q_reg[2]_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I0_O)        0.124    14.731 r  slc3/cpu/nzp_reg/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.731    slc3/cpu/nzp_reg/data_q[0]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.503    14.700    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/C
                         clock pessimism              0.262    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.031    14.957    slc3/cpu/nzp_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.731    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 3.146ns (32.287%)  route 6.598ns (67.713%))
  Logic Levels:           14  (CARRY4=4 LUT3=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.556     9.558    slc3/cpu/cpu_control/address_add_out_carry
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.332     9.890 r  slc3/cpu/cpu_control/address_add_out_carry_i_8/O
                         net (fo=1, routed)           0.000     9.890    slc3/cpu/cpu_control_n_83
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  slc3/cpu/address_add_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    slc3/cpu/address_add_out_carry_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  slc3/cpu/address_add_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    slc3/cpu/address_add_out_carry__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  slc3/cpu/address_add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.650    slc3/cpu/address_add_out_carry__1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.872 r  slc3/cpu/address_add_out_carry__2/O[0]
                         net (fo=2, routed)           0.554    11.425    slc3/cpu/cpu_control/data3[12]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.299    11.724 r  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.658    12.382    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    12.506 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          1.125    13.632    slc3/cpu/cpu_control/bus[12]
    SLICE_X6Y85          LUT4 (Prop_lut4_I0_O)        0.124    13.756 r  slc3/cpu/cpu_control/data_q[2]_i_6/O
                         net (fo=1, routed)           0.303    14.058    slc3/cpu/cpu_control/data_q[2]_i_6_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.182 r  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.424    14.607    slc3/cpu/nzp_reg/data_q_reg[2]_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I1_O)        0.119    14.726 r  slc3/cpu/nzp_reg/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.726    slc3/cpu/nzp_reg/data_q[2]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.503    14.700    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[2]/C
                         clock pessimism              0.262    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.075    15.001    slc3/cpu/nzp_reg/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -14.726    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 3.151ns (32.742%)  route 6.473ns (67.258%))
  Logic Levels:           14  (CARRY4=4 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.699ns = ( 14.699 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.556     9.558    slc3/cpu/cpu_control/address_add_out_carry
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.332     9.890 r  slc3/cpu/cpu_control/address_add_out_carry_i_8/O
                         net (fo=1, routed)           0.000     9.890    slc3/cpu/cpu_control_n_83
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  slc3/cpu/address_add_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    slc3/cpu/address_add_out_carry_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  slc3/cpu/address_add_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    slc3/cpu/address_add_out_carry__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  slc3/cpu/address_add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.650    slc3/cpu/address_add_out_carry__1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.872 f  slc3/cpu/address_add_out_carry__2/O[0]
                         net (fo=2, routed)           0.554    11.425    slc3/cpu/cpu_control/data3[12]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.299    11.724 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.658    12.382    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    12.506 f  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          1.125    13.632    slc3/cpu/cpu_control/bus[12]
    SLICE_X6Y85          LUT4 (Prop_lut4_I0_O)        0.124    13.756 f  slc3/cpu/cpu_control/data_q[2]_i_6/O
                         net (fo=1, routed)           0.303    14.058    slc3/cpu/cpu_control/data_q[2]_i_6_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I2_O)        0.124    14.182 f  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.299    14.482    slc3/cpu/nzp_reg/data_q_reg[2]_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I0_O)        0.124    14.606 r  slc3/cpu/nzp_reg/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.606    slc3/cpu/nzp_reg/data_q[1]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.502    14.699    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/C
                         clock pessimism              0.262    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)        0.029    14.954    slc3/cpu/nzp_reg/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 2.877ns (33.019%)  route 5.836ns (66.981%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.762    slc3/cpu/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  slc3/cpu/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.576    11.651    slc3/cpu/rf/r5/O[3]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.306    11.957 r  slc3/cpu/rf/r5/data_q[15]_i_6/O
                         net (fo=1, routed)           0.664    12.621    slc3/cpu/cpu_control/data_q_reg[15]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.950    13.695    slc3/cpu/ir_reg/data_q_reg[15]_3[15]
    SLICE_X6Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.503    14.700    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
                         clock pessimism              0.262    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X6Y87          FDRE (Setup_fdre_C_D)       -0.031    14.895    slc3/cpu/ir_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/rf/r6/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 2.685ns (31.188%)  route 5.924ns (68.812%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.887 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.535    11.421    slc3/cpu/cpu_control/alu_out01_in[10]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.302    11.723 r  slc3/cpu/cpu_control/data_q[10]_i_5/O
                         net (fo=1, routed)           0.452    12.175    slc3/cpu/cpu_control/data_q[10]_i_5_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.299 r  slc3/cpu/cpu_control/data_q[10]_i_1__1/O
                         net (fo=14, routed)          1.292    13.591    slc3/cpu/rf/r6/bus[10]
    SLICE_X5Y88          FDRE                                         r  slc3/cpu/rf/r6/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.504    14.701    slc3/cpu/rf/r6/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slc3/cpu/rf/r6/data_q_reg[10]/C
                         clock pessimism              0.262    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)       -0.105    14.822    slc3/cpu/rf/r6/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 2.877ns (33.193%)  route 5.791ns (66.807%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.762    slc3/cpu/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  slc3/cpu/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.576    11.651    slc3/cpu/rf/r5/O[3]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.306    11.957 r  slc3/cpu/rf/r5/data_q[15]_i_6/O
                         net (fo=1, routed)           0.664    12.621    slc3/cpu/cpu_control/data_q_reg[15]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.904    13.649    slc3/cpu/mar_reg/bus[15]
    SLICE_X6Y81          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.497    14.694    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/C
                         clock pessimism              0.262    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.028    14.892    slc3/cpu/mar_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.779ns (32.112%)  route 5.875ns (67.888%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.556     9.558    slc3/cpu/cpu_control/address_add_out_carry
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.332     9.890 r  slc3/cpu/cpu_control/address_add_out_carry_i_8/O
                         net (fo=1, routed)           0.000     9.890    slc3/cpu/cpu_control_n_83
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.422 r  slc3/cpu/address_add_out_carry/CO[3]
                         net (fo=1, routed)           0.000    10.422    slc3/cpu/address_add_out_carry_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.536 r  slc3/cpu/address_add_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.536    slc3/cpu/address_add_out_carry__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.650 r  slc3/cpu/address_add_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.650    slc3/cpu/address_add_out_carry__1_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.872 r  slc3/cpu/address_add_out_carry__2/O[0]
                         net (fo=2, routed)           0.554    11.425    slc3/cpu/cpu_control/data3[12]
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.299    11.724 r  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.658    12.382    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    12.506 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          1.130    13.636    slc3/cpu/mar_reg/bus[12]
    SLICE_X6Y81          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.497    14.694    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/C
                         clock pessimism              0.262    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)       -0.031    14.889    slc3/cpu/mar_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 3.001ns (34.781%)  route 5.627ns (65.219%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.630ns = ( 14.630 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.762    slc3/cpu/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  slc3/cpu/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.576    11.651    slc3/cpu/rf/r5/O[3]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.306    11.957 r  slc3/cpu/rf/r5/data_q[15]_i_6/O
                         net (fo=1, routed)           0.664    12.621    slc3/cpu/cpu_control/data_q_reg[15]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.741    13.486    slc3/cpu/cpu_control/bus[15]
    SLICE_X10Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.610 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=1, routed)           0.000    13.610    slc3/cpu/mdr_reg/D[15]
    SLICE_X10Y82         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.433    14.630    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/C
                         clock pessimism              0.249    14.879    
                         clock uncertainty           -0.035    14.843    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)        0.077    14.920    slc3/cpu/mdr_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -13.610    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/rf/r2/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.877ns (33.768%)  route 5.643ns (66.232%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.635ns = ( 14.635 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.762    slc3/cpu/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  slc3/cpu/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.576    11.651    slc3/cpu/rf/r5/O[3]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.306    11.957 r  slc3/cpu/rf/r5/data_q[15]_i_6/O
                         net (fo=1, routed)           0.664    12.621    slc3/cpu/cpu_control/data_q_reg[15]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.757    13.502    slc3/cpu/rf/r2/bus[15]
    SLICE_X8Y90          FDRE                                         r  slc3/cpu/rf/r2/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.438    14.635    slc3/cpu/rf/r2/clk_IBUF_BUFG
    SLICE_X8Y90          FDRE                                         r  slc3/cpu/rf/r2/data_q_reg[15]/C
                         clock pessimism              0.249    14.884    
                         clock uncertainty           -0.035    14.848    
    SLICE_X8Y90          FDRE (Setup_fdre_C_D)       -0.028    14.820    slc3/cpu/rf/r2/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/rf/r0/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 2.877ns (33.588%)  route 5.689ns (66.412%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.982ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.614     4.982    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.518     5.500 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=56, routed)          0.880     6.380    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y83          LUT5 (Prop_lut5_I0_O)        0.124     6.504 r  slc3/cpu/cpu_control/address_add_out_carry__0_i_20/O
                         net (fo=3, routed)           0.438     6.942    slc3/cpu/ir_reg/sr1mux
    SLICE_X6Y84          LUT3 (Prop_lut3_I1_O)        0.124     7.066 r  slc3/cpu/ir_reg/address_add_out_carry__0_i_18/O
                         net (fo=32, routed)          0.816     7.882    slc3/cpu/rf/r5/sr1[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     8.006 r  slc3/cpu/rf/r5/i__carry_i_15/O
                         net (fo=4, routed)           0.844     8.850    slc3/cpu/rf/r5/data_q_reg[0]_1
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.152     9.002 r  slc3/cpu/rf/r5/address_add_out_carry_i_13/O
                         net (fo=3, routed)           0.668     9.670    slc3/cpu/rf/r5/data_q_reg[0]_0
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.332    10.002 r  slc3/cpu/rf/r5/i__carry_i_8/O
                         net (fo=1, routed)           0.000    10.002    slc3/cpu/rf_n_106
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.534 r  slc3/cpu/alu_out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    slc3/cpu/alu_out0_inferred__1/i__carry_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  slc3/cpu/alu_out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.648    slc3/cpu/alu_out0_inferred__1/i__carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  slc3/cpu/alu_out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.762    slc3/cpu/alu_out0_inferred__1/i__carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 r  slc3/cpu/alu_out0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.576    11.651    slc3/cpu/rf/r5/O[3]
    SLICE_X6Y88          LUT6 (Prop_lut6_I1_O)        0.306    11.957 r  slc3/cpu/rf/r5/data_q[15]_i_6/O
                         net (fo=1, routed)           0.664    12.621    slc3/cpu/cpu_control/data_q_reg[15]_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.802    13.547    slc3/cpu/rf/r0/bus[15]
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/rf/r0/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.505    14.702    slc3/cpu/rf/r0/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slc3/cpu/rf/r0/data_q_reg[15]/C
                         clock pessimism              0.262    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X7Y90          FDRE (Setup_fdre_C_D)       -0.061    14.867    slc3/cpu/rf/r0/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sw_sync[0]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.551     1.588    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[0]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  sw_sync[0]/ff_reg/Q
                         net (fo=1, routed)           0.115     1.845    sw_sync[0]/ff_reg_n_0
    SLICE_X9Y76          FDRE                                         r  sw_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.818     2.241    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  sw_sync[0]/q_reg/C
                         clock pessimism             -0.619     1.622    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.070     1.692    sw_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.495%)  route 0.307ns (59.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.555     1.592    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  slc3/cpu/mdr_reg/data_q_reg[5]/Q
                         net (fo=3, routed)           0.120     1.877    mem_subsystem/init_ram/sram0[5]
    SLICE_X8Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.922 r  mem_subsystem/init_ram/sram0_i_23/O
                         net (fo=1, routed)           0.187     2.108    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.648    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (37.968%)  route 0.341ns (62.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.555     1.592    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     1.756 r  slc3/cpu/mdr_reg/data_q_reg[8]/Q
                         net (fo=3, routed)           0.181     1.937    mem_subsystem/init_ram/sram0[8]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.045     1.982 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.160     2.143    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.619     1.668    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.964    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sw_sync[2]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.551     1.588    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[2]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  sw_sync[2]/ff_reg/Q
                         net (fo=1, routed)           0.112     1.841    sw_sync[2]/ff_reg_n_0
    SLICE_X10Y75         FDRE                                         r  sw_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.817     2.240    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  sw_sync[2]/q_reg/C
                         clock pessimism             -0.639     1.601    
    SLICE_X10Y75         FDRE (Hold_fdre_C_D)         0.059     1.660    sw_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_sync[8]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.094%)  route 0.134ns (41.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.555     1.592    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  sw_sync[8]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  sw_sync[8]/q_reg/Q
                         net (fo=1, routed)           0.134     1.868    slc3/cpu/cpu_control/data0[8]
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  slc3/cpu/cpu_control/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    slc3/cpu/mdr_reg/D[8]
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.822     2.245    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/C
                         clock pessimism             -0.640     1.605    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.121     1.726    slc3/cpu/mdr_reg/data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.263%)  route 0.337ns (61.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.558     1.595    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.759 r  slc3/cpu/mdr_reg/data_q_reg[14]/Q
                         net (fo=3, routed)           0.230     1.989    mem_subsystem/init_ram/sram0[14]
    SLICE_X8Y79          LUT4 (Prop_lut4_I3_O)        0.045     2.034 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.108     2.142    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.648    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 sw_sync[10]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.198%)  route 0.177ns (48.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.556     1.593    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  sw_sync[10]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  sw_sync[10]/q_reg/Q
                         net (fo=1, routed)           0.177     1.912    slc3/cpu/cpu_control/data0[10]
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.957 r  slc3/cpu/cpu_control/data_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    slc3/cpu/mdr_reg/D[10]
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.822     2.245    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
                         clock pessimism             -0.619     1.626    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.120     1.746    slc3/cpu/mdr_reg/data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.930%)  route 0.379ns (67.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.554     1.591    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  slc3/cpu/mdr_reg/data_q_reg[0]/Q
                         net (fo=3, routed)           0.180     1.913    mem_subsystem/init_ram/sram0[0]
    SLICE_X8Y75          LUT4 (Prop_lut4_I3_O)        0.045     1.958 r  mem_subsystem/init_ram/sram0_i_28/O
                         net (fo=1, routed)           0.198     2.156    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.864     2.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y31         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.639     1.648    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.944    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.560     1.597    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.121     1.860    button_sync[2]/ff2
    SLICE_X15Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.905 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.905    button_sync[2]/q_i_1__1_n_0
    SLICE_X15Y85         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.828     2.251    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.654     1.597    
    SLICE_X15Y85         FDRE (Hold_fdre_C_D)         0.092     1.689    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.215%)  route 0.139ns (45.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.555     1.592    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164     1.756 r  slc3/cpu/mdr_reg/data_q_reg[5]/Q
                         net (fo=3, routed)           0.139     1.895    slc3/io_bridge/hex_display_reg[15]_0[5]
    SLICE_X9Y81          FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.824     2.247    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  slc3/io_bridge/hex_display_reg[5]/C
                         clock pessimism             -0.639     1.608    
    SLICE_X9Y81          FDRE (Hold_fdre_C_D)         0.070     1.678    slc3/io_bridge/hex_display_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y71    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y73    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y73    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y74    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y74    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y74    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y71    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y71    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y71    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y71    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y73    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y74    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.910ns  (logic 3.478ns (31.874%)  route 7.433ns (68.126%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.603     4.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         3.765     9.191    slc3/cpu/ir_reg/data_q_reg[15]_2
    SLICE_X0Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.315 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.668    12.984    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.881 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.881    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 3.666ns (33.799%)  route 7.180ns (66.201%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.619     4.987    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.505 r  slc3/cpu/ir_reg/data_q_reg[15]/Q
                         net (fo=13, routed)          2.192     7.697    slc3/cpu/ir_reg/Q[15]
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.821 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.159     8.980    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_3_n_0
    SLICE_X6Y83          LUT5 (Prop_lut5_I1_O)        0.124     9.104 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.828    12.932    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    15.832 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.832    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.791ns  (logic 3.674ns (34.043%)  route 7.118ns (65.957%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.615     4.983    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.501 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.525     8.026    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.150 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.950     9.099    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124     9.223 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643    12.867    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    15.774 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.774    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.747ns  (logic 3.676ns (34.209%)  route 7.071ns (65.791%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.603     4.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         3.149     8.576    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X28Y78         LUT3 (Prop_lut3_I2_O)        0.118     8.694 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.921    12.615    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.102    15.718 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.718    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.649ns  (logic 3.644ns (34.224%)  route 7.004ns (65.776%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.615     4.983    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.501 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.398     7.899    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.810     8.833    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.124     8.957 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.796    12.753    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    15.632 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.632    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.651ns  (logic 3.487ns (32.741%)  route 7.164ns (67.259%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.603     4.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         3.149     8.576    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X28Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.700 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.014    12.715    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    15.622 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.622    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.586ns  (logic 3.715ns (35.098%)  route 6.871ns (64.902%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.603     4.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         3.532     8.959    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X28Y78         LUT3 (Prop_lut3_I2_O)        0.152     9.111 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.338    12.449    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.107    15.557 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.557    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.466ns  (logic 3.481ns (33.263%)  route 6.984ns (66.737%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.603     4.971    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.456     5.427 r  button_sync[0]/q_reg/Q
                         net (fo=284, routed)         3.513     8.940    slc3/cpu/ir_reg/data_q_reg[15]_2
    SLICE_X2Y86          LUT5 (Prop_lut5_I2_O)        0.124     9.064 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.471    12.535    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.436 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.436    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 3.675ns (35.365%)  route 6.717ns (64.635%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.615     4.983    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.501 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.497     7.998    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X10Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.122 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.900     9.023    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_3_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.124     9.147 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.319    12.465    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.374 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.374    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.365ns  (logic 3.666ns (35.365%)  route 6.700ns (64.635%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.615     4.983    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.501 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          2.536     8.037    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X8Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.161 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.830     8.991    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.115 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.334    12.448    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    15.348 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.348    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.342ns (80.421%)  route 0.327ns (19.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.092    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.201     3.293 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.293    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.326ns (76.654%)  route 0.404ns (23.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.404     2.167    lopt_2
    E17                  OBUF (Prop_obuf_I_O)         1.185     3.353 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.353    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.342ns (77.403%)  route 0.392ns (22.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/ir_reg/data_q_reg[4]/Q
                         net (fo=21, routed)          0.392     2.155    led_o_OBUF[4]
    D16                  OBUF (Prop_obuf_I_O)         1.201     3.356 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.356    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.341ns (77.137%)  route 0.397ns (22.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.397     2.161    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.200     3.360 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.360    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.362ns (73.239%)  route 0.498ns (26.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.560     1.597    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.761 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.259    lopt_4
    B18                  OBUF (Prop_obuf_I_O)         1.198     3.457 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.457    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.320ns (71.163%)  route 0.535ns (28.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.586     1.623    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     1.764 r  slc3/cpu/ir_reg/data_q_reg[3]/Q
                         net (fo=10, routed)          0.535     2.299    led_o_OBUF[3]
    D15                  OBUF (Prop_obuf_I_O)         1.179     3.478 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.478    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.317ns (70.763%)  route 0.544ns (29.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.585     1.622    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     1.763 r  slc3/cpu/ir_reg/data_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.544     2.308    lopt_1
    F18                  OBUF (Prop_obuf_I_O)         1.176     3.484 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.484    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.309ns (64.106%)  route 0.733ns (35.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc3/cpu/ir_reg/data_q_reg[1]/Q
                         net (fo=42, routed)          0.733     2.498    led_o_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.168     3.666 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.666    led_o[1]
    C14                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.319ns (63.665%)  route 0.753ns (36.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.561     1.598    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X11Y87         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          0.753     2.492    led_o_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.178     3.670 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.670    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.318ns (63.796%)  route 0.748ns (36.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.587     1.624    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.765 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=13, routed)          0.748     2.513    led_o_OBUF[14]
    E18                  OBUF (Prop_obuf_I_O)         1.177     3.690 r  led_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.690    led_o[14]
    E18                                                               r  led_o[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.549ns  (logic 1.322ns (29.049%)  route 3.228ns (70.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.228     4.549    button_sync[2]/run_i_IBUF
    SLICE_X15Y85         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.435     4.632    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.515ns  (logic 1.325ns (29.354%)  route 3.189ns (70.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.189     4.515    button_sync[1]/continue_i_IBUF
    SLICE_X15Y85         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.435     4.632    button_sync[1]/clk_IBUF_BUFG
    SLICE_X15Y85         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.391ns  (logic 1.325ns (30.185%)  route 3.065ns (69.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.065     4.391    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X11Y75         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.424     4.621    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.349ns (30.798%)  route 3.032ns (69.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           3.032     4.381    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X10Y75         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.424     4.621    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.316ns (30.098%)  route 3.058ns (69.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.058     4.374    button_sync[0]/reset_IBUF
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.490     4.687    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 1.350ns (32.173%)  route 2.847ns (67.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.847     4.197    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X8Y76          FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.425     4.622    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.343ns (32.086%)  route 2.844ns (67.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         1.343     1.343 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           2.844     4.187    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X15Y80         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.429     4.626    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 1.340ns (32.313%)  route 2.806ns (67.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           2.806     4.145    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.432     4.629    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.345ns (32.593%)  route 2.782ns (67.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           2.782     4.127    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.432     4.629    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.340ns (32.499%)  route 2.783ns (67.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.783     4.123    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.432     4.629    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[13]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.424ns (30.630%)  route 0.961ns (69.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.961     1.386    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X14Y80         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.823     2.246    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.415ns (28.779%)  route 1.028ns (71.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.028     1.443    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X11Y79         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.822     2.245    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X11Y79         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.476ns  (logic 0.413ns (27.983%)  route 1.063ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.063     1.476    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y80         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.823     2.246    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.425ns (27.979%)  route 1.094ns (72.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.094     1.519    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X15Y80         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.823     2.246    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.524ns  (logic 0.402ns (26.351%)  route 1.123ns (73.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.123     1.524    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X10Y75         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.817     2.240    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.542ns  (logic 0.410ns (26.560%)  route 1.133ns (73.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.133     1.542    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.825     2.248    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.404ns (24.880%)  route 1.219ns (75.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.219     1.623    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X11Y75         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.817     2.240    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.639ns  (logic 0.422ns (25.746%)  route 1.217ns (74.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.217     1.639    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.825     2.248    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.405ns (24.616%)  route 1.239ns (75.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.239     1.644    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X11Y75         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.817     2.240    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X11Y75         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.420ns (25.535%)  route 1.226ns (74.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.226     1.646    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X15Y80         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.823     2.246    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X15Y80         FDRE                                         r  sw_sync[11]/ff_reg/C





