{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@337:347@HdlStmAssign", ");\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\nassign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 0;\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0)\n    irq <= 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@339:355", "// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\nassign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 0;\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0)\n    irq <= 1'b0;\n  else\n    irq <= |up_irq_pending;\nend\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0) begin\n    up_irq_source <= 2'b00;\n"], ["hdl/library/axi_dmac/axi_dmac.v@335:345", "  .up_rdata(up_rdata),\n  .up_rack(up_rack)\n);\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\nassign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 0;\n\nalways @(posedge s_axi_aclk)\nbegin\n"], ["hdl/library/axi_dmac/axi_dmac.v@336:346", "  .up_rack(up_rack)\n);\n\n// IRQ handling\nassign up_irq_pending = ~up_irq_mask & up_irq_source;\nassign up_irq_trigger  = {up_eot, up_sot};\nassign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 0;\n\nalways @(posedge s_axi_aclk)\nbegin\n  if (s_axi_aresetn == 1'b0)\n"]], "Diff Content": {"Delete": [[342, "assign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 0;\n"]], "Add": [[342, "assign up_irq_source_clear = (up_wreq == 1'b1 && up_waddr == 9'h021) ? up_wdata[1:0] : 2'b00;\n"]]}}