--
--	Conversion of Psoc_Wireless.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Oct 08 10:52:54 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LCD1:Net_9\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \LCD1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \LCD1:BUART:clock_op\ : bit;
SIGNAL \LCD1:BUART:reset_reg\ : bit;
SIGNAL \LCD1:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD1:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD1:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD1:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD1:BUART:reset_sr\ : bit;
SIGNAL \LCD1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \LCD1:BUART:txn\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \LCD1:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD1:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD1:BUART:tx_state_1\ : bit;
SIGNAL \LCD1:BUART:tx_state_0\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:tx_shift_out\ : bit;
SIGNAL \LCD1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD1:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:counter_load_not\ : bit;
SIGNAL \LCD1:BUART:tx_state_2\ : bit;
SIGNAL \LCD1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD1:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD1:BUART:sc_out_7\ : bit;
SIGNAL \LCD1:BUART:sc_out_6\ : bit;
SIGNAL \LCD1:BUART:sc_out_5\ : bit;
SIGNAL \LCD1:BUART:sc_out_4\ : bit;
SIGNAL \LCD1:BUART:sc_out_3\ : bit;
SIGNAL \LCD1:BUART:sc_out_2\ : bit;
SIGNAL \LCD1:BUART:sc_out_1\ : bit;
SIGNAL \LCD1:BUART:sc_out_0\ : bit;
SIGNAL \LCD1:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD1:BUART:tx_status_6\ : bit;
SIGNAL \LCD1:BUART:tx_status_5\ : bit;
SIGNAL \LCD1:BUART:tx_status_4\ : bit;
SIGNAL \LCD1:BUART:tx_status_0\ : bit;
SIGNAL \LCD1:BUART:tx_status_1\ : bit;
SIGNAL \LCD1:BUART:tx_status_2\ : bit;
SIGNAL \LCD1:BUART:tx_status_3\ : bit;
SIGNAL Net_16 : bit;
SIGNAL \LCD1:BUART:tx_bitclk\ : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD1:BUART:tx_mark\ : bit;
SIGNAL \LCD1:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD1:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD1:BUART:rx_state_1\ : bit;
SIGNAL \LCD1:BUART:rx_state_0\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD1:BUART:rx_postpoll\ : bit;
SIGNAL \LCD1:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:hd_shift_out\ : bit;
SIGNAL \LCD1:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD1:BUART:rx_fifofull\ : bit;
SIGNAL \LCD1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:rx_counter_load\ : bit;
SIGNAL \LCD1:BUART:rx_state_3\ : bit;
SIGNAL \LCD1:BUART:rx_state_2\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD1:BUART:rx_count_2\ : bit;
SIGNAL \LCD1:BUART:rx_count_1\ : bit;
SIGNAL \LCD1:BUART:rx_count_0\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD1:BUART:rx_count_6\ : bit;
SIGNAL \LCD1:BUART:rx_count_5\ : bit;
SIGNAL \LCD1:BUART:rx_count_4\ : bit;
SIGNAL \LCD1:BUART:rx_count_3\ : bit;
SIGNAL \LCD1:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk\ : bit;
SIGNAL \LCD1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD1:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD1:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD1:BUART:pollingrange\ : bit;
SIGNAL \LCD1:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \LCD1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:rx_status_0\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD1:BUART:rx_status_1\ : bit;
SIGNAL \LCD1:BUART:rx_status_2\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD1:BUART:rx_status_3\ : bit;
SIGNAL \LCD1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD1:BUART:rx_status_4\ : bit;
SIGNAL \LCD1:BUART:rx_status_5\ : bit;
SIGNAL \LCD1:BUART:rx_status_6\ : bit;
SIGNAL \LCD1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_15 : bit;
SIGNAL \LCD1:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \LCD1:BUART:rx_address_detected\ : bit;
SIGNAL \LCD1:BUART:rx_last\ : bit;
SIGNAL \LCD1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \LCD1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \LCD1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \LCD1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_LCD1_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD1_net_0 : bit;
SIGNAL tmpOE__Tx_LCD1_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD1_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD1_net_0 : bit;
SIGNAL \LCD2:Net_9\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \LCD2:Net_61\ : bit;
SIGNAL \LCD2:BUART:clock_op\ : bit;
SIGNAL \LCD2:BUART:reset_reg\ : bit;
SIGNAL \LCD2:BUART:tx_hd_send_break\ : bit;
SIGNAL \LCD2:BUART:HalfDuplexSend\ : bit;
SIGNAL \LCD2:BUART:FinalParityType_1\ : bit;
SIGNAL \LCD2:BUART:FinalParityType_0\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \LCD2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \LCD2:BUART:reset_sr\ : bit;
SIGNAL \LCD2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_26 : bit;
SIGNAL \LCD2:BUART:txn\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \LCD2:BUART:tx_interrupt_out\ : bit;
SIGNAL \LCD2:BUART:rx_interrupt_out\ : bit;
SIGNAL \LCD2:BUART:tx_state_1\ : bit;
SIGNAL \LCD2:BUART:tx_state_0\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:tx_shift_out\ : bit;
SIGNAL \LCD2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \LCD2:BUART:tx_fifo_empty\ : bit;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:counter_load_not\ : bit;
SIGNAL \LCD2:BUART:tx_state_2\ : bit;
SIGNAL \LCD2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \LCD2:BUART:tx_counter_dp\ : bit;
SIGNAL \LCD2:BUART:sc_out_7\ : bit;
SIGNAL \LCD2:BUART:sc_out_6\ : bit;
SIGNAL \LCD2:BUART:sc_out_5\ : bit;
SIGNAL \LCD2:BUART:sc_out_4\ : bit;
SIGNAL \LCD2:BUART:sc_out_3\ : bit;
SIGNAL \LCD2:BUART:sc_out_2\ : bit;
SIGNAL \LCD2:BUART:sc_out_1\ : bit;
SIGNAL \LCD2:BUART:sc_out_0\ : bit;
SIGNAL \LCD2:BUART:tx_counter_tc\ : bit;
SIGNAL \LCD2:BUART:tx_status_6\ : bit;
SIGNAL \LCD2:BUART:tx_status_5\ : bit;
SIGNAL \LCD2:BUART:tx_status_4\ : bit;
SIGNAL \LCD2:BUART:tx_status_0\ : bit;
SIGNAL \LCD2:BUART:tx_status_1\ : bit;
SIGNAL \LCD2:BUART:tx_status_2\ : bit;
SIGNAL \LCD2:BUART:tx_status_3\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \LCD2:BUART:tx_bitclk\ : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \LCD2:BUART:tx_mark\ : bit;
SIGNAL \LCD2:BUART:tx_parity_bit\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch1\ : bit;
SIGNAL \LCD2:BUART:rx_addressmatch2\ : bit;
SIGNAL \LCD2:BUART:rx_state_1\ : bit;
SIGNAL \LCD2:BUART:rx_state_0\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \LCD2:BUART:rx_postpoll\ : bit;
SIGNAL \LCD2:BUART:rx_load_fifo\ : bit;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:hd_shift_out\ : bit;
SIGNAL \LCD2:BUART:rx_fifonotempty\ : bit;
SIGNAL \LCD2:BUART:rx_fifofull\ : bit;
SIGNAL \LCD2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \LCD2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \LCD2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:rx_counter_load\ : bit;
SIGNAL \LCD2:BUART:rx_state_3\ : bit;
SIGNAL \LCD2:BUART:rx_state_2\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \LCD2:BUART:rx_count_2\ : bit;
SIGNAL \LCD2:BUART:rx_count_1\ : bit;
SIGNAL \LCD2:BUART:rx_count_0\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \LCD2:BUART:rx_count_6\ : bit;
SIGNAL \LCD2:BUART:rx_count_5\ : bit;
SIGNAL \LCD2:BUART:rx_count_4\ : bit;
SIGNAL \LCD2:BUART:rx_count_3\ : bit;
SIGNAL \LCD2:BUART:rx_count7_tc\ : bit;
SIGNAL \LCD2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk\ : bit;
SIGNAL \LCD2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \LCD2:BUART:rx_poll_bit1\ : bit;
SIGNAL \LCD2:BUART:rx_poll_bit2\ : bit;
SIGNAL \LCD2:BUART:pollingrange\ : bit;
SIGNAL \LCD2:BUART:pollcount_1\ : bit;
SIGNAL Net_31 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \LCD2:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:rx_status_0\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_status\ : bit;
SIGNAL \LCD2:BUART:rx_status_1\ : bit;
SIGNAL \LCD2:BUART:rx_status_2\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_status\ : bit;
SIGNAL \LCD2:BUART:rx_status_3\ : bit;
SIGNAL \LCD2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \LCD2:BUART:rx_status_4\ : bit;
SIGNAL \LCD2:BUART:rx_status_5\ : bit;
SIGNAL \LCD2:BUART:rx_status_6\ : bit;
SIGNAL \LCD2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \LCD2:BUART:rx_markspace_pre\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \LCD2:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \LCD2:BUART:rx_address_detected\ : bit;
SIGNAL \LCD2:BUART:rx_last\ : bit;
SIGNAL \LCD2:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \LCD2:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \LCD2:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \LCD2:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_LCD2_net_0 : bit;
SIGNAL tmpIO_0__Rx_LCD2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_LCD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_LCD2_net_0 : bit;
SIGNAL tmpOE__Tx_LCD2_net_0 : bit;
SIGNAL tmpFB_0__Tx_LCD2_net_0 : bit;
SIGNAL tmpIO_0__Tx_LCD2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_LCD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_LCD2_net_0 : bit;
SIGNAL \XBee:Net_9\ : bit;
SIGNAL Net_79 : bit;
SIGNAL \XBee:Net_61\ : bit;
SIGNAL \XBee:BUART:clock_op\ : bit;
SIGNAL \XBee:BUART:reset_reg\ : bit;
SIGNAL \XBee:BUART:tx_hd_send_break\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend\ : bit;
SIGNAL \XBee:BUART:FinalParityType_1\ : bit;
SIGNAL \XBee:BUART:FinalParityType_0\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_2\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_1\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_0\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark\ : bit;
SIGNAL \XBee:BUART:reset_sr\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_50 : bit;
SIGNAL \XBee:BUART:txn\ : bit;
SIGNAL Net_78 : bit;
SIGNAL \XBee:BUART:tx_interrupt_out\ : bit;
SIGNAL \XBee:BUART:rx_interrupt_out\ : bit;
SIGNAL \XBee:BUART:tx_state_1\ : bit;
SIGNAL \XBee:BUART:tx_state_0\ : bit;
SIGNAL \XBee:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \XBee:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:tx_shift_out\ : bit;
SIGNAL \XBee:BUART:tx_fifo_notfull\ : bit;
SIGNAL \XBee:BUART:tx_fifo_empty\ : bit;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:counter_load_not\ : bit;
SIGNAL \XBee:BUART:tx_state_2\ : bit;
SIGNAL \XBee:BUART:tx_bitclk_dp\ : bit;
SIGNAL \XBee:BUART:tx_counter_dp\ : bit;
SIGNAL \XBee:BUART:sc_out_7\ : bit;
SIGNAL \XBee:BUART:sc_out_6\ : bit;
SIGNAL \XBee:BUART:sc_out_5\ : bit;
SIGNAL \XBee:BUART:sc_out_4\ : bit;
SIGNAL \XBee:BUART:sc_out_3\ : bit;
SIGNAL \XBee:BUART:sc_out_2\ : bit;
SIGNAL \XBee:BUART:sc_out_1\ : bit;
SIGNAL \XBee:BUART:sc_out_0\ : bit;
SIGNAL \XBee:BUART:tx_counter_tc\ : bit;
SIGNAL \XBee:BUART:tx_status_6\ : bit;
SIGNAL \XBee:BUART:tx_status_5\ : bit;
SIGNAL \XBee:BUART:tx_status_4\ : bit;
SIGNAL \XBee:BUART:tx_status_0\ : bit;
SIGNAL \XBee:BUART:tx_status_1\ : bit;
SIGNAL \XBee:BUART:tx_status_2\ : bit;
SIGNAL \XBee:BUART:tx_status_3\ : bit;
SIGNAL Net_75 : bit;
SIGNAL \XBee:BUART:tx_bitclk\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \XBee:BUART:tx_mark\ : bit;
SIGNAL \XBee:BUART:tx_parity_bit\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch1\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch2\ : bit;
SIGNAL \XBee:BUART:rx_state_1\ : bit;
SIGNAL \XBee:BUART:rx_state_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_enable\ : bit;
SIGNAL \XBee:BUART:rx_postpoll\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:hd_shift_out\ : bit;
SIGNAL \XBee:BUART:rx_fifonotempty\ : bit;
SIGNAL \XBee:BUART:rx_fifofull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:rx_counter_load\ : bit;
SIGNAL \XBee:BUART:rx_state_3\ : bit;
SIGNAL \XBee:BUART:rx_state_2\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre\ : bit;
SIGNAL \XBee:BUART:rx_count_2\ : bit;
SIGNAL \XBee:BUART:rx_count_1\ : bit;
SIGNAL \XBee:BUART:rx_count_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \XBee:BUART:rx_count_6\ : bit;
SIGNAL \XBee:BUART:rx_count_5\ : bit;
SIGNAL \XBee:BUART:rx_count_4\ : bit;
SIGNAL \XBee:BUART:rx_count_3\ : bit;
SIGNAL \XBee:BUART:rx_count7_tc\ : bit;
SIGNAL \XBee:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit1\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit2\ : bit;
SIGNAL \XBee:BUART:pollingrange\ : bit;
SIGNAL \XBee:BUART:pollcount_1\ : bit;
SIGNAL Net_55 : bit;
SIGNAL add_vv_vv_MODGEN_11_1 : bit;
SIGNAL \XBee:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_11_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_12 : bit;
SIGNAL cmp_vv_vv_MODGEN_13 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:rx_status_0\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\ : bit;
SIGNAL \XBee:BUART:rx_status_1\ : bit;
SIGNAL \XBee:BUART:rx_status_2\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\ : bit;
SIGNAL \XBee:BUART:rx_status_3\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\ : bit;
SIGNAL \XBee:BUART:rx_status_4\ : bit;
SIGNAL \XBee:BUART:rx_status_5\ : bit;
SIGNAL \XBee:BUART:rx_status_6\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_74 : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\ : bit;
SIGNAL \XBee:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_14 : bit;
SIGNAL \XBee:BUART:rx_address_detected\ : bit;
SIGNAL \XBee:BUART:rx_last\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_15 : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_3\ : bit;
SIGNAL MODIN12_6 : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_2\ : bit;
SIGNAL MODIN12_5 : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL MODIN12_4 : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL MODIN12_3 : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xeq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xneq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xlt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xlte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xgt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:g1:a0:xgte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_15:lt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_15:lt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_15:eq\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_15:eq\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_15:gt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_15:gt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_15:gte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_15:gte\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_15:lte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_15:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_XBee_net_0 : bit;
SIGNAL tmpIO_0__Rx_XBee_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_XBee_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_XBee_net_0 : bit;
SIGNAL tmpOE__Tx_XBee_net_0 : bit;
SIGNAL tmpFB_0__Tx_XBee_net_0 : bit;
SIGNAL tmpIO_0__Tx_XBee_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_XBee_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_XBee_net_0 : bit;
SIGNAL \GSM:Net_9\ : bit;
SIGNAL \GSM:Net_61\ : bit;
SIGNAL \GSM:BUART:clock_op\ : bit;
SIGNAL \GSM:BUART:reset_reg\ : bit;
SIGNAL \GSM:BUART:tx_hd_send_break\ : bit;
SIGNAL \GSM:BUART:HalfDuplexSend\ : bit;
SIGNAL \GSM:BUART:FinalParityType_1\ : bit;
SIGNAL \GSM:BUART:FinalParityType_0\ : bit;
SIGNAL \GSM:BUART:FinalAddrMode_2\ : bit;
SIGNAL \GSM:BUART:FinalAddrMode_1\ : bit;
SIGNAL \GSM:BUART:FinalAddrMode_0\ : bit;
SIGNAL \GSM:BUART:tx_ctrl_mark\ : bit;
SIGNAL \GSM:BUART:reset_sr\ : bit;
SIGNAL \GSM:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_85 : bit;
SIGNAL \GSM:BUART:txn\ : bit;
SIGNAL Net_102 : bit;
SIGNAL \GSM:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_103 : bit;
SIGNAL \GSM:BUART:rx_interrupt_out\ : bit;
SIGNAL \GSM:BUART:tx_state_1\ : bit;
SIGNAL \GSM:BUART:tx_state_0\ : bit;
SIGNAL \GSM:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \GSM:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:tx_shift_out\ : bit;
SIGNAL \GSM:BUART:tx_fifo_notfull\ : bit;
SIGNAL \GSM:BUART:tx_fifo_empty\ : bit;
SIGNAL \GSM:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:counter_load_not\ : bit;
SIGNAL \GSM:BUART:tx_state_2\ : bit;
SIGNAL \GSM:BUART:tx_bitclk_dp\ : bit;
SIGNAL \GSM:BUART:tx_counter_dp\ : bit;
SIGNAL \GSM:BUART:sc_out_7\ : bit;
SIGNAL \GSM:BUART:sc_out_6\ : bit;
SIGNAL \GSM:BUART:sc_out_5\ : bit;
SIGNAL \GSM:BUART:sc_out_4\ : bit;
SIGNAL \GSM:BUART:sc_out_3\ : bit;
SIGNAL \GSM:BUART:sc_out_2\ : bit;
SIGNAL \GSM:BUART:sc_out_1\ : bit;
SIGNAL \GSM:BUART:sc_out_0\ : bit;
SIGNAL \GSM:BUART:tx_counter_tc\ : bit;
SIGNAL \GSM:BUART:tx_status_6\ : bit;
SIGNAL \GSM:BUART:tx_status_5\ : bit;
SIGNAL \GSM:BUART:tx_status_4\ : bit;
SIGNAL \GSM:BUART:tx_status_0\ : bit;
SIGNAL \GSM:BUART:tx_status_1\ : bit;
SIGNAL \GSM:BUART:tx_status_2\ : bit;
SIGNAL \GSM:BUART:tx_status_3\ : bit;
SIGNAL Net_99 : bit;
SIGNAL \GSM:BUART:tx_bitclk\ : bit;
SIGNAL \GSM:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \GSM:BUART:tx_mark\ : bit;
SIGNAL \GSM:BUART:tx_parity_bit\ : bit;
SIGNAL \GSM:BUART:rx_addressmatch\ : bit;
SIGNAL \GSM:BUART:rx_addressmatch1\ : bit;
SIGNAL \GSM:BUART:rx_addressmatch2\ : bit;
SIGNAL \GSM:BUART:rx_state_1\ : bit;
SIGNAL \GSM:BUART:rx_state_0\ : bit;
SIGNAL \GSM:BUART:rx_bitclk_enable\ : bit;
SIGNAL \GSM:BUART:rx_postpoll\ : bit;
SIGNAL \GSM:BUART:rx_load_fifo\ : bit;
SIGNAL \GSM:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \GSM:BUART:hd_shift_out\ : bit;
SIGNAL \GSM:BUART:rx_fifonotempty\ : bit;
SIGNAL \GSM:BUART:rx_fifofull\ : bit;
SIGNAL \GSM:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \GSM:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \GSM:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GSM:BUART:rx_counter_load\ : bit;
SIGNAL \GSM:BUART:rx_state_3\ : bit;
SIGNAL \GSM:BUART:rx_state_2\ : bit;
SIGNAL \GSM:BUART:rx_bitclk_pre\ : bit;
SIGNAL \GSM:BUART:rx_count_2\ : bit;
SIGNAL \GSM:BUART:rx_count_1\ : bit;
SIGNAL \GSM:BUART:rx_count_0\ : bit;
SIGNAL \GSM:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \GSM:BUART:rx_count_6\ : bit;
SIGNAL \GSM:BUART:rx_count_5\ : bit;
SIGNAL \GSM:BUART:rx_count_4\ : bit;
SIGNAL \GSM:BUART:rx_count_3\ : bit;
SIGNAL \GSM:BUART:rx_count7_tc\ : bit;
SIGNAL \GSM:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \GSM:BUART:rx_bitclk\ : bit;
SIGNAL \GSM:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \GSM:BUART:rx_poll_bit1\ : bit;
SIGNAL \GSM:BUART:rx_poll_bit2\ : bit;
SIGNAL \GSM:BUART:pollingrange\ : bit;
SIGNAL \GSM:BUART:pollcount_1\ : bit;
SIGNAL Net_90 : bit;
SIGNAL add_vv_vv_MODGEN_16_1 : bit;
SIGNAL \GSM:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_16_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_17 : bit;
SIGNAL cmp_vv_vv_MODGEN_18 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\ : bit;
SIGNAL MODIN13_1 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\ : bit;
SIGNAL MODIN13_0 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL MODIN14_1 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL MODIN14_0 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL MODIN15_1 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL MODIN15_0 : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \GSM:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \GSM:BUART:rx_status_0\ : bit;
SIGNAL \GSM:BUART:rx_markspace_status\ : bit;
SIGNAL \GSM:BUART:rx_status_1\ : bit;
SIGNAL \GSM:BUART:rx_status_2\ : bit;
SIGNAL \GSM:BUART:rx_parity_error_status\ : bit;
SIGNAL \GSM:BUART:rx_status_3\ : bit;
SIGNAL \GSM:BUART:rx_stop_bit_error\ : bit;
SIGNAL \GSM:BUART:rx_status_4\ : bit;
SIGNAL \GSM:BUART:rx_status_5\ : bit;
SIGNAL \GSM:BUART:rx_status_6\ : bit;
SIGNAL \GSM:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_98 : bit;
SIGNAL \GSM:BUART:rx_markspace_pre\ : bit;
SIGNAL \GSM:BUART:rx_parity_error_pre\ : bit;
SIGNAL \GSM:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_19 : bit;
SIGNAL \GSM:BUART:rx_address_detected\ : bit;
SIGNAL \GSM:BUART:rx_last\ : bit;
SIGNAL \GSM:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_20 : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_3\ : bit;
SIGNAL MODIN16_6 : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_2\ : bit;
SIGNAL MODIN16_5 : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_1\ : bit;
SIGNAL MODIN16_4 : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newa_0\ : bit;
SIGNAL MODIN16_3 : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_3\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_2\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:newb_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_3\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_2\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:dataa_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_3\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_2\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:datab_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_6\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_5\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_4\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_3\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_3\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_2\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_2\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:lta_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_19:g2:a0:gta_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:newa_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:newb_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:dataa_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:datab_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xeq\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xneq\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xlt\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xlte\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xgt\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:g1:a0:xgte\ : bit;
SIGNAL \GSM:BUART:sRX:MODULE_20:lt\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:MODULE_20:lt\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:MODULE_20:eq\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:MODULE_20:eq\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:MODULE_20:gt\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:MODULE_20:gt\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:MODULE_20:gte\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:MODULE_20:gte\:SIGNAL IS 2;
SIGNAL \GSM:BUART:sRX:MODULE_20:lte\ : bit;
ATTRIBUTE port_state_att of \GSM:BUART:sRX:MODULE_20:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_GSM_net_0 : bit;
SIGNAL tmpIO_0__Rx_GSM_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_GSM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_GSM_net_0 : bit;
SIGNAL tmpOE__Tx_GSM_net_0 : bit;
SIGNAL tmpFB_0__Tx_GSM_net_0 : bit;
SIGNAL tmpIO_0__Tx_GSM_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_GSM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_GSM_net_0 : bit;
SIGNAL \WIFI:Net_9\ : bit;
SIGNAL \WIFI:Net_61\ : bit;
SIGNAL \WIFI:BUART:clock_op\ : bit;
SIGNAL \WIFI:BUART:reset_reg\ : bit;
SIGNAL \WIFI:BUART:tx_hd_send_break\ : bit;
SIGNAL \WIFI:BUART:HalfDuplexSend\ : bit;
SIGNAL \WIFI:BUART:FinalParityType_1\ : bit;
SIGNAL \WIFI:BUART:FinalParityType_0\ : bit;
SIGNAL \WIFI:BUART:FinalAddrMode_2\ : bit;
SIGNAL \WIFI:BUART:FinalAddrMode_1\ : bit;
SIGNAL \WIFI:BUART:FinalAddrMode_0\ : bit;
SIGNAL \WIFI:BUART:tx_ctrl_mark\ : bit;
SIGNAL \WIFI:BUART:reset_sr\ : bit;
SIGNAL \WIFI:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_109 : bit;
SIGNAL \WIFI:BUART:txn\ : bit;
SIGNAL Net_126 : bit;
SIGNAL \WIFI:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_127 : bit;
SIGNAL \WIFI:BUART:rx_interrupt_out\ : bit;
SIGNAL \WIFI:BUART:tx_state_1\ : bit;
SIGNAL \WIFI:BUART:tx_state_0\ : bit;
SIGNAL \WIFI:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \WIFI:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:tx_shift_out\ : bit;
SIGNAL \WIFI:BUART:tx_fifo_notfull\ : bit;
SIGNAL \WIFI:BUART:tx_fifo_empty\ : bit;
SIGNAL \WIFI:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:counter_load_not\ : bit;
SIGNAL \WIFI:BUART:tx_state_2\ : bit;
SIGNAL \WIFI:BUART:tx_bitclk_dp\ : bit;
SIGNAL \WIFI:BUART:tx_counter_dp\ : bit;
SIGNAL \WIFI:BUART:sc_out_7\ : bit;
SIGNAL \WIFI:BUART:sc_out_6\ : bit;
SIGNAL \WIFI:BUART:sc_out_5\ : bit;
SIGNAL \WIFI:BUART:sc_out_4\ : bit;
SIGNAL \WIFI:BUART:sc_out_3\ : bit;
SIGNAL \WIFI:BUART:sc_out_2\ : bit;
SIGNAL \WIFI:BUART:sc_out_1\ : bit;
SIGNAL \WIFI:BUART:sc_out_0\ : bit;
SIGNAL \WIFI:BUART:tx_counter_tc\ : bit;
SIGNAL \WIFI:BUART:tx_status_6\ : bit;
SIGNAL \WIFI:BUART:tx_status_5\ : bit;
SIGNAL \WIFI:BUART:tx_status_4\ : bit;
SIGNAL \WIFI:BUART:tx_status_0\ : bit;
SIGNAL \WIFI:BUART:tx_status_1\ : bit;
SIGNAL \WIFI:BUART:tx_status_2\ : bit;
SIGNAL \WIFI:BUART:tx_status_3\ : bit;
SIGNAL Net_123 : bit;
SIGNAL \WIFI:BUART:tx_bitclk\ : bit;
SIGNAL \WIFI:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \WIFI:BUART:tx_mark\ : bit;
SIGNAL \WIFI:BUART:tx_parity_bit\ : bit;
SIGNAL \WIFI:BUART:rx_addressmatch\ : bit;
SIGNAL \WIFI:BUART:rx_addressmatch1\ : bit;
SIGNAL \WIFI:BUART:rx_addressmatch2\ : bit;
SIGNAL \WIFI:BUART:rx_state_1\ : bit;
SIGNAL \WIFI:BUART:rx_state_0\ : bit;
SIGNAL \WIFI:BUART:rx_bitclk_enable\ : bit;
SIGNAL \WIFI:BUART:rx_postpoll\ : bit;
SIGNAL \WIFI:BUART:rx_load_fifo\ : bit;
SIGNAL \WIFI:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:hd_shift_out\ : bit;
SIGNAL \WIFI:BUART:rx_fifonotempty\ : bit;
SIGNAL \WIFI:BUART:rx_fifofull\ : bit;
SIGNAL \WIFI:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \WIFI:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \WIFI:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:rx_counter_load\ : bit;
SIGNAL \WIFI:BUART:rx_state_3\ : bit;
SIGNAL \WIFI:BUART:rx_state_2\ : bit;
SIGNAL \WIFI:BUART:rx_bitclk_pre\ : bit;
SIGNAL \WIFI:BUART:rx_count_2\ : bit;
SIGNAL \WIFI:BUART:rx_count_1\ : bit;
SIGNAL \WIFI:BUART:rx_count_0\ : bit;
SIGNAL \WIFI:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \WIFI:BUART:rx_count_6\ : bit;
SIGNAL \WIFI:BUART:rx_count_5\ : bit;
SIGNAL \WIFI:BUART:rx_count_4\ : bit;
SIGNAL \WIFI:BUART:rx_count_3\ : bit;
SIGNAL \WIFI:BUART:rx_count7_tc\ : bit;
SIGNAL \WIFI:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \WIFI:BUART:rx_bitclk\ : bit;
SIGNAL \WIFI:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \WIFI:BUART:rx_poll_bit1\ : bit;
SIGNAL \WIFI:BUART:rx_poll_bit2\ : bit;
SIGNAL \WIFI:BUART:pollingrange\ : bit;
SIGNAL \WIFI:BUART:pollcount_1\ : bit;
SIGNAL Net_114 : bit;
SIGNAL add_vv_vv_MODGEN_21_1 : bit;
SIGNAL \WIFI:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_21_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_22 : bit;
SIGNAL cmp_vv_vv_MODGEN_23 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\ : bit;
SIGNAL MODIN17_1 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\ : bit;
SIGNAL MODIN17_0 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\ : bit;
SIGNAL MODIN18_1 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\ : bit;
SIGNAL MODIN18_0 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\ : bit;
SIGNAL MODIN19_1 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\ : bit;
SIGNAL MODIN19_0 : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ : bit;
SIGNAL \WIFI:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\ : bit;
SIGNAL \WIFI:BUART:rx_status_0\ : bit;
SIGNAL \WIFI:BUART:rx_markspace_status\ : bit;
SIGNAL \WIFI:BUART:rx_status_1\ : bit;
SIGNAL \WIFI:BUART:rx_status_2\ : bit;
SIGNAL \WIFI:BUART:rx_parity_error_status\ : bit;
SIGNAL \WIFI:BUART:rx_status_3\ : bit;
SIGNAL \WIFI:BUART:rx_stop_bit_error\ : bit;
SIGNAL \WIFI:BUART:rx_status_4\ : bit;
SIGNAL \WIFI:BUART:rx_status_5\ : bit;
SIGNAL \WIFI:BUART:rx_status_6\ : bit;
SIGNAL \WIFI:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_122 : bit;
SIGNAL \WIFI:BUART:rx_markspace_pre\ : bit;
SIGNAL \WIFI:BUART:rx_parity_error_pre\ : bit;
SIGNAL \WIFI:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_24 : bit;
SIGNAL \WIFI:BUART:rx_address_detected\ : bit;
SIGNAL \WIFI:BUART:rx_last\ : bit;
SIGNAL \WIFI:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_25 : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_3\ : bit;
SIGNAL MODIN20_6 : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_2\ : bit;
SIGNAL MODIN20_5 : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_1\ : bit;
SIGNAL MODIN20_4 : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newa_0\ : bit;
SIGNAL MODIN20_3 : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_3\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_2\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:newb_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_3\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_2\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:dataa_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_3\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_2\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:datab_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_6\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_5\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_4\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_3\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_3\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_2\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_2\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:lta_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_24:g2:a0:gta_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:newa_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:newb_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:dataa_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:datab_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xeq\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xneq\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xlt\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xlte\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xgt\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:g1:a0:xgte\ : bit;
SIGNAL \WIFI:BUART:sRX:MODULE_25:lt\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:MODULE_25:lt\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:MODULE_25:eq\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:MODULE_25:eq\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:MODULE_25:gt\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:MODULE_25:gt\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:MODULE_25:gte\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:MODULE_25:gte\:SIGNAL IS 2;
SIGNAL \WIFI:BUART:sRX:MODULE_25:lte\ : bit;
ATTRIBUTE port_state_att of \WIFI:BUART:sRX:MODULE_25:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_wifi_net_0 : bit;
SIGNAL tmpIO_0__Rx_wifi_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_wifi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_wifi_net_0 : bit;
SIGNAL tmpOE__Tx_wifi_net_0 : bit;
SIGNAL tmpFB_0__Tx_wifi_net_0 : bit;
SIGNAL tmpIO_0__Tx_wifi_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_wifi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_wifi_net_0 : bit;
SIGNAL \PSOC:Net_9\ : bit;
SIGNAL Net_151 : bit;
SIGNAL \PSOC:Net_61\ : bit;
SIGNAL \PSOC:BUART:clock_op\ : bit;
SIGNAL \PSOC:BUART:reset_reg\ : bit;
SIGNAL \PSOC:BUART:tx_hd_send_break\ : bit;
SIGNAL \PSOC:BUART:HalfDuplexSend\ : bit;
SIGNAL \PSOC:BUART:FinalParityType_1\ : bit;
SIGNAL \PSOC:BUART:FinalParityType_0\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_2\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_1\ : bit;
SIGNAL \PSOC:BUART:FinalAddrMode_0\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark\ : bit;
SIGNAL \PSOC:BUART:reset_sr\ : bit;
SIGNAL \PSOC:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_133 : bit;
SIGNAL \PSOC:BUART:txn\ : bit;
SIGNAL Net_150 : bit;
SIGNAL \PSOC:BUART:tx_interrupt_out\ : bit;
SIGNAL \PSOC:BUART:rx_interrupt_out\ : bit;
SIGNAL \PSOC:BUART:tx_state_1\ : bit;
SIGNAL \PSOC:BUART:tx_state_0\ : bit;
SIGNAL \PSOC:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:tx_shift_out\ : bit;
SIGNAL \PSOC:BUART:tx_fifo_notfull\ : bit;
SIGNAL \PSOC:BUART:tx_fifo_empty\ : bit;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:counter_load_not\ : bit;
SIGNAL \PSOC:BUART:tx_state_2\ : bit;
SIGNAL \PSOC:BUART:tx_bitclk_dp\ : bit;
SIGNAL \PSOC:BUART:tx_counter_dp\ : bit;
SIGNAL \PSOC:BUART:sc_out_7\ : bit;
SIGNAL \PSOC:BUART:sc_out_6\ : bit;
SIGNAL \PSOC:BUART:sc_out_5\ : bit;
SIGNAL \PSOC:BUART:sc_out_4\ : bit;
SIGNAL \PSOC:BUART:sc_out_3\ : bit;
SIGNAL \PSOC:BUART:sc_out_2\ : bit;
SIGNAL \PSOC:BUART:sc_out_1\ : bit;
SIGNAL \PSOC:BUART:sc_out_0\ : bit;
SIGNAL \PSOC:BUART:tx_counter_tc\ : bit;
SIGNAL \PSOC:BUART:tx_status_6\ : bit;
SIGNAL \PSOC:BUART:tx_status_5\ : bit;
SIGNAL \PSOC:BUART:tx_status_4\ : bit;
SIGNAL \PSOC:BUART:tx_status_0\ : bit;
SIGNAL \PSOC:BUART:tx_status_1\ : bit;
SIGNAL \PSOC:BUART:tx_status_2\ : bit;
SIGNAL \PSOC:BUART:tx_status_3\ : bit;
SIGNAL Net_147 : bit;
SIGNAL \PSOC:BUART:tx_bitclk\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \PSOC:BUART:tx_mark\ : bit;
SIGNAL \PSOC:BUART:tx_parity_bit\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch1\ : bit;
SIGNAL \PSOC:BUART:rx_addressmatch2\ : bit;
SIGNAL \PSOC:BUART:rx_state_1\ : bit;
SIGNAL \PSOC:BUART:rx_state_0\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_enable\ : bit;
SIGNAL \PSOC:BUART:rx_postpoll\ : bit;
SIGNAL \PSOC:BUART:rx_load_fifo\ : bit;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:hd_shift_out\ : bit;
SIGNAL \PSOC:BUART:rx_fifonotempty\ : bit;
SIGNAL \PSOC:BUART:rx_fifofull\ : bit;
SIGNAL \PSOC:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \PSOC:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \PSOC:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:rx_counter_load\ : bit;
SIGNAL \PSOC:BUART:rx_state_3\ : bit;
SIGNAL \PSOC:BUART:rx_state_2\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_pre\ : bit;
SIGNAL \PSOC:BUART:rx_count_2\ : bit;
SIGNAL \PSOC:BUART:rx_count_1\ : bit;
SIGNAL \PSOC:BUART:rx_count_0\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \PSOC:BUART:rx_count_6\ : bit;
SIGNAL \PSOC:BUART:rx_count_5\ : bit;
SIGNAL \PSOC:BUART:rx_count_4\ : bit;
SIGNAL \PSOC:BUART:rx_count_3\ : bit;
SIGNAL \PSOC:BUART:rx_count7_tc\ : bit;
SIGNAL \PSOC:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk\ : bit;
SIGNAL \PSOC:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \PSOC:BUART:rx_poll_bit1\ : bit;
SIGNAL \PSOC:BUART:rx_poll_bit2\ : bit;
SIGNAL \PSOC:BUART:pollingrange\ : bit;
SIGNAL \PSOC:BUART:pollcount_1\ : bit;
SIGNAL Net_138 : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_1\ : bit;
SIGNAL \PSOC:BUART:pollcount_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:add_vv_vv_MODGEN_26_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_27\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_28\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN21_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:a_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN21_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:s_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN22_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN22_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_27:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN23_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODIN23_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:s23Poll:MODULE_28:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:rx_status_0\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_status\ : bit;
SIGNAL \PSOC:BUART:rx_status_1\ : bit;
SIGNAL \PSOC:BUART:rx_status_2\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_status\ : bit;
SIGNAL \PSOC:BUART:rx_status_3\ : bit;
SIGNAL \PSOC:BUART:rx_stop_bit_error\ : bit;
SIGNAL \PSOC:BUART:rx_status_4\ : bit;
SIGNAL \PSOC:BUART:rx_status_5\ : bit;
SIGNAL \PSOC:BUART:rx_status_6\ : bit;
SIGNAL \PSOC:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_146 : bit;
SIGNAL \PSOC:BUART:rx_markspace_pre\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_pre\ : bit;
SIGNAL \PSOC:BUART:rx_break_status\ : bit;
SIGNAL \PSOC:BUART:sRX:cmp_vv_vv_MODGEN_29\ : bit;
SIGNAL \PSOC:BUART:rx_address_detected\ : bit;
SIGNAL \PSOC:BUART:rx_last\ : bit;
SIGNAL \PSOC:BUART:rx_parity_bit\ : bit;
SIGNAL \PSOC:BUART:sRX:cmp_vv_vv_MODGEN_30\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODIN24_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODIN24_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODIN24_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODIN24_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_6\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_5\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_4\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_3\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_2\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:lta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_29:g2:a0:gta_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:newa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:newb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:dataa_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:datab_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xeq\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xneq\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xlt\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xlte\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xgt\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:g1:a0:xgte\ : bit;
SIGNAL \PSOC:BUART:sRX:MODULE_30:lt\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_30:lt\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_30:eq\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_30:eq\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_30:gt\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_30:gt\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_30:gte\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_30:gte\:SIGNAL IS 2;
SIGNAL \PSOC:BUART:sRX:MODULE_30:lte\ : bit;
ATTRIBUTE port_state_att of \PSOC:BUART:sRX:MODULE_30:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_Psoc_net_0 : bit;
SIGNAL tmpIO_0__Rx_Psoc_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_Psoc_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_Psoc_net_0 : bit;
SIGNAL tmpOE__Tx_Psoc_net_0 : bit;
SIGNAL tmpFB_0__Tx_Psoc_net_0 : bit;
SIGNAL tmpIO_0__Tx_Psoc_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_Psoc_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_Psoc_net_0 : bit;
SIGNAL tmpOE__mosi_net_0 : bit;
SIGNAL Net_165 : bit;
SIGNAL tmpFB_0__mosi_net_0 : bit;
SIGNAL tmpIO_0__mosi_net_0 : bit;
TERMINAL tmpSIOVREF__mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mosi_net_0 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL \SPIM:Net_288\ : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_392 : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL Net_166 : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_184 : bit;
SIGNAL Net_395 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_168 : bit;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL tmpOE__sclk_net_0 : bit;
SIGNAL tmpFB_0__sclk_net_0 : bit;
SIGNAL tmpIO_0__sclk_net_0 : bit;
TERMINAL tmpSIOVREF__sclk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sclk_net_0 : bit;
SIGNAL tmpOE__ss0_net_0 : bit;
SIGNAL Net_429 : bit;
SIGNAL tmpFB_0__ss0_net_0 : bit;
SIGNAL tmpIO_0__ss0_net_0 : bit;
TERMINAL tmpSIOVREF__ss0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ss0_net_0 : bit;
SIGNAL tmpOE__miso_net_0 : bit;
SIGNAL tmpIO_0__miso_net_0 : bit;
TERMINAL tmpSIOVREF__miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__miso_net_0 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_273 : bit;
SIGNAL Net_229 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_289 : bit;
SIGNAL Net_290 : bit;
SIGNAL \SelectSS:clk\ : bit;
SIGNAL \SelectSS:rst\ : bit;
SIGNAL \SelectSS:control_out_0\ : bit;
SIGNAL Net_274 : bit;
SIGNAL \SelectSS:control_out_1\ : bit;
SIGNAL Net_275 : bit;
SIGNAL \SelectSS:control_out_2\ : bit;
SIGNAL Net_276 : bit;
SIGNAL \SelectSS:control_out_3\ : bit;
SIGNAL Net_278 : bit;
SIGNAL \SelectSS:control_out_4\ : bit;
SIGNAL Net_279 : bit;
SIGNAL \SelectSS:control_out_5\ : bit;
SIGNAL Net_280 : bit;
SIGNAL \SelectSS:control_out_6\ : bit;
SIGNAL Net_281 : bit;
SIGNAL \SelectSS:control_out_7\ : bit;
SIGNAL \SelectSS:control_7\ : bit;
SIGNAL \SelectSS:control_6\ : bit;
SIGNAL \SelectSS:control_5\ : bit;
SIGNAL \SelectSS:control_4\ : bit;
SIGNAL \SelectSS:control_3\ : bit;
SIGNAL \SelectSS:control_2\ : bit;
SIGNAL \SelectSS:control_1\ : bit;
SIGNAL \SelectSS:control_0\ : bit;
SIGNAL tmpOE__ss1_net_0 : bit;
SIGNAL Net_288 : bit;
SIGNAL tmpFB_0__ss1_net_0 : bit;
SIGNAL tmpIO_0__ss1_net_0 : bit;
TERMINAL tmpSIOVREF__ss1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ss1_net_0 : bit;
SIGNAL tmpOE__Psoc_status_net_1 : bit;
SIGNAL tmpOE__Psoc_status_net_0 : bit;
SIGNAL tmpFB_1__Psoc_status_net_1 : bit;
SIGNAL tmpFB_1__Psoc_status_net_0 : bit;
SIGNAL tmpIO_1__Psoc_status_net_1 : bit;
SIGNAL tmpIO_1__Psoc_status_net_0 : bit;
TERMINAL tmpSIOVREF__Psoc_status_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Psoc_status_net_0 : bit;
SIGNAL tmpOE__PKey_net_0 : bit;
SIGNAL tmpFB_0__PKey_net_0 : bit;
SIGNAL tmpIO_0__PKey_net_0 : bit;
TERMINAL tmpSIOVREF__PKey_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PKey_net_0 : bit;
SIGNAL tmpOE__led_net_0 : bit;
SIGNAL tmpFB_0__led_net_0 : bit;
SIGNAL tmpIO_0__led_net_0 : bit;
TERMINAL tmpSIOVREF__led_net_0 : bit;
SIGNAL tmpINTERRUPT_0__led_net_0 : bit;
SIGNAL Net_483 : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer_psoc:Net_260\ : bit;
SIGNAL \Timer_psoc:Net_266\ : bit;
SIGNAL \Timer_psoc:Net_51\ : bit;
SIGNAL \Timer_psoc:Net_261\ : bit;
SIGNAL \Timer_psoc:Net_57\ : bit;
SIGNAL Net_440 : bit;
SIGNAL Net_453 : bit;
SIGNAL \Timer_psoc:Net_102\ : bit;
SIGNAL \Timer_LCD:Net_260\ : bit;
SIGNAL \Timer_LCD:Net_266\ : bit;
SIGNAL Net_485 : bit;
SIGNAL \Timer_LCD:Net_51\ : bit;
SIGNAL \Timer_LCD:Net_261\ : bit;
SIGNAL \Timer_LCD:Net_57\ : bit;
SIGNAL Net_504 : bit;
SIGNAL Net_545 : bit;
SIGNAL \Timer_LCD:Net_102\ : bit;
SIGNAL \LCD1:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD1:BUART:txn\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_16D : bit;
SIGNAL \LCD1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \LCD1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD1:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD1:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD1:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD1:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD1:BUART:rx_last\\D\ : bit;
SIGNAL \LCD1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \LCD2:BUART:reset_reg\\D\ : bit;
SIGNAL \LCD2:BUART:txn\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_1\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_0\\D\ : bit;
SIGNAL \LCD2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_40D : bit;
SIGNAL \LCD2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \LCD2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \LCD2:BUART:tx_mark\\D\ : bit;
SIGNAL \LCD2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_1\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_0\\D\ : bit;
SIGNAL \LCD2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_3\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_2\\D\ : bit;
SIGNAL \LCD2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \LCD2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \LCD2:BUART:pollcount_1\\D\ : bit;
SIGNAL \LCD2:BUART:pollcount_0\\D\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \LCD2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \LCD2:BUART:rx_break_status\\D\ : bit;
SIGNAL \LCD2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \LCD2:BUART:rx_last\\D\ : bit;
SIGNAL \LCD2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \XBee:BUART:reset_reg\\D\ : bit;
SIGNAL \XBee:BUART:txn\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_1\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_0\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_75D : bit;
SIGNAL \XBee:BUART:tx_bitclk\\D\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \XBee:BUART:tx_mark\\D\ : bit;
SIGNAL \XBee:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_1\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_3\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_2\\D\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_1\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_break_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_address_detected\\D\ : bit;
SIGNAL \XBee:BUART:rx_last\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \GSM:BUART:reset_reg\\D\ : bit;
SIGNAL \GSM:BUART:txn\\D\ : bit;
SIGNAL \GSM:BUART:tx_state_1\\D\ : bit;
SIGNAL \GSM:BUART:tx_state_0\\D\ : bit;
SIGNAL \GSM:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_99D : bit;
SIGNAL \GSM:BUART:tx_bitclk\\D\ : bit;
SIGNAL \GSM:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \GSM:BUART:tx_mark\\D\ : bit;
SIGNAL \GSM:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \GSM:BUART:rx_state_1\\D\ : bit;
SIGNAL \GSM:BUART:rx_state_0\\D\ : bit;
SIGNAL \GSM:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \GSM:BUART:rx_state_3\\D\ : bit;
SIGNAL \GSM:BUART:rx_state_2\\D\ : bit;
SIGNAL \GSM:BUART:rx_bitclk\\D\ : bit;
SIGNAL \GSM:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \GSM:BUART:pollcount_1\\D\ : bit;
SIGNAL \GSM:BUART:pollcount_0\\D\ : bit;
SIGNAL \GSM:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \GSM:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \GSM:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \GSM:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \GSM:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \GSM:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \GSM:BUART:rx_break_status\\D\ : bit;
SIGNAL \GSM:BUART:rx_address_detected\\D\ : bit;
SIGNAL \GSM:BUART:rx_last\\D\ : bit;
SIGNAL \GSM:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \WIFI:BUART:reset_reg\\D\ : bit;
SIGNAL \WIFI:BUART:txn\\D\ : bit;
SIGNAL \WIFI:BUART:tx_state_1\\D\ : bit;
SIGNAL \WIFI:BUART:tx_state_0\\D\ : bit;
SIGNAL \WIFI:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_123D : bit;
SIGNAL \WIFI:BUART:tx_bitclk\\D\ : bit;
SIGNAL \WIFI:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \WIFI:BUART:tx_mark\\D\ : bit;
SIGNAL \WIFI:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \WIFI:BUART:rx_state_1\\D\ : bit;
SIGNAL \WIFI:BUART:rx_state_0\\D\ : bit;
SIGNAL \WIFI:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \WIFI:BUART:rx_state_3\\D\ : bit;
SIGNAL \WIFI:BUART:rx_state_2\\D\ : bit;
SIGNAL \WIFI:BUART:rx_bitclk\\D\ : bit;
SIGNAL \WIFI:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \WIFI:BUART:pollcount_1\\D\ : bit;
SIGNAL \WIFI:BUART:pollcount_0\\D\ : bit;
SIGNAL \WIFI:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \WIFI:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \WIFI:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \WIFI:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \WIFI:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \WIFI:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \WIFI:BUART:rx_break_status\\D\ : bit;
SIGNAL \WIFI:BUART:rx_address_detected\\D\ : bit;
SIGNAL \WIFI:BUART:rx_last\\D\ : bit;
SIGNAL \WIFI:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PSOC:BUART:reset_reg\\D\ : bit;
SIGNAL \PSOC:BUART:txn\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_1\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_0\\D\ : bit;
SIGNAL \PSOC:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_147D : bit;
SIGNAL \PSOC:BUART:tx_bitclk\\D\ : bit;
SIGNAL \PSOC:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \PSOC:BUART:tx_mark\\D\ : bit;
SIGNAL \PSOC:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_1\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_0\\D\ : bit;
SIGNAL \PSOC:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_3\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_2\\D\ : bit;
SIGNAL \PSOC:BUART:rx_bitclk\\D\ : bit;
SIGNAL \PSOC:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \PSOC:BUART:pollcount_1\\D\ : bit;
SIGNAL \PSOC:BUART:pollcount_0\\D\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \PSOC:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \PSOC:BUART:rx_break_status\\D\ : bit;
SIGNAL \PSOC:BUART:rx_address_detected\\D\ : bit;
SIGNAL \PSOC:BUART:rx_last\\D\ : bit;
SIGNAL \PSOC:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL Net_392D : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_166D : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \LCD1:BUART:txn\);

zero <=  ('0') ;

\LCD1:BUART:counter_load_not\ <= ((not \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_state_2\)
	OR \LCD1:BUART:tx_state_0\
	OR \LCD1:BUART:tx_state_1\);

\LCD1:BUART:tx_status_0\ <= ((not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_status_2\ <= (not \LCD1:BUART:tx_fifo_notfull\);

Net_16D <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:tx_state_1\));

\LCD1:BUART:tx_bitclk\\D\ <= ((not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_bitclk_enable_pre\)
	OR (\LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk_enable_pre\)
	OR (\LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_bitclk_enable_pre\));

\LCD1:BUART:tx_mark\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:tx_mark\));

\LCD1:BUART:tx_state_2\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_counter_dp\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_state_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_1\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_counter_dp\ and \LCD1:BUART:tx_state_1\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_state_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_fifo_empty\ and not \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk_enable_pre\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_fifo_empty\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:txn\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_0\ and not \LCD1:BUART:tx_shift_out\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_counter_dp\ and \LCD1:BUART:tx_state_1\ and \LCD1:BUART:tx_bitclk\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_2\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_shift_out\ and not \LCD1:BUART:tx_state_2\ and \LCD1:BUART:tx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:tx_bitclk\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_state_1\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_state_2\));

\LCD1:BUART:tx_parity_bit\\D\ <= ((not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:txn\ and \LCD1:BUART:tx_parity_bit\)
	OR (not \LCD1:BUART:tx_state_1\ and not \LCD1:BUART:tx_state_0\ and \LCD1:BUART:tx_parity_bit\)
	OR \LCD1:BUART:tx_parity_bit\);

\LCD1:BUART:rx_counter_load\ <= ((not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_bitclk_pre\ <= ((not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not \LCD1:BUART:rx_count_0\));

\LCD1:BUART:rx_state_stop1_reg\\D\ <= (not \LCD1:BUART:rx_state_2\
	OR not \LCD1:BUART:rx_state_3\
	OR \LCD1:BUART:rx_state_0\
	OR \LCD1:BUART:rx_state_1\);

\LCD1:BUART:pollcount_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN1_1 and Net_7 and MODIN1_0)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not Net_7 and MODIN1_1));

\LCD1:BUART:pollcount_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not MODIN1_0 and Net_7)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_count_2\ and not \LCD1:BUART:rx_count_1\ and not Net_7 and MODIN1_0));

\LCD1:BUART:rx_postpoll\ <= ((Net_7 and MODIN1_0)
	OR MODIN1_1);

\LCD1:BUART:rx_status_4\ <= ((\LCD1:BUART:rx_load_fifo\ and \LCD1:BUART:rx_fifofull\));

\LCD1:BUART:rx_status_5\ <= ((\LCD1:BUART:rx_fifonotempty\ and \LCD1:BUART:rx_state_stop1_reg\));

\LCD1:BUART:rx_stop_bit_error\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not Net_7 and not MODIN1_1 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_load_fifo\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \LCD1:BUART:rx_state_0\));

\LCD1:BUART:rx_state_3\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_3\));

\LCD1:BUART:rx_state_2\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_3\ and not \LCD1:BUART:rx_state_2\ and not Net_7 and \LCD1:BUART:rx_last\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_0\ and not \LCD1:BUART:rx_state_2\ and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_state_1\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\));

\LCD1:BUART:rx_state_0\\D\ <= ((not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and not \LCD1:BUART:rx_state_1\ and not \LCD1:BUART:rx_state_3\ and not Net_7 and not MODIN1_1 and \LCD1:BUART:rx_bitclk_enable\ and \LCD1:BUART:rx_state_2\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and MODIN4_6)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_3\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_1\ and \LCD1:BUART:rx_state_0\)
	OR (not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_state_0\ and \LCD1:BUART:rx_state_2\));

\LCD1:BUART:rx_last\\D\ <= ((not \LCD1:BUART:reset_reg\ and Net_7));

\LCD1:BUART:rx_address_detected\\D\ <= ((not \LCD1:BUART:reset_reg\ and \LCD1:BUART:rx_address_detected\));

Net_26 <= (not \LCD2:BUART:txn\);

\LCD2:BUART:counter_load_not\ <= ((not \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_state_2\)
	OR \LCD2:BUART:tx_state_0\
	OR \LCD2:BUART:tx_state_1\);

\LCD2:BUART:tx_status_0\ <= ((not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_status_2\ <= (not \LCD2:BUART:tx_fifo_notfull\);

Net_40D <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:tx_state_1\));

\LCD2:BUART:tx_bitclk\\D\ <= ((not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_bitclk_enable_pre\)
	OR (\LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk_enable_pre\)
	OR (\LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_bitclk_enable_pre\));

\LCD2:BUART:tx_mark\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:tx_mark\));

\LCD2:BUART:tx_state_2\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_counter_dp\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_state_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_1\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_counter_dp\ and \LCD2:BUART:tx_state_1\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_state_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_fifo_empty\ and not \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk_enable_pre\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_fifo_empty\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:txn\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_0\ and not \LCD2:BUART:tx_shift_out\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_counter_dp\ and \LCD2:BUART:tx_state_1\ and \LCD2:BUART:tx_bitclk\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_2\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_shift_out\ and not \LCD2:BUART:tx_state_2\ and \LCD2:BUART:tx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:tx_bitclk\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_state_1\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_state_2\));

\LCD2:BUART:tx_parity_bit\\D\ <= ((not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:txn\ and \LCD2:BUART:tx_parity_bit\)
	OR (not \LCD2:BUART:tx_state_1\ and not \LCD2:BUART:tx_state_0\ and \LCD2:BUART:tx_parity_bit\)
	OR \LCD2:BUART:tx_parity_bit\);

\LCD2:BUART:rx_counter_load\ <= ((not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_bitclk_pre\ <= ((not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not \LCD2:BUART:rx_count_0\));

\LCD2:BUART:rx_state_stop1_reg\\D\ <= (not \LCD2:BUART:rx_state_2\
	OR not \LCD2:BUART:rx_state_3\
	OR \LCD2:BUART:rx_state_0\
	OR \LCD2:BUART:rx_state_1\);

\LCD2:BUART:pollcount_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN5_1 and Net_31 and MODIN5_0)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not Net_31 and MODIN5_1));

\LCD2:BUART:pollcount_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not MODIN5_0 and Net_31)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_count_2\ and not \LCD2:BUART:rx_count_1\ and not Net_31 and MODIN5_0));

\LCD2:BUART:rx_postpoll\ <= ((Net_31 and MODIN5_0)
	OR MODIN5_1);

\LCD2:BUART:rx_status_4\ <= ((\LCD2:BUART:rx_load_fifo\ and \LCD2:BUART:rx_fifofull\));

\LCD2:BUART:rx_status_5\ <= ((\LCD2:BUART:rx_fifonotempty\ and \LCD2:BUART:rx_state_stop1_reg\));

\LCD2:BUART:rx_stop_bit_error\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not Net_31 and not MODIN5_1 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_load_fifo\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD2:BUART:rx_state_0\));

\LCD2:BUART:rx_state_3\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_3\));

\LCD2:BUART:rx_state_2\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_3\ and not \LCD2:BUART:rx_state_2\ and not Net_31 and \LCD2:BUART:rx_last\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_0\ and not \LCD2:BUART:rx_state_2\ and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_state_1\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\));

\LCD2:BUART:rx_state_0\\D\ <= ((not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and not \LCD2:BUART:rx_state_1\ and not \LCD2:BUART:rx_state_3\ and not Net_31 and not MODIN5_1 and \LCD2:BUART:rx_bitclk_enable\ and \LCD2:BUART:rx_state_2\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and MODIN8_6)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_3\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_1\ and \LCD2:BUART:rx_state_0\)
	OR (not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_state_0\ and \LCD2:BUART:rx_state_2\));

\LCD2:BUART:rx_last\\D\ <= ((not \LCD2:BUART:reset_reg\ and Net_31));

\LCD2:BUART:rx_address_detected\\D\ <= ((not \LCD2:BUART:reset_reg\ and \LCD2:BUART:rx_address_detected\));

Net_50 <= (not \XBee:BUART:txn\);

\XBee:BUART:counter_load_not\ <= ((not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\)
	OR \XBee:BUART:tx_state_0\
	OR \XBee:BUART:tx_state_1\);

\XBee:BUART:tx_status_0\ <= ((not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_status_2\ <= (not \XBee:BUART:tx_fifo_notfull\);

Net_75D <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_1\));

\XBee:BUART:tx_bitclk\\D\ <= ((not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_bitclk_enable_pre\)
	OR (\XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk_enable_pre\)
	OR (\XBee:BUART:tx_state_1\ and \XBee:BUART:tx_bitclk_enable_pre\));

\XBee:BUART:tx_mark\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_mark\));

\XBee:BUART:tx_state_2\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_state_1\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_state_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_fifo_empty\ and not \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:txn\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_shift_out\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_shift_out\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:txn\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:txn\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_parity_bit\\D\ <= ((not \XBee:BUART:tx_state_0\ and \XBee:BUART:txn\ and \XBee:BUART:tx_parity_bit\)
	OR (not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_parity_bit\)
	OR \XBee:BUART:tx_parity_bit\);

\XBee:BUART:rx_counter_load\ <= ((not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

\XBee:BUART:rx_state_stop1_reg\\D\ <= (not \XBee:BUART:rx_state_2\
	OR not \XBee:BUART:rx_state_3\
	OR \XBee:BUART:rx_state_0\
	OR \XBee:BUART:rx_state_1\);

\XBee:BUART:pollcount_1\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not MODIN9_1 and Net_55 and MODIN9_0)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not MODIN9_0 and MODIN9_1)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_55 and MODIN9_1));

\XBee:BUART:pollcount_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not MODIN9_0 and Net_55)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_55 and MODIN9_0));

\XBee:BUART:rx_postpoll\ <= ((Net_55 and MODIN9_0)
	OR MODIN9_1);

\XBee:BUART:rx_status_4\ <= ((\XBee:BUART:rx_load_fifo\ and \XBee:BUART:rx_fifofull\));

\XBee:BUART:rx_status_5\ <= ((\XBee:BUART:rx_fifonotempty\ and \XBee:BUART:rx_state_stop1_reg\));

\XBee:BUART:rx_stop_bit_error\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not MODIN9_1 and not MODIN9_0 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not Net_55 and not MODIN9_1 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_load_fifo\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \XBee:BUART:rx_state_0\));

\XBee:BUART:rx_state_3\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_4 and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not MODIN12_6 and not MODIN12_5 and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\));

\XBee:BUART:rx_state_2\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not Net_55 and \XBee:BUART:rx_last\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_4 and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not MODIN12_6 and not MODIN12_5 and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_state_1\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\));

\XBee:BUART:rx_state_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not MODIN9_1 and not MODIN9_0 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not Net_55 and not MODIN9_1 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and MODIN12_5 and MODIN12_4)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and MODIN12_6)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_last\\D\ <= ((not \XBee:BUART:reset_reg\ and Net_55));

\XBee:BUART:rx_address_detected\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_address_detected\));

Net_85 <= (not \GSM:BUART:txn\);

\GSM:BUART:counter_load_not\ <= ((not \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_state_2\)
	OR \GSM:BUART:tx_state_0\
	OR \GSM:BUART:tx_state_1\);

\GSM:BUART:tx_status_0\ <= ((not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_fifo_empty\ and \GSM:BUART:tx_state_2\));

\GSM:BUART:tx_status_2\ <= (not \GSM:BUART:tx_fifo_notfull\);

Net_99D <= ((not \GSM:BUART:reset_reg\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:tx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:tx_state_1\));

\GSM:BUART:tx_bitclk\\D\ <= ((not \GSM:BUART:tx_state_2\ and \GSM:BUART:tx_bitclk_enable_pre\)
	OR (\GSM:BUART:tx_state_0\ and \GSM:BUART:tx_bitclk_enable_pre\)
	OR (\GSM:BUART:tx_state_1\ and \GSM:BUART:tx_bitclk_enable_pre\));

\GSM:BUART:tx_mark\\D\ <= ((not \GSM:BUART:reset_reg\ and \GSM:BUART:tx_mark\));

\GSM:BUART:tx_state_2\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_2\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_counter_dp\ and \GSM:BUART:tx_bitclk\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_2\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_bitclk\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_state_2\));

\GSM:BUART:tx_state_1\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_state_2\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_bitclk\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_2\ and not \GSM:BUART:tx_bitclk\ and \GSM:BUART:tx_state_1\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_0\ and not \GSM:BUART:tx_counter_dp\ and \GSM:BUART:tx_state_1\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_2\));

\GSM:BUART:tx_state_0\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_fifo_empty\ and \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_state_0\ and not \GSM:BUART:tx_fifo_empty\ and not \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_bitclk_enable_pre\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_2\ and not \GSM:BUART:tx_bitclk\ and \GSM:BUART:tx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_fifo_empty\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_state_2\));

\GSM:BUART:txn\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_0\ and not \GSM:BUART:tx_shift_out\ and not \GSM:BUART:tx_state_2\ and not \GSM:BUART:tx_counter_dp\ and \GSM:BUART:tx_state_1\ and \GSM:BUART:tx_bitclk\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_state_2\ and not \GSM:BUART:tx_bitclk\ and \GSM:BUART:tx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_shift_out\ and not \GSM:BUART:tx_state_2\ and \GSM:BUART:tx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:tx_bitclk\ and \GSM:BUART:txn\ and \GSM:BUART:tx_state_1\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:txn\ and \GSM:BUART:tx_state_2\));

\GSM:BUART:tx_parity_bit\\D\ <= ((not \GSM:BUART:tx_state_0\ and \GSM:BUART:txn\ and \GSM:BUART:tx_parity_bit\)
	OR (not \GSM:BUART:tx_state_1\ and not \GSM:BUART:tx_state_0\ and \GSM:BUART:tx_parity_bit\)
	OR \GSM:BUART:tx_parity_bit\);

\GSM:BUART:rx_counter_load\ <= ((not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not \GSM:BUART:rx_state_3\ and not \GSM:BUART:rx_state_2\));

\GSM:BUART:rx_bitclk_pre\ <= ((not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not \GSM:BUART:rx_count_0\));

\GSM:BUART:rx_state_stop1_reg\\D\ <= (not \GSM:BUART:rx_state_2\
	OR not \GSM:BUART:rx_state_3\
	OR \GSM:BUART:rx_state_0\
	OR \GSM:BUART:rx_state_1\);

\GSM:BUART:pollcount_1\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not MODIN13_1 and Net_90 and MODIN13_0)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not MODIN13_0 and MODIN13_1)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not Net_90 and MODIN13_1));

\GSM:BUART:pollcount_0\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not MODIN13_0 and Net_90)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_count_2\ and not \GSM:BUART:rx_count_1\ and not Net_90 and MODIN13_0));

\GSM:BUART:rx_postpoll\ <= ((Net_90 and MODIN13_0)
	OR MODIN13_1);

\GSM:BUART:rx_status_4\ <= ((\GSM:BUART:rx_load_fifo\ and \GSM:BUART:rx_fifofull\));

\GSM:BUART:rx_status_5\ <= ((\GSM:BUART:rx_fifonotempty\ and \GSM:BUART:rx_state_stop1_reg\));

\GSM:BUART:rx_stop_bit_error\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not MODIN13_1 and not MODIN13_0 and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_3\ and \GSM:BUART:rx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not Net_90 and not MODIN13_1 and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_3\ and \GSM:BUART:rx_state_2\));

\GSM:BUART:rx_load_fifo\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not \GSM:BUART:rx_state_2\ and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not \GSM:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not \GSM:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \GSM:BUART:rx_state_0\));

\GSM:BUART:rx_state_3\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_4 and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_2\ and not MODIN16_6 and not MODIN16_5 and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_1\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_2\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and \GSM:BUART:rx_state_3\));

\GSM:BUART:rx_state_2\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not \GSM:BUART:rx_state_3\ and not \GSM:BUART:rx_state_2\ and not Net_90 and \GSM:BUART:rx_last\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_0\ and not \GSM:BUART:rx_state_2\ and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_4 and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not MODIN16_6 and not MODIN16_5 and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_1\ and \GSM:BUART:rx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and \GSM:BUART:rx_state_2\));

\GSM:BUART:rx_state_1\\D\ <= ((not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_1\));

\GSM:BUART:rx_state_0\\D\ <= ((not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not MODIN13_1 and not MODIN13_0 and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and not \GSM:BUART:rx_state_1\ and not \GSM:BUART:rx_state_3\ and not Net_90 and not MODIN13_1 and \GSM:BUART:rx_bitclk_enable\ and \GSM:BUART:rx_state_2\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and MODIN16_5 and MODIN16_4)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and MODIN16_6)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and \GSM:BUART:rx_state_3\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_1\ and \GSM:BUART:rx_state_0\)
	OR (not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_state_0\ and \GSM:BUART:rx_state_2\));

\GSM:BUART:rx_last\\D\ <= ((not \GSM:BUART:reset_reg\ and Net_90));

\GSM:BUART:rx_address_detected\\D\ <= ((not \GSM:BUART:reset_reg\ and \GSM:BUART:rx_address_detected\));

Net_109 <= (not \WIFI:BUART:txn\);

\WIFI:BUART:counter_load_not\ <= ((not \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_state_2\)
	OR \WIFI:BUART:tx_state_0\
	OR \WIFI:BUART:tx_state_1\);

\WIFI:BUART:tx_status_0\ <= ((not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_fifo_empty\ and \WIFI:BUART:tx_state_2\));

\WIFI:BUART:tx_status_2\ <= (not \WIFI:BUART:tx_fifo_notfull\);

Net_123D <= ((not \WIFI:BUART:reset_reg\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:tx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:tx_state_1\));

\WIFI:BUART:tx_bitclk\\D\ <= ((not \WIFI:BUART:tx_state_2\ and \WIFI:BUART:tx_bitclk_enable_pre\)
	OR (\WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_bitclk_enable_pre\)
	OR (\WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_bitclk_enable_pre\));

\WIFI:BUART:tx_mark\\D\ <= ((not \WIFI:BUART:reset_reg\ and \WIFI:BUART:tx_mark\));

\WIFI:BUART:tx_state_2\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_2\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_counter_dp\ and \WIFI:BUART:tx_bitclk\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_2\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_bitclk\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_state_2\));

\WIFI:BUART:tx_state_1\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_state_2\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_bitclk\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_2\ and not \WIFI:BUART:tx_bitclk\ and \WIFI:BUART:tx_state_1\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_0\ and not \WIFI:BUART:tx_counter_dp\ and \WIFI:BUART:tx_state_1\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_2\));

\WIFI:BUART:tx_state_0\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_fifo_empty\ and \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_state_0\ and not \WIFI:BUART:tx_fifo_empty\ and not \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_bitclk_enable_pre\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_2\ and not \WIFI:BUART:tx_bitclk\ and \WIFI:BUART:tx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_fifo_empty\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_state_2\));

\WIFI:BUART:txn\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_0\ and not \WIFI:BUART:tx_shift_out\ and not \WIFI:BUART:tx_state_2\ and not \WIFI:BUART:tx_counter_dp\ and \WIFI:BUART:tx_state_1\ and \WIFI:BUART:tx_bitclk\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_state_2\ and not \WIFI:BUART:tx_bitclk\ and \WIFI:BUART:tx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_shift_out\ and not \WIFI:BUART:tx_state_2\ and \WIFI:BUART:tx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:tx_bitclk\ and \WIFI:BUART:txn\ and \WIFI:BUART:tx_state_1\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:txn\ and \WIFI:BUART:tx_state_2\));

\WIFI:BUART:tx_parity_bit\\D\ <= ((not \WIFI:BUART:tx_state_0\ and \WIFI:BUART:txn\ and \WIFI:BUART:tx_parity_bit\)
	OR (not \WIFI:BUART:tx_state_1\ and not \WIFI:BUART:tx_state_0\ and \WIFI:BUART:tx_parity_bit\)
	OR \WIFI:BUART:tx_parity_bit\);

\WIFI:BUART:rx_counter_load\ <= ((not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not \WIFI:BUART:rx_state_3\ and not \WIFI:BUART:rx_state_2\));

\WIFI:BUART:rx_bitclk_pre\ <= ((not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not \WIFI:BUART:rx_count_0\));

\WIFI:BUART:rx_state_stop1_reg\\D\ <= (not \WIFI:BUART:rx_state_2\
	OR not \WIFI:BUART:rx_state_3\
	OR \WIFI:BUART:rx_state_0\
	OR \WIFI:BUART:rx_state_1\);

\WIFI:BUART:pollcount_1\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not MODIN17_1 and Net_114 and MODIN17_0)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not MODIN17_0 and MODIN17_1)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not Net_114 and MODIN17_1));

\WIFI:BUART:pollcount_0\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not MODIN17_0 and Net_114)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_count_2\ and not \WIFI:BUART:rx_count_1\ and not Net_114 and MODIN17_0));

\WIFI:BUART:rx_postpoll\ <= ((Net_114 and MODIN17_0)
	OR MODIN17_1);

\WIFI:BUART:rx_status_4\ <= ((\WIFI:BUART:rx_load_fifo\ and \WIFI:BUART:rx_fifofull\));

\WIFI:BUART:rx_status_5\ <= ((\WIFI:BUART:rx_fifonotempty\ and \WIFI:BUART:rx_state_stop1_reg\));

\WIFI:BUART:rx_stop_bit_error\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not MODIN17_1 and not MODIN17_0 and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_3\ and \WIFI:BUART:rx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not Net_114 and not MODIN17_1 and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_3\ and \WIFI:BUART:rx_state_2\));

\WIFI:BUART:rx_load_fifo\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not \WIFI:BUART:rx_state_2\ and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not \WIFI:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_4 and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not \WIFI:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_5 and \WIFI:BUART:rx_state_0\));

\WIFI:BUART:rx_state_3\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_4 and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_2\ and not MODIN20_6 and not MODIN20_5 and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_1\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_2\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and \WIFI:BUART:rx_state_3\));

\WIFI:BUART:rx_state_2\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not \WIFI:BUART:rx_state_3\ and not \WIFI:BUART:rx_state_2\ and not Net_114 and \WIFI:BUART:rx_last\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_0\ and not \WIFI:BUART:rx_state_2\ and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not MODIN20_6 and not MODIN20_4 and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not MODIN20_6 and not MODIN20_5 and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_1\ and \WIFI:BUART:rx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and \WIFI:BUART:rx_state_2\));

\WIFI:BUART:rx_state_1\\D\ <= ((not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_1\));

\WIFI:BUART:rx_state_0\\D\ <= ((not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not MODIN17_1 and not MODIN17_0 and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and not \WIFI:BUART:rx_state_1\ and not \WIFI:BUART:rx_state_3\ and not Net_114 and not MODIN17_1 and \WIFI:BUART:rx_bitclk_enable\ and \WIFI:BUART:rx_state_2\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and MODIN20_5 and MODIN20_4)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and MODIN20_6)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and \WIFI:BUART:rx_state_3\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_1\ and \WIFI:BUART:rx_state_0\)
	OR (not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_state_0\ and \WIFI:BUART:rx_state_2\));

\WIFI:BUART:rx_last\\D\ <= ((not \WIFI:BUART:reset_reg\ and Net_114));

\WIFI:BUART:rx_address_detected\\D\ <= ((not \WIFI:BUART:reset_reg\ and \WIFI:BUART:rx_address_detected\));

Net_133 <= (not \PSOC:BUART:txn\);

\PSOC:BUART:counter_load_not\ <= ((not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\)
	OR \PSOC:BUART:tx_state_0\
	OR \PSOC:BUART:tx_state_1\);

\PSOC:BUART:tx_status_0\ <= ((not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_status_2\ <= (not \PSOC:BUART:tx_fifo_notfull\);

Net_147D <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_state_1\));

\PSOC:BUART:tx_bitclk\\D\ <= ((not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_bitclk_enable_pre\)
	OR (\PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk_enable_pre\)
	OR (\PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_bitclk_enable_pre\));

\PSOC:BUART:tx_mark\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:tx_mark\));

\PSOC:BUART:tx_state_2\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_state_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_state_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_fifo_empty\ and not \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk_enable_pre\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_fifo_empty\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:txn\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_0\ and not \PSOC:BUART:tx_shift_out\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_counter_dp\ and \PSOC:BUART:tx_state_1\ and \PSOC:BUART:tx_bitclk\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_2\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_shift_out\ and not \PSOC:BUART:tx_state_2\ and \PSOC:BUART:tx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:tx_bitclk\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_state_1\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_state_2\));

\PSOC:BUART:tx_parity_bit\\D\ <= ((not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:txn\ and \PSOC:BUART:tx_parity_bit\)
	OR (not \PSOC:BUART:tx_state_1\ and not \PSOC:BUART:tx_state_0\ and \PSOC:BUART:tx_parity_bit\)
	OR \PSOC:BUART:tx_parity_bit\);

\PSOC:BUART:rx_counter_load\ <= ((not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_bitclk_pre\ <= ((not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:rx_count_0\));

\PSOC:BUART:rx_state_stop1_reg\\D\ <= (not \PSOC:BUART:rx_state_2\
	OR not \PSOC:BUART:rx_state_3\
	OR \PSOC:BUART:rx_state_0\
	OR \PSOC:BUART:rx_state_1\);

\PSOC:BUART:pollcount_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:pollcount_1\ and Net_138 and \PSOC:BUART:pollcount_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:pollcount_0\ and \PSOC:BUART:pollcount_1\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not Net_138 and \PSOC:BUART:pollcount_1\));

\PSOC:BUART:pollcount_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not \PSOC:BUART:pollcount_0\ and Net_138)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_count_2\ and not \PSOC:BUART:rx_count_1\ and not Net_138 and \PSOC:BUART:pollcount_0\));

\PSOC:BUART:rx_postpoll\ <= ((Net_138 and \PSOC:BUART:pollcount_0\)
	OR \PSOC:BUART:pollcount_1\);

\PSOC:BUART:rx_status_4\ <= ((\PSOC:BUART:rx_load_fifo\ and \PSOC:BUART:rx_fifofull\));

\PSOC:BUART:rx_status_5\ <= ((\PSOC:BUART:rx_fifonotempty\ and \PSOC:BUART:rx_state_stop1_reg\));

\PSOC:BUART:rx_stop_bit_error\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:pollcount_1\ and not Net_138 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_load_fifo\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_4\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\ and \PSOC:BUART:rx_state_0\));

\PSOC:BUART:rx_state_3\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_2\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_4\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_2\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_3\));

\PSOC:BUART:rx_state_2\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_state_2\ and not Net_138 and \PSOC:BUART:rx_last\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_0\ and not \PSOC:BUART:rx_state_2\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_4\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:rx_count_6\ and not \PSOC:BUART:rx_count_5\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_state_1\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\));

\PSOC:BUART:rx_state_0\\D\ <= ((not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:pollcount_1\ and not \PSOC:BUART:pollcount_0\ and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and not \PSOC:BUART:rx_state_1\ and not \PSOC:BUART:rx_state_3\ and not \PSOC:BUART:pollcount_1\ and not Net_138 and \PSOC:BUART:rx_bitclk_enable\ and \PSOC:BUART:rx_state_2\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_count_5\ and \PSOC:BUART:rx_count_4\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_count_6\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_3\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_1\ and \PSOC:BUART:rx_state_0\)
	OR (not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_state_0\ and \PSOC:BUART:rx_state_2\));

\PSOC:BUART:rx_last\\D\ <= ((not \PSOC:BUART:reset_reg\ and Net_138));

\PSOC:BUART:rx_address_detected\\D\ <= ((not \PSOC:BUART:reset_reg\ and \PSOC:BUART:rx_address_detected\));

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\));

Net_392D <= ((not \SPIM:BSPIM:state_0\ and Net_392)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (\SPIM:BSPIM:state_1\ and Net_392));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and Net_165 and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_4\));

Net_166D <= ((\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and Net_166)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:ld_ident\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\));

Net_429 <= (Net_273
	OR Net_392);

Net_288 <= (not Net_273
	OR Net_392);

\LCD1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD1:Net_9\,
		dig_domain_out=>open);
\LCD1:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_20);
\LCD1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD1:Net_9\,
		enable=>one,
		clock_out=>\LCD1:BUART:clock_op\);
\LCD1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(\LCD1:BUART:tx_state_1\, \LCD1:BUART:tx_state_0\, \LCD1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD1:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\LCD1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\LCD1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD1:BUART:sc_out_7\, \LCD1:BUART:sc_out_6\, \LCD1:BUART:sc_out_5\, \LCD1:BUART:sc_out_4\,
			\LCD1:BUART:sc_out_3\, \LCD1:BUART:sc_out_2\, \LCD1:BUART:sc_out_1\, \LCD1:BUART:sc_out_0\));
\LCD1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clock=>\LCD1:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD1:BUART:tx_fifo_notfull\,
			\LCD1:BUART:tx_status_2\, \LCD1:BUART:tx_fifo_empty\, \LCD1:BUART:tx_status_0\),
		interrupt=>\LCD1:BUART:tx_interrupt_out\);
\LCD1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clk=>\LCD1:BUART:clock_op\,
		cs_addr=>(\LCD1:BUART:rx_state_1\, \LCD1:BUART:rx_state_0\, \LCD1:BUART:rx_bitclk_enable\),
		route_si=>\LCD1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD1:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD1:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD1:BUART:clock_op\,
		reset=>\LCD1:BUART:reset_reg\,
		load=>\LCD1:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\LCD1:BUART:rx_count_2\, \LCD1:BUART:rx_count_1\, \LCD1:BUART:rx_count_0\),
		tc=>\LCD1:BUART:rx_count7_tc\);
\LCD1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD1:BUART:reset_reg\,
		clock=>\LCD1:BUART:clock_op\,
		status=>(zero, \LCD1:BUART:rx_status_5\, \LCD1:BUART:rx_status_4\, \LCD1:BUART:rx_status_3\,
			\LCD1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_20);
Rx_LCD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD1_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD1_net_0);
Tx_LCD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_LCD1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD1_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD1_net_0);
\LCD2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2dc359b4-ea1f-4d46-a35c-290d303a4e70/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\LCD2:Net_9\,
		dig_domain_out=>open);
\LCD2:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_44);
\LCD2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\LCD2:Net_9\,
		enable=>one,
		clock_out=>\LCD2:BUART:clock_op\);
\LCD2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(\LCD2:BUART:tx_state_1\, \LCD2:BUART:tx_state_0\, \LCD2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD2:BUART:tx_shift_out\,
		f0_bus_stat=>\LCD2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\LCD2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(zero, zero, \LCD2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\LCD2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\LCD2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\LCD2:BUART:sc_out_7\, \LCD2:BUART:sc_out_6\, \LCD2:BUART:sc_out_5\, \LCD2:BUART:sc_out_4\,
			\LCD2:BUART:sc_out_3\, \LCD2:BUART:sc_out_2\, \LCD2:BUART:sc_out_1\, \LCD2:BUART:sc_out_0\));
\LCD2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clock=>\LCD2:BUART:clock_op\,
		status=>(zero, zero, zero, \LCD2:BUART:tx_fifo_notfull\,
			\LCD2:BUART:tx_status_2\, \LCD2:BUART:tx_fifo_empty\, \LCD2:BUART:tx_status_0\),
		interrupt=>\LCD2:BUART:tx_interrupt_out\);
\LCD2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clk=>\LCD2:BUART:clock_op\,
		cs_addr=>(\LCD2:BUART:rx_state_1\, \LCD2:BUART:rx_state_0\, \LCD2:BUART:rx_bitclk_enable\),
		route_si=>\LCD2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\LCD2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LCD2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\LCD2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\LCD2:BUART:hd_shift_out\,
		f0_bus_stat=>\LCD2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\LCD2:BUART:rx_fifofull\,
		f1_bus_stat=>\LCD2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\LCD2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LCD2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\LCD2:BUART:clock_op\,
		reset=>\LCD2:BUART:reset_reg\,
		load=>\LCD2:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\LCD2:BUART:rx_count_2\, \LCD2:BUART:rx_count_1\, \LCD2:BUART:rx_count_0\),
		tc=>\LCD2:BUART:rx_count7_tc\);
\LCD2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\LCD2:BUART:reset_reg\,
		clock=>\LCD2:BUART:clock_op\,
		status=>(zero, \LCD2:BUART:rx_status_5\, \LCD2:BUART:rx_status_4\, \LCD2:BUART:rx_status_3\,
			\LCD2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_44);
Rx_LCD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c40ff1c-4936-4d5f-8c8c-ac86cb987136",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_31,
		analog=>(open),
		io=>(tmpIO_0__Rx_LCD2_net_0),
		siovref=>(tmpSIOVREF__Rx_LCD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_LCD2_net_0);
Tx_LCD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f30a2159-c1ac-4703-9983-3e967b0eed3a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_26,
		fb=>(tmpFB_0__Tx_LCD2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_LCD2_net_0),
		siovref=>(tmpSIOVREF__Tx_LCD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_LCD2_net_0);
\XBee:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cdd1326e-4d33-4e98-b804-3c1efdbd7d15/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\XBee:Net_9\,
		dig_domain_out=>open);
\XBee:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_79);
\XBee:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\XBee:Net_9\,
		enable=>one,
		clock_out=>\XBee:BUART:clock_op\);
\XBee:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(\XBee:BUART:tx_state_1\, \XBee:BUART:tx_state_0\, \XBee:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\XBee:BUART:tx_shift_out\,
		f0_bus_stat=>\XBee:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\XBee:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(zero, zero, \XBee:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\XBee:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\XBee:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\XBee:BUART:sc_out_7\, \XBee:BUART:sc_out_6\, \XBee:BUART:sc_out_5\, \XBee:BUART:sc_out_4\,
			\XBee:BUART:sc_out_3\, \XBee:BUART:sc_out_2\, \XBee:BUART:sc_out_1\, \XBee:BUART:sc_out_0\));
\XBee:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clock=>\XBee:BUART:clock_op\,
		status=>(zero, zero, zero, \XBee:BUART:tx_fifo_notfull\,
			\XBee:BUART:tx_status_2\, \XBee:BUART:tx_fifo_empty\, \XBee:BUART:tx_status_0\),
		interrupt=>\XBee:BUART:tx_interrupt_out\);
\XBee:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(\XBee:BUART:rx_state_1\, \XBee:BUART:rx_state_0\, \XBee:BUART:rx_bitclk_enable\),
		route_si=>\XBee:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\XBee:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\XBee:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\XBee:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\XBee:BUART:hd_shift_out\,
		f0_bus_stat=>\XBee:BUART:rx_fifonotempty\,
		f0_blk_stat=>\XBee:BUART:rx_fifofull\,
		f1_bus_stat=>\XBee:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\XBee:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\XBee:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\XBee:BUART:clock_op\,
		reset=>\XBee:BUART:reset_reg\,
		load=>\XBee:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN12_6, MODIN12_5, MODIN12_4, MODIN12_3,
			\XBee:BUART:rx_count_2\, \XBee:BUART:rx_count_1\, \XBee:BUART:rx_count_0\),
		tc=>\XBee:BUART:rx_count7_tc\);
\XBee:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clock=>\XBee:BUART:clock_op\,
		status=>(zero, \XBee:BUART:rx_status_5\, \XBee:BUART:rx_status_4\, \XBee:BUART:rx_status_3\,
			\XBee:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_79);
Rx_XBee:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8dbd95e-69e0-470c-a4ff-76526e1a4c8c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_55,
		analog=>(open),
		io=>(tmpIO_0__Rx_XBee_net_0),
		siovref=>(tmpSIOVREF__Rx_XBee_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_XBee_net_0);
Tx_XBee:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"763ccfcf-eced-48a3-a830-867e6d4ec93d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_50,
		fb=>(tmpFB_0__Tx_XBee_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_XBee_net_0),
		siovref=>(tmpSIOVREF__Tx_XBee_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_XBee_net_0);
\GSM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fc508e2b-58e3-49f6-b0f4-99d6c3945048/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\GSM:Net_9\,
		dig_domain_out=>open);
\GSM:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\GSM:Net_9\,
		enable=>one,
		clock_out=>\GSM:BUART:clock_op\);
\GSM:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GSM:BUART:reset_reg\,
		clk=>\GSM:BUART:clock_op\,
		cs_addr=>(\GSM:BUART:tx_state_1\, \GSM:BUART:tx_state_0\, \GSM:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\GSM:BUART:tx_shift_out\,
		f0_bus_stat=>\GSM:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\GSM:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GSM:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GSM:BUART:reset_reg\,
		clk=>\GSM:BUART:clock_op\,
		cs_addr=>(zero, zero, \GSM:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\GSM:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\GSM:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\GSM:BUART:sc_out_7\, \GSM:BUART:sc_out_6\, \GSM:BUART:sc_out_5\, \GSM:BUART:sc_out_4\,
			\GSM:BUART:sc_out_3\, \GSM:BUART:sc_out_2\, \GSM:BUART:sc_out_1\, \GSM:BUART:sc_out_0\));
\GSM:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\GSM:BUART:reset_reg\,
		clock=>\GSM:BUART:clock_op\,
		status=>(zero, zero, zero, \GSM:BUART:tx_fifo_notfull\,
			\GSM:BUART:tx_status_2\, \GSM:BUART:tx_fifo_empty\, \GSM:BUART:tx_status_0\),
		interrupt=>\GSM:BUART:tx_interrupt_out\);
\GSM:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GSM:BUART:reset_reg\,
		clk=>\GSM:BUART:clock_op\,
		cs_addr=>(\GSM:BUART:rx_state_1\, \GSM:BUART:rx_state_0\, \GSM:BUART:rx_bitclk_enable\),
		route_si=>\GSM:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\GSM:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\GSM:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\GSM:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\GSM:BUART:hd_shift_out\,
		f0_bus_stat=>\GSM:BUART:rx_fifonotempty\,
		f0_blk_stat=>\GSM:BUART:rx_fifofull\,
		f1_bus_stat=>\GSM:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\GSM:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GSM:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\GSM:BUART:clock_op\,
		reset=>\GSM:BUART:reset_reg\,
		load=>\GSM:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN16_6, MODIN16_5, MODIN16_4, MODIN16_3,
			\GSM:BUART:rx_count_2\, \GSM:BUART:rx_count_1\, \GSM:BUART:rx_count_0\),
		tc=>\GSM:BUART:rx_count7_tc\);
\GSM:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\GSM:BUART:reset_reg\,
		clock=>\GSM:BUART:clock_op\,
		status=>(zero, \GSM:BUART:rx_status_5\, \GSM:BUART:rx_status_4\, \GSM:BUART:rx_status_3\,
			\GSM:BUART:rx_status_2\, zero, zero),
		interrupt=>\GSM:BUART:rx_interrupt_out\);
Rx_GSM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ca74c9ce-1313-4ad2-9f1b-d2e93573f349",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_90,
		analog=>(open),
		io=>(tmpIO_0__Rx_GSM_net_0),
		siovref=>(tmpSIOVREF__Rx_GSM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_GSM_net_0);
Tx_GSM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"08cd0b76-bfe3-494b-8fc1-8d36babf6eae",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_85,
		fb=>(tmpFB_0__Tx_GSM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_GSM_net_0),
		siovref=>(tmpSIOVREF__Tx_GSM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_GSM_net_0);
\WIFI:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5a8d265a-4f22-4838-b293-84913a526688/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\WIFI:Net_9\,
		dig_domain_out=>open);
\WIFI:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\WIFI:Net_9\,
		enable=>one,
		clock_out=>\WIFI:BUART:clock_op\);
\WIFI:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\WIFI:BUART:reset_reg\,
		clk=>\WIFI:BUART:clock_op\,
		cs_addr=>(\WIFI:BUART:tx_state_1\, \WIFI:BUART:tx_state_0\, \WIFI:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\WIFI:BUART:tx_shift_out\,
		f0_bus_stat=>\WIFI:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\WIFI:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WIFI:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\WIFI:BUART:reset_reg\,
		clk=>\WIFI:BUART:clock_op\,
		cs_addr=>(zero, zero, \WIFI:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\WIFI:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\WIFI:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\WIFI:BUART:sc_out_7\, \WIFI:BUART:sc_out_6\, \WIFI:BUART:sc_out_5\, \WIFI:BUART:sc_out_4\,
			\WIFI:BUART:sc_out_3\, \WIFI:BUART:sc_out_2\, \WIFI:BUART:sc_out_1\, \WIFI:BUART:sc_out_0\));
\WIFI:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\WIFI:BUART:reset_reg\,
		clock=>\WIFI:BUART:clock_op\,
		status=>(zero, zero, zero, \WIFI:BUART:tx_fifo_notfull\,
			\WIFI:BUART:tx_status_2\, \WIFI:BUART:tx_fifo_empty\, \WIFI:BUART:tx_status_0\),
		interrupt=>\WIFI:BUART:tx_interrupt_out\);
\WIFI:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\WIFI:BUART:reset_reg\,
		clk=>\WIFI:BUART:clock_op\,
		cs_addr=>(\WIFI:BUART:rx_state_1\, \WIFI:BUART:rx_state_0\, \WIFI:BUART:rx_bitclk_enable\),
		route_si=>\WIFI:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\WIFI:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\WIFI:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\WIFI:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\WIFI:BUART:hd_shift_out\,
		f0_bus_stat=>\WIFI:BUART:rx_fifonotempty\,
		f0_blk_stat=>\WIFI:BUART:rx_fifofull\,
		f1_bus_stat=>\WIFI:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\WIFI:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\WIFI:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\WIFI:BUART:clock_op\,
		reset=>\WIFI:BUART:reset_reg\,
		load=>\WIFI:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN20_6, MODIN20_5, MODIN20_4, MODIN20_3,
			\WIFI:BUART:rx_count_2\, \WIFI:BUART:rx_count_1\, \WIFI:BUART:rx_count_0\),
		tc=>\WIFI:BUART:rx_count7_tc\);
\WIFI:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\WIFI:BUART:reset_reg\,
		clock=>\WIFI:BUART:clock_op\,
		status=>(zero, \WIFI:BUART:rx_status_5\, \WIFI:BUART:rx_status_4\, \WIFI:BUART:rx_status_3\,
			\WIFI:BUART:rx_status_2\, zero, zero),
		interrupt=>\WIFI:BUART:rx_interrupt_out\);
Rx_wifi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d14b2492-3c56-485f-beab-13b2daa936f2",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_114,
		analog=>(open),
		io=>(tmpIO_0__Rx_wifi_net_0),
		siovref=>(tmpSIOVREF__Rx_wifi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_wifi_net_0);
Tx_wifi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34978f61-8d99-4f98-8601-6de7cb058ddd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_109,
		fb=>(tmpFB_0__Tx_wifi_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_wifi_net_0),
		siovref=>(tmpSIOVREF__Tx_wifi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_wifi_net_0);
\PSOC:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"95854c0b-5243-4e0e-98e3-546700a41d92/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"542534722.222222",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\PSOC:Net_9\,
		dig_domain_out=>open);
\PSOC:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_151);
\PSOC:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\PSOC:Net_9\,
		enable=>one,
		clock_out=>\PSOC:BUART:clock_op\);
\PSOC:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(\PSOC:BUART:tx_state_1\, \PSOC:BUART:tx_state_0\, \PSOC:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PSOC:BUART:tx_shift_out\,
		f0_bus_stat=>\PSOC:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\PSOC:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PSOC:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(zero, zero, \PSOC:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\PSOC:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\PSOC:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\PSOC:BUART:sc_out_7\, \PSOC:BUART:sc_out_6\, \PSOC:BUART:sc_out_5\, \PSOC:BUART:sc_out_4\,
			\PSOC:BUART:sc_out_3\, \PSOC:BUART:sc_out_2\, \PSOC:BUART:sc_out_1\, \PSOC:BUART:sc_out_0\));
\PSOC:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clock=>\PSOC:BUART:clock_op\,
		status=>(zero, zero, zero, \PSOC:BUART:tx_fifo_notfull\,
			\PSOC:BUART:tx_status_2\, \PSOC:BUART:tx_fifo_empty\, \PSOC:BUART:tx_status_0\),
		interrupt=>\PSOC:BUART:tx_interrupt_out\);
\PSOC:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clk=>\PSOC:BUART:clock_op\,
		cs_addr=>(\PSOC:BUART:rx_state_1\, \PSOC:BUART:rx_state_0\, \PSOC:BUART:rx_bitclk_enable\),
		route_si=>\PSOC:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\PSOC:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PSOC:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\PSOC:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\PSOC:BUART:hd_shift_out\,
		f0_bus_stat=>\PSOC:BUART:rx_fifonotempty\,
		f0_blk_stat=>\PSOC:BUART:rx_fifofull\,
		f1_bus_stat=>\PSOC:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\PSOC:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PSOC:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\PSOC:BUART:clock_op\,
		reset=>\PSOC:BUART:reset_reg\,
		load=>\PSOC:BUART:rx_counter_load\,
		enable=>one,
		count=>(\PSOC:BUART:rx_count_6\, \PSOC:BUART:rx_count_5\, \PSOC:BUART:rx_count_4\, \PSOC:BUART:rx_count_3\,
			\PSOC:BUART:rx_count_2\, \PSOC:BUART:rx_count_1\, \PSOC:BUART:rx_count_0\),
		tc=>\PSOC:BUART:rx_count7_tc\);
\PSOC:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\PSOC:BUART:reset_reg\,
		clock=>\PSOC:BUART:clock_op\,
		status=>(zero, \PSOC:BUART:rx_status_5\, \PSOC:BUART:rx_status_4\, \PSOC:BUART:rx_status_3\,
			\PSOC:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_151);
Rx_Psoc:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ecc7d6f8-29b8-45ed-9c80-d845cb51b52d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_138,
		analog=>(open),
		io=>(tmpIO_0__Rx_Psoc_net_0),
		siovref=>(tmpSIOVREF__Rx_Psoc_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_Psoc_net_0);
Tx_Psoc:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c8f4e2dd-a046-4fe2-a851-80848dc13171",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_133,
		fb=>(tmpFB_0__Tx_Psoc_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_Psoc_net_0),
		siovref=>(tmpSIOVREF__Tx_Psoc_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_Psoc_net_0);
mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_165,
		fb=>(tmpFB_0__mosi_net_0),
		analog=>(open),
		io=>(tmpIO_0__mosi_net_0),
		siovref=>(tmpSIOVREF__mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mosi_net_0);
\SPIM:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4838d6a2-fce7-4909-a912-e7bf8f9417e3/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"250000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM:Net_276\,
		dig_domain_out=>open);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM:Net_276\,
		enable=>one,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_184);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_395);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_168,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
sclk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1cf04409-5742-4ed1-bcd9-6bc11c0d9fe3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_166,
		fb=>(tmpFB_0__sclk_net_0),
		analog=>(open),
		io=>(tmpIO_0__sclk_net_0),
		siovref=>(tmpSIOVREF__sclk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sclk_net_0);
ss0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43425f6b-652a-49df-987e-e179b1bac3ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_429,
		fb=>(tmpFB_0__ss0_net_0),
		analog=>(open),
		io=>(tmpIO_0__ss0_net_0),
		siovref=>(tmpSIOVREF__ss0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ss0_net_0);
miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_168,
		analog=>(open),
		io=>(tmpIO_0__miso_net_0),
		siovref=>(tmpSIOVREF__miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__miso_net_0);
\SelectSS:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\SelectSS:control_7\, \SelectSS:control_6\, \SelectSS:control_5\, \SelectSS:control_4\,
			\SelectSS:control_3\, \SelectSS:control_2\, \SelectSS:control_1\, Net_273));
ss1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"848e2f55-d0b0-4ce5-a3c2-c7bf0d85d8ee",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_288,
		fb=>(tmpFB_0__ss1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ss1_net_0),
		siovref=>(tmpSIOVREF__ss1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ss1_net_0);
Psoc_status:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"425b40d2-25ed-4ff6-b92c-0aebb9d3757c",
		drive_mode=>"001001",
		ibuf_enabled=>"11",
		init_dr_st=>"00",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>",",
		pin_mode=>"II",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11",
		sio_ibuf=>"00000000",
		sio_info=>"0000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(one, one),
		y=>(zero, zero),
		fb=>(tmpFB_1__Psoc_status_net_1, tmpFB_1__Psoc_status_net_0),
		analog=>(open, open),
		io=>(tmpIO_1__Psoc_status_net_1, tmpIO_1__Psoc_status_net_0),
		siovref=>(tmpSIOVREF__Psoc_status_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Psoc_status_net_0);
PKey:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"659077e2-1b3f-4d1b-8b04-a3a67e6b8633",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__PKey_net_0),
		analog=>(open),
		io=>(tmpIO_0__PKey_net_0),
		siovref=>(tmpSIOVREF__PKey_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PKey_net_0);
led:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d31a17d-6f34-4791-b07b-a0d458b06ee4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__led_net_0),
		analog=>(open),
		io=>(tmpIO_0__led_net_0),
		siovref=>(tmpSIOVREF__led_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__led_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_483,
		dig_domain_out=>open);
\Timer_psoc:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_483,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_psoc:Net_51\,
		compare=>\Timer_psoc:Net_261\,
		interrupt=>Net_440);
isr_psoc:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_440);
\Timer_LCD:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_483,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_LCD:Net_51\,
		compare=>\Timer_LCD:Net_261\,
		interrupt=>Net_504);
isr_LCD:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_504);
\LCD1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:reset_reg\);
\LCD1:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD1:BUART:txn\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:txn\);
\LCD1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_1\);
\LCD1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_0\);
\LCD1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_state_2\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_state_2\);
Net_16:cy_dff
	PORT MAP(d=>Net_16D,
		clk=>\LCD1:BUART:clock_op\,
		q=>Net_16);
\LCD1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_bitclk\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_bitclk\);
\LCD1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_ctrl_mark_last\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_ctrl_mark_last\);
\LCD1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_mark\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_mark\);
\LCD1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD1:BUART:tx_parity_bit\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:tx_parity_bit\);
\LCD1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_1\);
\LCD1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_0\);
\LCD1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_load_fifo\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_load_fifo\);
\LCD1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_3\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_3\);
\LCD1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_2\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_2\);
\LCD1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_bitclk_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_bitclk_enable\);
\LCD1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_state_stop1_reg\);
\LCD1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD1:BUART:pollcount_1\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>MODIN1_1);
\LCD1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD1:BUART:pollcount_0\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>MODIN1_0);
\LCD1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_markspace_status\);
\LCD1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_status_2\);
\LCD1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_status_3\);
\LCD1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_addr_match_status\);
\LCD1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_markspace_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_markspace_pre\);
\LCD1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_parity_error_pre\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_parity_error_pre\);
\LCD1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_break_status\);
\LCD1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_address_detected\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_address_detected\);
\LCD1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_last\\D\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_last\);
\LCD1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD1:BUART:rx_parity_bit\,
		clk=>\LCD1:BUART:clock_op\,
		q=>\LCD1:BUART:rx_parity_bit\);
\LCD2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:reset_reg\);
\LCD2:BUART:txn\:cy_dff
	PORT MAP(d=>\LCD2:BUART:txn\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:txn\);
\LCD2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_1\);
\LCD2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_0\);
\LCD2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_state_2\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_state_2\);
Net_40:cy_dff
	PORT MAP(d=>Net_40D,
		clk=>\LCD2:BUART:clock_op\,
		q=>Net_40);
\LCD2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_bitclk\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_bitclk\);
\LCD2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_ctrl_mark_last\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_ctrl_mark_last\);
\LCD2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_mark\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_mark\);
\LCD2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD2:BUART:tx_parity_bit\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:tx_parity_bit\);
\LCD2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_1\);
\LCD2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_0\);
\LCD2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_load_fifo\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_load_fifo\);
\LCD2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_3\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_3\);
\LCD2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_2\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_2\);
\LCD2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_bitclk_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_bitclk_enable\);
\LCD2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_state_stop1_reg\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_state_stop1_reg\);
\LCD2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\LCD2:BUART:pollcount_1\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>MODIN5_1);
\LCD2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\LCD2:BUART:pollcount_0\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>MODIN5_0);
\LCD2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_markspace_status\);
\LCD2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_status_2\);
\LCD2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_stop_bit_error\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_status_3\);
\LCD2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_addr_match_status\);
\LCD2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_markspace_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_markspace_pre\);
\LCD2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_parity_error_pre\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_parity_error_pre\);
\LCD2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_break_status\);
\LCD2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_address_detected\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_address_detected\);
\LCD2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_last\\D\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_last\);
\LCD2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\LCD2:BUART:rx_parity_bit\,
		clk=>\LCD2:BUART:clock_op\,
		q=>\LCD2:BUART:rx_parity_bit\);
\XBee:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:reset_reg\);
\XBee:BUART:txn\:cy_dff
	PORT MAP(d=>\XBee:BUART:txn\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:txn\);
\XBee:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_1\);
\XBee:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_0\);
\XBee:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_2\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_2\);
Net_75:cy_dff
	PORT MAP(d=>Net_75D,
		clk=>\XBee:BUART:clock_op\,
		q=>Net_75);
\XBee:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_bitclk\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_bitclk\);
\XBee:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_ctrl_mark_last\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_ctrl_mark_last\);
\XBee:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_mark\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_mark\);
\XBee:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_parity_bit\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_parity_bit\);
\XBee:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_1\);
\XBee:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_0\);
\XBee:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_load_fifo\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_load_fifo\);
\XBee:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_3\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_3\);
\XBee:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_2\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_2\);
\XBee:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_bitclk_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_bitclk_enable\);
\XBee:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_stop1_reg\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_stop1_reg\);
\XBee:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>MODIN9_1);
\XBee:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>MODIN9_0);
\XBee:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_status\);
\XBee:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_2\);
\XBee:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_stop_bit_error\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_3\);
\XBee:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_addr_match_status\);
\XBee:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_markspace_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_pre\);
\XBee:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_error_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_error_pre\);
\XBee:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_break_status\);
\XBee:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_address_detected\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_address_detected\);
\XBee:BUART:rx_last\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_last\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_last\);
\XBee:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_bit\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_bit\);
\GSM:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:reset_reg\);
\GSM:BUART:txn\:cy_dff
	PORT MAP(d=>\GSM:BUART:txn\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:txn\);
\GSM:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_state_1\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_state_1\);
\GSM:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_state_0\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_state_0\);
\GSM:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_state_2\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_state_2\);
Net_99:cy_dff
	PORT MAP(d=>Net_99D,
		clk=>\GSM:BUART:clock_op\,
		q=>Net_99);
\GSM:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_bitclk\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_bitclk\);
\GSM:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_ctrl_mark_last\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_ctrl_mark_last\);
\GSM:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_mark\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_mark\);
\GSM:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\GSM:BUART:tx_parity_bit\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:tx_parity_bit\);
\GSM:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_state_1\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_state_1\);
\GSM:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_state_0\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_state_0\);
\GSM:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_load_fifo\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_load_fifo\);
\GSM:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_state_3\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_state_3\);
\GSM:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_state_2\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_state_2\);
\GSM:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_bitclk_pre\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_bitclk_enable\);
\GSM:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_state_stop1_reg\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_state_stop1_reg\);
\GSM:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\GSM:BUART:pollcount_1\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>MODIN13_1);
\GSM:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\GSM:BUART:pollcount_0\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>MODIN13_0);
\GSM:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_markspace_status\);
\GSM:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_status_2\);
\GSM:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_stop_bit_error\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_status_3\);
\GSM:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_addr_match_status\);
\GSM:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_markspace_pre\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_markspace_pre\);
\GSM:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_parity_error_pre\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_parity_error_pre\);
\GSM:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_break_status\);
\GSM:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_address_detected\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_address_detected\);
\GSM:BUART:rx_last\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_last\\D\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_last\);
\GSM:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\GSM:BUART:rx_parity_bit\,
		clk=>\GSM:BUART:clock_op\,
		q=>\GSM:BUART:rx_parity_bit\);
\WIFI:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:reset_reg\);
\WIFI:BUART:txn\:cy_dff
	PORT MAP(d=>\WIFI:BUART:txn\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:txn\);
\WIFI:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_state_1\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_state_1\);
\WIFI:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_state_0\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_state_0\);
\WIFI:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_state_2\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_state_2\);
Net_123:cy_dff
	PORT MAP(d=>Net_123D,
		clk=>\WIFI:BUART:clock_op\,
		q=>Net_123);
\WIFI:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_bitclk\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_bitclk\);
\WIFI:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_ctrl_mark_last\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_ctrl_mark_last\);
\WIFI:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_mark\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_mark\);
\WIFI:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\WIFI:BUART:tx_parity_bit\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:tx_parity_bit\);
\WIFI:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_state_1\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_state_1\);
\WIFI:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_state_0\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_state_0\);
\WIFI:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_load_fifo\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_load_fifo\);
\WIFI:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_state_3\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_state_3\);
\WIFI:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_state_2\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_state_2\);
\WIFI:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_bitclk_pre\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_bitclk_enable\);
\WIFI:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_state_stop1_reg\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_state_stop1_reg\);
\WIFI:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\WIFI:BUART:pollcount_1\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>MODIN17_1);
\WIFI:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\WIFI:BUART:pollcount_0\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>MODIN17_0);
\WIFI:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_markspace_status\);
\WIFI:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_status_2\);
\WIFI:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_stop_bit_error\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_status_3\);
\WIFI:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_addr_match_status\);
\WIFI:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_markspace_pre\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_markspace_pre\);
\WIFI:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_parity_error_pre\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_parity_error_pre\);
\WIFI:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_break_status\);
\WIFI:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_address_detected\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_address_detected\);
\WIFI:BUART:rx_last\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_last\\D\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_last\);
\WIFI:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\WIFI:BUART:rx_parity_bit\,
		clk=>\WIFI:BUART:clock_op\,
		q=>\WIFI:BUART:rx_parity_bit\);
\PSOC:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:reset_reg\);
\PSOC:BUART:txn\:cy_dff
	PORT MAP(d=>\PSOC:BUART:txn\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:txn\);
\PSOC:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_1\);
\PSOC:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_0\);
\PSOC:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_state_2\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_state_2\);
Net_147:cy_dff
	PORT MAP(d=>Net_147D,
		clk=>\PSOC:BUART:clock_op\,
		q=>Net_147);
\PSOC:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_bitclk\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_bitclk\);
\PSOC:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_ctrl_mark_last\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_ctrl_mark_last\);
\PSOC:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_mark\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_mark\);
\PSOC:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\PSOC:BUART:tx_parity_bit\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:tx_parity_bit\);
\PSOC:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_1\);
\PSOC:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_0\);
\PSOC:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_load_fifo\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_load_fifo\);
\PSOC:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_3\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_3\);
\PSOC:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_2\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_2\);
\PSOC:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_bitclk_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_bitclk_enable\);
\PSOC:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_state_stop1_reg\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_state_stop1_reg\);
\PSOC:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\PSOC:BUART:pollcount_1\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:pollcount_1\);
\PSOC:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\PSOC:BUART:pollcount_0\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:pollcount_0\);
\PSOC:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_markspace_status\);
\PSOC:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_status_2\);
\PSOC:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_stop_bit_error\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_status_3\);
\PSOC:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_addr_match_status\);
\PSOC:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_markspace_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_markspace_pre\);
\PSOC:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_parity_error_pre\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_parity_error_pre\);
\PSOC:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_break_status\);
\PSOC:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_address_detected\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_address_detected\);
\PSOC:BUART:rx_last\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_last\\D\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_last\);
\PSOC:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\PSOC:BUART:rx_parity_bit\,
		clk=>\PSOC:BUART:clock_op\,
		q=>\PSOC:BUART:rx_parity_bit\);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_165);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
Net_392:cy_dff
	PORT MAP(d=>Net_392D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_392);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:ld_ident\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
Net_166:cy_dff
	PORT MAP(d=>Net_166D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_166);

END R_T_L;
