<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>emaclite: xemaclite_l.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">emaclite
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xemaclite__l_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xemaclite_l.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4dbb708d2fea4f6a716bcf9eb0aaad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a>&#160;&#160;&#160;(0x00000000)</td></tr>
<tr class="memdesc:ga4dbb708d2fea4f6a716bcf9eb0aaad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register offsets for the Ethernet MAC.  <a href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66"></a><br/></td></tr>
<tr class="separator:ga4dbb708d2fea4f6a716bcf9eb0aaad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507cf8cc16828061ef6fea447f5c1e44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga507cf8cc16828061ef6fea447f5c1e44">XEL_MDIOADDR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07E4)</td></tr>
<tr class="memdesc:ga507cf8cc16828061ef6fea447f5c1e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO Address offset register.  <a href="group__emaclite__v4__4.html#ga507cf8cc16828061ef6fea447f5c1e44"></a><br/></td></tr>
<tr class="separator:ga507cf8cc16828061ef6fea447f5c1e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396812830267b25dfdaebd81f95ff00c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga396812830267b25dfdaebd81f95ff00c">XEL_MDIOWR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07E8)</td></tr>
<tr class="memdesc:ga396812830267b25dfdaebd81f95ff00c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO write data register offset.  <a href="group__emaclite__v4__4.html#ga396812830267b25dfdaebd81f95ff00c"></a><br/></td></tr>
<tr class="separator:ga396812830267b25dfdaebd81f95ff00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bf4abeb9407e4c7092c19c9f4b4e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga89bf4abeb9407e4c7092c19c9f4b4e7a">XEL_MDIORD_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07EC)</td></tr>
<tr class="memdesc:ga89bf4abeb9407e4c7092c19c9f4b4e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO read data register offset.  <a href="group__emaclite__v4__4.html#ga89bf4abeb9407e4c7092c19c9f4b4e7a"></a><br/></td></tr>
<tr class="separator:ga89bf4abeb9407e4c7092c19c9f4b4e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18c59ba42e1b6aeb51a9bcf80f1436e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gab18c59ba42e1b6aeb51a9bcf80f1436e">XEL_MDIOCNTR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07F0)</td></tr>
<tr class="memdesc:gab18c59ba42e1b6aeb51a9bcf80f1436e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO Control Register offset.  <a href="group__emaclite__v4__4.html#gab18c59ba42e1b6aeb51a9bcf80f1436e"></a><br/></td></tr>
<tr class="separator:gab18c59ba42e1b6aeb51a9bcf80f1436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b93ba79e75324605f0b3f4d760fbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gae8b93ba79e75324605f0b3f4d760fbdb">XEL_GIER_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07F8)</td></tr>
<tr class="memdesc:gae8b93ba79e75324605f0b3f4d760fbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for the GIE Register.  <a href="group__emaclite__v4__4.html#gae8b93ba79e75324605f0b3f4d760fbdb"></a><br/></td></tr>
<tr class="separator:gae8b93ba79e75324605f0b3f4d760fbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c15f0ba6b3ef9849abfb63e47ea692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga45c15f0ba6b3ef9849abfb63e47ea692">XEL_TSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07FC)</td></tr>
<tr class="memdesc:ga45c15f0ba6b3ef9849abfb63e47ea692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx status.  <a href="group__emaclite__v4__4.html#ga45c15f0ba6b3ef9849abfb63e47ea692"></a><br/></td></tr>
<tr class="separator:ga45c15f0ba6b3ef9849abfb63e47ea692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b03025a5b44d67224bbe94e5c3eaa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gac1b03025a5b44d67224bbe94e5c3eaa2">XEL_TPLR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x07F4)</td></tr>
<tr class="memdesc:gac1b03025a5b44d67224bbe94e5c3eaa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx packet length.  <a href="group__emaclite__v4__4.html#gac1b03025a5b44d67224bbe94e5c3eaa2"></a><br/></td></tr>
<tr class="separator:gac1b03025a5b44d67224bbe94e5c3eaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1278a34e211f3868d5043424c9a725a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gae1278a34e211f3868d5043424c9a725a">XEL_RXBUFF_OFFSET</a>&#160;&#160;&#160;(0x00001000)</td></tr>
<tr class="memdesc:gae1278a34e211f3868d5043424c9a725a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Buffer.  <a href="group__emaclite__v4__4.html#gae1278a34e211f3868d5043424c9a725a"></a><br/></td></tr>
<tr class="separator:gae1278a34e211f3868d5043424c9a725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6a339b5bf171c55b8d3ff6b758d397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga0c6a339b5bf171c55b8d3ff6b758d397">XEL_RSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#gae1278a34e211f3868d5043424c9a725a">XEL_RXBUFF_OFFSET</a> + 0x07FC)</td></tr>
<tr class="memdesc:ga0c6a339b5bf171c55b8d3ff6b758d397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx status.  <a href="group__emaclite__v4__4.html#ga0c6a339b5bf171c55b8d3ff6b758d397"></a><br/></td></tr>
<tr class="separator:ga0c6a339b5bf171c55b8d3ff6b758d397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344295838c9356aa4f264f2e1eedf050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga344295838c9356aa4f264f2e1eedf050">XEL_RPLR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#gae1278a34e211f3868d5043424c9a725a">XEL_RXBUFF_OFFSET</a> + 0x0C)</td></tr>
<tr class="memdesc:ga344295838c9356aa4f264f2e1eedf050"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx packet length.  <a href="group__emaclite__v4__4.html#ga344295838c9356aa4f264f2e1eedf050"></a><br/></td></tr>
<tr class="separator:ga344295838c9356aa4f264f2e1eedf050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d1878c22f2d4332814e0d5ca8e8881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga18d1878c22f2d4332814e0d5ca8e8881">XEL_MAC_HI_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a> + 0x14)</td></tr>
<tr class="memdesc:ga18d1878c22f2d4332814e0d5ca8e8881"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address hi offset.  <a href="group__emaclite__v4__4.html#ga18d1878c22f2d4332814e0d5ca8e8881"></a><br/></td></tr>
<tr class="separator:ga18d1878c22f2d4332814e0d5ca8e8881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac8f2cd8c3d00d23d93f31d4db91e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga6ac8f2cd8c3d00d23d93f31d4db91e1d">XEL_MAC_LO_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga4dbb708d2fea4f6a716bcf9eb0aaad66">XEL_TXBUFF_OFFSET</a>)</td></tr>
<tr class="memdesc:ga6ac8f2cd8c3d00d23d93f31d4db91e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAC address lo offset.  <a href="group__emaclite__v4__4.html#ga6ac8f2cd8c3d00d23d93f31d4db91e1d"></a><br/></td></tr>
<tr class="separator:ga6ac8f2cd8c3d00d23d93f31d4db91e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f89271d7db92918eb1478566e922fce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga8f89271d7db92918eb1478566e922fce">XEL_BUFFER_OFFSET</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr class="memdesc:ga8f89271d7db92918eb1478566e922fce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next buffer's offset same for both TX and RX.  <a href="group__emaclite__v4__4.html#ga8f89271d7db92918eb1478566e922fce"></a><br/></td></tr>
<tr class="separator:ga8f89271d7db92918eb1478566e922fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393f8f9201b56413c228479a3ea976e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga393f8f9201b56413c228479a3ea976e5">XEL_MDIO_ADDRESS_MASK</a>&#160;&#160;&#160;0x00003E0</td></tr>
<tr class="memdesc:ga393f8f9201b56413c228479a3ea976e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO Address/Write Data/Read Data Register Bit Masks.  <a href="group__emaclite__v4__4.html#ga393f8f9201b56413c228479a3ea976e5"></a><br/></td></tr>
<tr class="separator:ga393f8f9201b56413c228479a3ea976e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd2a4a8aeb4515fed5c9e2832b69676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga8dd2a4a8aeb4515fed5c9e2832b69676">XEL_MDIO_ADDRESS_SHIFT</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memdesc:ga8dd2a4a8aeb4515fed5c9e2832b69676"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY Address shift.  <a href="group__emaclite__v4__4.html#ga8dd2a4a8aeb4515fed5c9e2832b69676"></a><br/></td></tr>
<tr class="separator:ga8dd2a4a8aeb4515fed5c9e2832b69676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd225e0c171bdd9f2e8fb2ca18fbc34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gacd225e0c171bdd9f2e8fb2ca18fbc34c">XEL_MDIO_OP_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:gacd225e0c171bdd9f2e8fb2ca18fbc34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PHY read access.  <a href="group__emaclite__v4__4.html#gacd225e0c171bdd9f2e8fb2ca18fbc34c"></a><br/></td></tr>
<tr class="separator:gacd225e0c171bdd9f2e8fb2ca18fbc34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc563b497e92261fb7f28db720324a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga4fc563b497e92261fb7f28db720324a6">XEL_MDIOCNTR_STATUS_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga4fc563b497e92261fb7f28db720324a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO Control Register Bit Masks.  <a href="group__emaclite__v4__4.html#ga4fc563b497e92261fb7f28db720324a6"></a><br/></td></tr>
<tr class="separator:ga4fc563b497e92261fb7f28db720324a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62d3b9b889e7b69c4f216bb7825ee77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga62d3b9b889e7b69c4f216bb7825ee77e">XEL_MDIOCNTR_ENABLE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga62d3b9b889e7b69c4f216bb7825ee77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MDIO Enable.  <a href="group__emaclite__v4__4.html#ga62d3b9b889e7b69c4f216bb7825ee77e"></a><br/></td></tr>
<tr class="separator:ga62d3b9b889e7b69c4f216bb7825ee77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5179e9952743fd9ea3056822ffe0df7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga5179e9952743fd9ea3056822ffe0df7d">XEL_GIER_GIE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga5179e9952743fd9ea3056822ffe0df7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Interrupt Enable Register (GIER) Bit Masks.  <a href="group__emaclite__v4__4.html#ga5179e9952743fd9ea3056822ffe0df7d"></a><br/></td></tr>
<tr class="separator:ga5179e9952743fd9ea3056822ffe0df7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe750109f58b44cdf7c7e505c9d1acdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gabe750109f58b44cdf7c7e505c9d1acdc">XEL_TSR_XMIT_BUSY_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:gabe750109f58b44cdf7c7e505c9d1acdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Status Register (TSR) Bit Masks.  <a href="group__emaclite__v4__4.html#gabe750109f58b44cdf7c7e505c9d1acdc"></a><br/></td></tr>
<tr class="separator:gabe750109f58b44cdf7c7e505c9d1acdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2433cda1ae6007050299464de9ec25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga3d2433cda1ae6007050299464de9ec25">XEL_TSR_PROGRAM_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga3d2433cda1ae6007050299464de9ec25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Program the MAC address.  <a href="group__emaclite__v4__4.html#ga3d2433cda1ae6007050299464de9ec25"></a><br/></td></tr>
<tr class="separator:ga3d2433cda1ae6007050299464de9ec25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648d492605893da2556845d8f0cb3dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga648d492605893da2556845d8f0cb3dcd">XEL_TSR_XMIT_IE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga648d492605893da2556845d8f0cb3dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Xmit interrupt enable bit.  <a href="group__emaclite__v4__4.html#ga648d492605893da2556845d8f0cb3dcd"></a><br/></td></tr>
<tr class="separator:ga648d492605893da2556845d8f0cb3dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a758ea7a896175023c52bd55dc36700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga9a758ea7a896175023c52bd55dc36700">XEL_TSR_LOOPBACK_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga9a758ea7a896175023c52bd55dc36700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop back enable bit.  <a href="group__emaclite__v4__4.html#ga9a758ea7a896175023c52bd55dc36700"></a><br/></td></tr>
<tr class="separator:ga9a758ea7a896175023c52bd55dc36700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d037dc424649948806dad6dd9b43430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga2d037dc424649948806dad6dd9b43430">XEL_TSR_XMIT_ACTIVE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ga2d037dc424649948806dad6dd9b43430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer is active, SW bit only.  <a href="group__emaclite__v4__4.html#ga2d037dc424649948806dad6dd9b43430"></a><br/></td></tr>
<tr class="separator:ga2d037dc424649948806dad6dd9b43430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c6d9dbf7029d564d5eb7c375025485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gae7c6d9dbf7029d564d5eb7c375025485">XEL_TSR_PROG_MAC_ADDR</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#gabe750109f58b44cdf7c7e505c9d1acdc">XEL_TSR_XMIT_BUSY_MASK</a> | <a class="el" href="group__emaclite__v4__4.html#ga3d2433cda1ae6007050299464de9ec25">XEL_TSR_PROGRAM_MASK</a>)</td></tr>
<tr class="memdesc:gae7c6d9dbf7029d564d5eb7c375025485"><td class="mdescLeft">&#160;</td><td class="mdescRight">define for programming the MAC address into the EmacLite  <a href="group__emaclite__v4__4.html#gae7c6d9dbf7029d564d5eb7c375025485"></a><br/></td></tr>
<tr class="separator:gae7c6d9dbf7029d564d5eb7c375025485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9410492eec5f7865b664f1e4255d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga5a9410492eec5f7865b664f1e4255d7b">XEL_RSR_RECV_DONE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga5a9410492eec5f7865b664f1e4255d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Status Register (RSR)  <a href="group__emaclite__v4__4.html#ga5a9410492eec5f7865b664f1e4255d7b"></a><br/></td></tr>
<tr class="separator:ga5a9410492eec5f7865b664f1e4255d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc4cab2536c294d4e715310fe3fbdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga7cc4cab2536c294d4e715310fe3fbdf0">XEL_RSR_RECV_IE_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga7cc4cab2536c294d4e715310fe3fbdf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recv interrupt enable bit.  <a href="group__emaclite__v4__4.html#ga7cc4cab2536c294d4e715310fe3fbdf0"></a><br/></td></tr>
<tr class="separator:ga7cc4cab2536c294d4e715310fe3fbdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12db7f4b53a73982fe53fb8b3c2648a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga12db7f4b53a73982fe53fb8b3c2648a9">XEL_TPLR_LENGTH_MASK_HI</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="memdesc:ga12db7f4b53a73982fe53fb8b3c2648a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Packet Length Register (TPLR)  <a href="group__emaclite__v4__4.html#ga12db7f4b53a73982fe53fb8b3c2648a9"></a><br/></td></tr>
<tr class="separator:ga12db7f4b53a73982fe53fb8b3c2648a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad57d19d58d348bd0c1d7715bad6a7e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gad57d19d58d348bd0c1d7715bad6a7e98">XEL_TPLR_LENGTH_MASK_LO</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gad57d19d58d348bd0c1d7715bad6a7e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit packet length lower byte.  <a href="group__emaclite__v4__4.html#gad57d19d58d348bd0c1d7715bad6a7e98"></a><br/></td></tr>
<tr class="separator:gad57d19d58d348bd0c1d7715bad6a7e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766d628aef5fa10427ea2265dcc40e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga766d628aef5fa10427ea2265dcc40e99">XEL_RPLR_LENGTH_MASK_HI</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr class="memdesc:ga766d628aef5fa10427ea2265dcc40e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Packet Length Register (RPLR)  <a href="group__emaclite__v4__4.html#ga766d628aef5fa10427ea2265dcc40e99"></a><br/></td></tr>
<tr class="separator:ga766d628aef5fa10427ea2265dcc40e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688796d3e80699fb776e3bde91a8d376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga688796d3e80699fb776e3bde91a8d376">XEL_RPLR_LENGTH_MASK_LO</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:ga688796d3e80699fb776e3bde91a8d376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive packet length lower byte.  <a href="group__emaclite__v4__4.html#ga688796d3e80699fb776e3bde91a8d376"></a><br/></td></tr>
<tr class="separator:ga688796d3e80699fb776e3bde91a8d376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace93038c04a45e17a8be70f058bbf9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gace93038c04a45e17a8be70f058bbf9da">XEL_HEADER_SIZE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gace93038c04a45e17a8be70f058bbf9da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of header in bytes.  <a href="group__emaclite__v4__4.html#gace93038c04a45e17a8be70f058bbf9da"></a><br/></td></tr>
<tr class="separator:gace93038c04a45e17a8be70f058bbf9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c8fc68a64b6dfb418a1ac824cc9151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga41c8fc68a64b6dfb418a1ac824cc9151">XEL_MTU_SIZE</a>&#160;&#160;&#160;1500</td></tr>
<tr class="memdesc:ga41c8fc68a64b6dfb418a1ac824cc9151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max size of data in frame.  <a href="group__emaclite__v4__4.html#ga41c8fc68a64b6dfb418a1ac824cc9151"></a><br/></td></tr>
<tr class="separator:ga41c8fc68a64b6dfb418a1ac824cc9151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4567a704724d25d4ddbeed59578cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga8a4567a704724d25d4ddbeed59578cc9">XEL_FCS_SIZE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga8a4567a704724d25d4ddbeed59578cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of CRC.  <a href="group__emaclite__v4__4.html#ga8a4567a704724d25d4ddbeed59578cc9"></a><br/></td></tr>
<tr class="separator:ga8a4567a704724d25d4ddbeed59578cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba60e869445837df2e23ccaf59c5a0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga9ba60e869445837df2e23ccaf59c5a0a">XEL_HEADER_OFFSET</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9ba60e869445837df2e23ccaf59c5a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset to length field.  <a href="group__emaclite__v4__4.html#ga9ba60e869445837df2e23ccaf59c5a0a"></a><br/></td></tr>
<tr class="separator:ga9ba60e869445837df2e23ccaf59c5a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24da5eeb80edf023bfe5385019770ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga24da5eeb80edf023bfe5385019770ea7">XEL_HEADER_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga24da5eeb80edf023bfe5385019770ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Right shift value to align length.  <a href="group__emaclite__v4__4.html#ga24da5eeb80edf023bfe5385019770ea7"></a><br/></td></tr>
<tr class="separator:ga24da5eeb80edf023bfe5385019770ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0efb69007c897a0f35a57c9e50fdb469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga0efb69007c897a0f35a57c9e50fdb469">XEL_MAX_FRAME_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#gace93038c04a45e17a8be70f058bbf9da">XEL_HEADER_SIZE</a>+<a class="el" href="group__emaclite__v4__4.html#ga41c8fc68a64b6dfb418a1ac824cc9151">XEL_MTU_SIZE</a>+ <a class="el" href="group__emaclite__v4__4.html#ga8a4567a704724d25d4ddbeed59578cc9">XEL_FCS_SIZE</a>)</td></tr>
<tr class="memdesc:ga0efb69007c897a0f35a57c9e50fdb469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max length of Rx frame used if length/type field contains the type (&gt; 1500)  <a href="group__emaclite__v4__4.html#ga0efb69007c897a0f35a57c9e50fdb469"></a><br/></td></tr>
<tr class="separator:ga0efb69007c897a0f35a57c9e50fdb469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e5b828ffb7ae505719dd4f2f07bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gad1e5b828ffb7ae505719dd4f2f07bf39">XEL_MAX_TX_FRAME_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#gace93038c04a45e17a8be70f058bbf9da">XEL_HEADER_SIZE</a> + <a class="el" href="group__emaclite__v4__4.html#ga41c8fc68a64b6dfb418a1ac824cc9151">XEL_MTU_SIZE</a>)</td></tr>
<tr class="memdesc:gad1e5b828ffb7ae505719dd4f2f07bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max length of Tx frame.  <a href="group__emaclite__v4__4.html#gad1e5b828ffb7ae505719dd4f2f07bf39"></a><br/></td></tr>
<tr class="separator:gad1e5b828ffb7ae505719dd4f2f07bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccc893b8efdefc7409c03c99c7719a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga1ccc893b8efdefc7409c03c99c7719a7">XEL_MAC_ADDR_SIZE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1ccc893b8efdefc7409c03c99c7719a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">length of MAC address  <a href="group__emaclite__v4__4.html#ga1ccc893b8efdefc7409c03c99c7719a7"></a><br/></td></tr>
<tr class="separator:ga1ccc893b8efdefc7409c03c99c7719a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10850a396aefec8cb1b22fff3cd62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gadd10850a396aefec8cb1b22fff3cd62b">XEL_ETHER_PROTO_TYPE_IP</a>&#160;&#160;&#160;0x0800</td></tr>
<tr class="memdesc:gadd10850a396aefec8cb1b22fff3cd62b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Protocol.  <a href="group__emaclite__v4__4.html#gadd10850a396aefec8cb1b22fff3cd62b"></a><br/></td></tr>
<tr class="separator:gadd10850a396aefec8cb1b22fff3cd62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc168ac37d2722b7a7d09dd68f2c2c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga2bc168ac37d2722b7a7d09dd68f2c2c7">XEL_ETHER_PROTO_TYPE_ARP</a>&#160;&#160;&#160;0x0806</td></tr>
<tr class="memdesc:ga2bc168ac37d2722b7a7d09dd68f2c2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARP Protocol.  <a href="group__emaclite__v4__4.html#ga2bc168ac37d2722b7a7d09dd68f2c2c7"></a><br/></td></tr>
<tr class="separator:ga2bc168ac37d2722b7a7d09dd68f2c2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga640b8f756ad251d40c9976f1f2237029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga640b8f756ad251d40c9976f1f2237029">XEL_ETHER_PROTO_TYPE_VLAN</a>&#160;&#160;&#160;0x8100</td></tr>
<tr class="memdesc:ga640b8f756ad251d40c9976f1f2237029"><td class="mdescLeft">&#160;</td><td class="mdescRight">VLAN Tagged.  <a href="group__emaclite__v4__4.html#ga640b8f756ad251d40c9976f1f2237029"></a><br/></td></tr>
<tr class="separator:ga640b8f756ad251d40c9976f1f2237029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad754bca8cbc8acdf979b885fc3950bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gad754bca8cbc8acdf979b885fc3950bac">XEL_ARP_PACKET_SIZE</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:gad754bca8cbc8acdf979b885fc3950bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max ARP packet size.  <a href="group__emaclite__v4__4.html#gad754bca8cbc8acdf979b885fc3950bac"></a><br/></td></tr>
<tr class="separator:gad754bca8cbc8acdf979b885fc3950bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dcdc4442b4c27ce924d5678a5bf872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga04dcdc4442b4c27ce924d5678a5bf872">XEL_HEADER_IP_LENGTH_OFFSET</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga04dcdc4442b4c27ce924d5678a5bf872"><td class="mdescLeft">&#160;</td><td class="mdescRight">IP Length Offset.  <a href="group__emaclite__v4__4.html#ga04dcdc4442b4c27ce924d5678a5bf872"></a><br/></td></tr>
<tr class="separator:ga04dcdc4442b4c27ce924d5678a5bf872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdfcd5a1a11b18e51012fecd6dc9eade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gacdfcd5a1a11b18e51012fecd6dc9eade">XEL_VLAN_TAG_SIZE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gacdfcd5a1a11b18e51012fecd6dc9eade"><td class="mdescLeft">&#160;</td><td class="mdescRight">VLAN Tag Size.  <a href="group__emaclite__v4__4.html#gacdfcd5a1a11b18e51012fecd6dc9eade"></a><br/></td></tr>
<tr class="separator:gacdfcd5a1a11b18e51012fecd6dc9eade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1242a868f45e27bd21e802f37ccc56cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga1242a868f45e27bd21e802f37ccc56cc">XEmacLite_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;XEmacLite_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:ga1242a868f45e27bd21e802f37ccc56cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from the specified EmacLite device register.  <a href="group__emaclite__v4__4.html#ga1242a868f45e27bd21e802f37ccc56cc"></a><br/></td></tr>
<tr class="separator:ga1242a868f45e27bd21e802f37ccc56cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96be859f6762b5de8817367548561035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga96be859f6762b5de8817367548561035">XEmacLite_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&#160;&#160;&#160;XEmacLite_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr class="memdesc:ga96be859f6762b5de8817367548561035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to the specified EmacLite device register.  <a href="group__emaclite__v4__4.html#ga96be859f6762b5de8817367548561035"></a><br/></td></tr>
<tr class="separator:ga96be859f6762b5de8817367548561035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66fc12c63bb5e0a63289f63fa9d5e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gad66fc12c63bb5e0a63289f63fa9d5e41">XEmacLite_GetTxStatus</a>(BaseAddress)&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga1242a868f45e27bd21e802f37ccc56cc">XEmacLite_ReadReg</a>((BaseAddress), <a class="el" href="group__emaclite__v4__4.html#ga45c15f0ba6b3ef9849abfb63e47ea692">XEL_TSR_OFFSET</a>))</td></tr>
<tr class="memdesc:gad66fc12c63bb5e0a63289f63fa9d5e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Tx Status Register Contents.  <a href="group__emaclite__v4__4.html#gad66fc12c63bb5e0a63289f63fa9d5e41"></a><br/></td></tr>
<tr class="separator:gad66fc12c63bb5e0a63289f63fa9d5e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bf9219fa76c0f1c10a7ebd4a64d3b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#gae3bf9219fa76c0f1c10a7ebd4a64d3b8">XEmacLite_SetTxStatus</a>(BaseAddress, Data)&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga96be859f6762b5de8817367548561035">XEmacLite_WriteReg</a>((BaseAddress), <a class="el" href="group__emaclite__v4__4.html#ga45c15f0ba6b3ef9849abfb63e47ea692">XEL_TSR_OFFSET</a>, (Data)))</td></tr>
<tr class="memdesc:gae3bf9219fa76c0f1c10a7ebd4a64d3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Tx Status Register Contents.  <a href="group__emaclite__v4__4.html#gae3bf9219fa76c0f1c10a7ebd4a64d3b8"></a><br/></td></tr>
<tr class="separator:gae3bf9219fa76c0f1c10a7ebd4a64d3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bae7ed135f7a70afb3b35192894d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga19bae7ed135f7a70afb3b35192894d98">XEmacLite_GetRxStatus</a>(BaseAddress)&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga1242a868f45e27bd21e802f37ccc56cc">XEmacLite_ReadReg</a>((BaseAddress), <a class="el" href="group__emaclite__v4__4.html#ga0c6a339b5bf171c55b8d3ff6b758d397">XEL_RSR_OFFSET</a>))</td></tr>
<tr class="memdesc:ga19bae7ed135f7a70afb3b35192894d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Rx Status Register Contents.  <a href="group__emaclite__v4__4.html#ga19bae7ed135f7a70afb3b35192894d98"></a><br/></td></tr>
<tr class="separator:ga19bae7ed135f7a70afb3b35192894d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e05318ed150dbf8128e82113565c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga837e05318ed150dbf8128e82113565c3">XEmacLite_SetRxStatus</a>(BaseAddress, Data)&#160;&#160;&#160;(<a class="el" href="group__emaclite__v4__4.html#ga96be859f6762b5de8817367548561035">XEmacLite_WriteReg</a>((BaseAddress), <a class="el" href="group__emaclite__v4__4.html#ga0c6a339b5bf171c55b8d3ff6b758d397">XEL_RSR_OFFSET</a>, (Data)))</td></tr>
<tr class="memdesc:ga837e05318ed150dbf8128e82113565c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Rx Status Register Contents.  <a href="group__emaclite__v4__4.html#ga837e05318ed150dbf8128e82113565c3"></a><br/></td></tr>
<tr class="separator:ga837e05318ed150dbf8128e82113565c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cad275766e931c598f5961d3e8bac47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga8cad275766e931c598f5961d3e8bac47">XEmacLite_IsTxDone</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga8cad275766e931c598f5961d3e8bac47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check to see if the transmission is complete.  <a href="group__emaclite__v4__4.html#ga8cad275766e931c598f5961d3e8bac47"></a><br/></td></tr>
<tr class="separator:ga8cad275766e931c598f5961d3e8bac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a23682af6087a70133d7f4fec504787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga0a23682af6087a70133d7f4fec504787">XEmacLite_IsRxEmpty</a>(BaseAddress)</td></tr>
<tr class="memdesc:ga0a23682af6087a70133d7f4fec504787"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check to see if the receive is empty.  <a href="group__emaclite__v4__4.html#ga0a23682af6087a70133d7f4fec504787"></a><br/></td></tr>
<tr class="separator:ga0a23682af6087a70133d7f4fec504787"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga08f00fcd26d1aad5d76a1b7b0de64780"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga08f00fcd26d1aad5d76a1b7b0de64780">XEmacLite_SendFrame</a> (UINTPTR BaseAddress, u8 *FramePtr, unsigned ByteCount)</td></tr>
<tr class="memdesc:ga08f00fcd26d1aad5d76a1b7b0de64780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send an Ethernet frame.  <a href="group__emaclite__v4__4.html#ga08f00fcd26d1aad5d76a1b7b0de64780"></a><br/></td></tr>
<tr class="separator:ga08f00fcd26d1aad5d76a1b7b0de64780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be219c4ba85e928f273845bd69bdeca"><td class="memItemLeft" align="right" valign="top">u16&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__emaclite__v4__4.html#ga6be219c4ba85e928f273845bd69bdeca">XEmacLite_RecvFrame</a> (UINTPTR BaseAddress, u8 *FramePtr)</td></tr>
<tr class="memdesc:ga6be219c4ba85e928f273845bd69bdeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive a frame.  <a href="group__emaclite__v4__4.html#ga6be219c4ba85e928f273845bd69bdeca"></a><br/></td></tr>
<tr class="separator:ga6be219c4ba85e928f273845bd69bdeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
