--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml shiftregister.twx shiftregister.ncd -o shiftregister.twr
shiftregister.pcf

Design file:              shiftregister.ncd
Physical constraint file: shiftregister.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLEAR       |    0.171(R)|    1.011(R)|CLK_BUFGP         |   0.000|
p_input<0>  |    0.678(R)|    0.591(R)|CLK_BUFGP         |   0.000|
p_input<1>  |    0.740(R)|    0.540(R)|CLK_BUFGP         |   0.000|
p_input<2>  |    0.752(R)|    0.532(R)|CLK_BUFGP         |   0.000|
p_input<3>  |    0.241(R)|    0.942(R)|CLK_BUFGP         |   0.000|
s_inp_l     |    0.768(R)|    0.518(R)|CLK_BUFGP         |   0.000|
s_inp_r     |    0.198(R)|    0.976(R)|CLK_BUFGP         |   0.000|
s_line<0>   |    1.049(R)|    0.828(R)|CLK_BUFGP         |   0.000|
s_line<1>   |    0.719(R)|    0.893(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
p_output<0> |    7.014(R)|CLK_BUFGP         |   0.000|
p_output<1> |    7.043(R)|CLK_BUFGP         |   0.000|
p_output<2> |    7.323(R)|CLK_BUFGP         |   0.000|
p_output<3> |    7.037(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.018|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 10 21:05:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



