

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq_Pipeline_WRITE'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE   |      396|      396|         2|          1|          1|   396|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      147|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|      183|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_177_p2          |         +|   0|  0|  16|           9|           1|
    |ret_10_fu_246_p2     |         +|   0|  0|  17|          11|          11|
    |ret_11_fu_256_p2     |         +|   0|  0|  17|          11|          11|
    |ret_12_fu_266_p2     |         +|   0|  0|  17|          11|          11|
    |ret_7_fu_208_p2      |         +|   0|  0|  16|           9|           9|
    |ret_8_fu_222_p2      |         +|   0|  0|  17|          10|          10|
    |ret_9_fu_232_p2      |         +|   0|  0|  17|          10|          10|
    |tmpy_V_d0            |         +|   0|  0|  17|          11|          11|
    |icmp_ln38_fu_171_p2  |      icmp|   0|  0|  11|           9|           8|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 147|          92|          84|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1   |   9|          2|    9|         18|
    |i_V_fu_42                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_V_fu_42                |  9|   0|    9|          0|
    |zext_ln38_reg_293        |  9|   0|   64|         55|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   76|         55|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  flt_interleave_manual_seq_Pipeline_WRITE|  return value|
|tmpy_V_address0  |  out|    9|   ap_memory|                                    tmpy_V|         array|
|tmpy_V_ce0       |  out|    1|   ap_memory|                                    tmpy_V|         array|
|tmpy_V_we0       |  out|    1|   ap_memory|                                    tmpy_V|         array|
|tmpy_V_d0        |  out|   11|   ap_memory|                                    tmpy_V|         array|
|x_x0_V_address0  |  out|    9|   ap_memory|                                    x_x0_V|         array|
|x_x0_V_ce0       |  out|    1|   ap_memory|                                    x_x0_V|         array|
|x_x0_V_q0        |   in|    8|   ap_memory|                                    x_x0_V|         array|
|x_x1_V_address0  |  out|    9|   ap_memory|                                    x_x1_V|         array|
|x_x1_V_ce0       |  out|    1|   ap_memory|                                    x_x1_V|         array|
|x_x1_V_q0        |   in|    8|   ap_memory|                                    x_x1_V|         array|
|x_x2_V_address0  |  out|    9|   ap_memory|                                    x_x2_V|         array|
|x_x2_V_ce0       |  out|    1|   ap_memory|                                    x_x2_V|         array|
|x_x2_V_q0        |   in|    8|   ap_memory|                                    x_x2_V|         array|
|x_x3_V_address0  |  out|    9|   ap_memory|                                    x_x3_V|         array|
|x_x3_V_ce0       |  out|    1|   ap_memory|                                    x_x3_V|         array|
|x_x3_V_q0        |   in|    8|   ap_memory|                                    x_x3_V|         array|
|x_x4_V_address0  |  out|    9|   ap_memory|                                    x_x4_V|         array|
|x_x4_V_ce0       |  out|    1|   ap_memory|                                    x_x4_V|         array|
|x_x4_V_q0        |   in|    8|   ap_memory|                                    x_x4_V|         array|
|x_x5_V_address0  |  out|    9|   ap_memory|                                    x_x5_V|         array|
|x_x5_V_ce0       |  out|    1|   ap_memory|                                    x_x5_V|         array|
|x_x5_V_q0        |   in|    8|   ap_memory|                                    x_x5_V|         array|
|x_x6_V_address0  |  out|    9|   ap_memory|                                    x_x6_V|         array|
|x_x6_V_ce0       |  out|    1|   ap_memory|                                    x_x6_V|         array|
|x_x6_V_q0        |   in|    8|   ap_memory|                                    x_x6_V|         array|
|x_x7_V_address0  |  out|    9|   ap_memory|                                    x_x7_V|         array|
|x_x7_V_ce0       |  out|    1|   ap_memory|                                    x_x7_V|         array|
|x_x7_V_q0        |   in|    8|   ap_memory|                                    x_x7_V|         array|
+-----------------+-----+-----+------------+------------------------------------------+--------------+

