{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563264812845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563264812851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 12:43:32 2019 " "Processing started: Tue Jul 16 12:43:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563264812851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264812851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_component -c qsys_component " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_component -c qsys_component" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264812851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563264814344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563264814344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/multipleportregister.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/multipleportregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister " "Found entity 1: multiplePortRegister" {  } { { "multiplePortRegister/synthesis/multiplePortRegister.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/multiplePortRegister.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "multiplePortRegister/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_irq_mapper " "Found entity 1: multiplePortRegister_irq_mapper" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_mux_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_mux_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827316 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_mux " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_mux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_rsp_demux " "Found entity 1: multiplePortRegister_mm_interconnect_0_rsp_demux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_mux_003 " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_mux_003" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_mux " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_mux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_demux_001 " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_demux_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_cmd_demux " "Found entity 1: multiplePortRegister_mm_interconnect_0_cmd_demux" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827385 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827385 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827385 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "multiplePortRegister/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_005_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_005_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827442 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_005 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_005" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_003_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_003_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827451 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_003 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_003" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_002_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_002_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827460 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_002 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_002" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827460 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_001_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_001_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827470 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router_001 " "Found entity 2: multiplePortRegister_mm_interconnect_0_router_001" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel multiplePortRegister_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827475 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel multiplePortRegister_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at multiplePortRegister_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563264827475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_mm_interconnect_0_router_default_decode " "Found entity 1: multiplePortRegister_mm_interconnect_0_router_default_decode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827479 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_mm_interconnect_0_router " "Found entity 2: multiplePortRegister_mm_interconnect_0_router" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "multiplePortRegister/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "multiplePortRegister/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/reg16_multipleport_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/reg16_multipleport_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_multiplePort_avalon_interface " "Found entity 1: reg16_multiplePort_avalon_interface" {  } { { "multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16_multiplePort_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827529 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or \"(\" reg16.v(11) " "Verilog HDL syntax error at reg16.v(11) near text: \"<=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1563264827536 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier reg16.v(15) " "Verilog HDL syntax error at reg16.v(15) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1563264827536 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier reg16.v(16) " "Verilog HDL syntax error at reg16.v(16) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1563264827536 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier reg16.v(18) " "Verilog HDL syntax error at reg16.v(18) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1563264827537 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier reg16.v(19) " "Verilog HDL syntax error at reg16.v(19) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1563264827537 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "reg16 reg16.v(1) " "Ignored design unit \"reg16\" at reg16.v(1) due to previous errors" {  } { { "multiplePortRegister/synthesis/submodules/reg16.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/reg16.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1563264827537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/reg16.v 0 0 " "Found 0 design units, including 0 entities, in source file multipleportregister/synthesis/submodules/reg16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_onchip_memory2_0 " "Found entity 1: multiplePortRegister_onchip_memory2_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0 " "Found entity 1: multiplePortRegister_nios2_gen2_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: multiplePortRegister_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "6 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "7 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "8 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "9 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "10 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "11 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "12 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "13 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "14 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "15 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "16 multiplePortRegister_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: multiplePortRegister_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "17 multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: multiplePortRegister_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "18 multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: multiplePortRegister_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "19 multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: multiplePortRegister_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "20 multiplePortRegister_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: multiplePortRegister_nios2_gen2_0_cpu_nios2_oci" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""} { "Info" "ISGN_ENTITY_NAME" "21 multiplePortRegister_nios2_gen2_0_cpu " "Found entity 21: multiplePortRegister_nios2_gen2_0_cpu" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_nios2_gen2_0_cpu_test_bench " "Found entity 1: multiplePortRegister_nios2_gen2_0_cpu_test_bench" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipleportregister/synthesis/submodules/multipleportregister_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file multipleportregister/synthesis/submodules/multipleportregister_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplePortRegister_jtag_uart_0_sim_scfifo_w " "Found entity 1: multiplePortRegister_jtag_uart_0_sim_scfifo_w" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827673 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplePortRegister_jtag_uart_0_scfifo_w " "Found entity 2: multiplePortRegister_jtag_uart_0_scfifo_w" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827673 ""} { "Info" "ISGN_ENTITY_NAME" "3 multiplePortRegister_jtag_uart_0_sim_scfifo_r " "Found entity 3: multiplePortRegister_jtag_uart_0_sim_scfifo_r" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827673 ""} { "Info" "ISGN_ENTITY_NAME" "4 multiplePortRegister_jtag_uart_0_scfifo_r " "Found entity 4: multiplePortRegister_jtag_uart_0_scfifo_r" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827673 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplePortRegister_jtag_uart_0 " "Found entity 5: multiplePortRegister_jtag_uart_0" {  } { { "multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/multiplePortRegister/synthesis/submodules/multiplePortRegister_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563264827673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827673 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/output_files/qsys_component.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/qsys_component/output_files/qsys_component.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264827766 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563264829361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 16 12:43:49 2019 " "Processing ended: Tue Jul 16 12:43:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563264829361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563264829361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563264829361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264829361 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563264830045 ""}
