{
  "module_name": "def.h",
  "hash_id": "6d5015ac8df8e74da3ccb9fac5a832395afa857461dcf0d1232b1ca22337d6e7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192se/def.h",
  "human_readable_source": " \n \n\n#ifndef __REALTEK_92S_DEF_H__\n#define __REALTEK_92S_DEF_H__\n\n#define RX_MPDU_QUEUE\t\t\t\t0\n#define RX_CMD_QUEUE\t\t\t\t1\n\n#define SHORT_SLOT_TIME\t\t\t\t9\n#define NON_SHORT_SLOT_TIME\t\t\t20\n\n \n#define QSLT_BK\t\t\t\t\t0x2\n#define QSLT_BE\t\t\t\t\t0x0\n#define QSLT_VI\t\t\t\t\t0x5\n#define QSLT_VO\t\t\t\t\t0x6\n#define QSLT_BEACON\t\t\t\t0x10\n#define QSLT_HIGH\t\t\t\t0x11\n#define QSLT_MGNT\t\t\t\t0x12\n#define QSLT_CMD\t\t\t\t0x13\n\n \n#define TX_DESC_SIZE_RTL8192S\t\t\t(16 * 4)\n#define TX_CMDDESC_SIZE_RTL8192S\t\t(16 * 4)\n\n \n\n \nstatic inline void set_tx_desc_pkt_size(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, GENMASK(15, 0));\n}\n\nstatic inline void set_tx_desc_offset(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, GENMASK(23, 16));\n}\n\nstatic inline void set_tx_desc_last_seg(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(26));\n}\n\nstatic inline void set_tx_desc_first_seg(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(27));\n}\n\nstatic inline void set_tx_desc_linip(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(28));\n}\n\nstatic inline void set_tx_desc_own(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(31));\n}\n\nstatic inline u32 get_tx_desc_own(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(31));\n}\n\n \nstatic inline void set_tx_desc_macid(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 1), __val, GENMASK(4, 0));\n}\n\nstatic inline void set_tx_desc_queue_sel(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 1), __val, GENMASK(12, 8));\n}\n\nstatic inline void set_tx_desc_non_qos(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 1), __val, BIT(16));\n}\n\nstatic inline void set_tx_desc_sec_type(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 1), __val, GENMASK(23, 22));\n}\n\n \nstatic inline void\tset_tx_desc_rsvd_macid(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 2), __val, GENMASK(28, 24));\n}\n\nstatic inline void set_tx_desc_agg_enable(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 2), __val, BIT(29));\n}\n\n \nstatic inline void set_tx_desc_seq(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 3), __val, GENMASK(27, 16));\n}\n\n \nstatic inline void set_tx_desc_rts_rate(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, GENMASK(5, 0));\n}\n\nstatic inline void set_tx_desc_cts_enable(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(11));\n}\n\nstatic inline void set_tx_desc_rts_enable(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(12));\n}\n\nstatic inline void set_tx_desc_ra_brsr_id(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, GENMASK(15, 13));\n}\n\nstatic inline void set_tx_desc_txht(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(16));\n}\n\nstatic inline void set_tx_desc_tx_short(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(17));\n}\n\nstatic inline void set_tx_desc_tx_bandwidth(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(18));\n}\n\nstatic inline void set_tx_desc_tx_sub_carrier(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, GENMASK(20, 19));\n}\n\nstatic inline void set_tx_desc_rts_short(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(25));\n}\n\nstatic inline void set_tx_desc_rts_bandwidth(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(26));\n}\n\nstatic inline void set_tx_desc_rts_sub_carrier(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, GENMASK(28, 27));\n}\n\nstatic inline void set_tx_desc_rts_stbc(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, GENMASK(30, 29));\n}\n\nstatic inline void set_tx_desc_user_rate(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 4), __val, BIT(31));\n}\n\n \nstatic inline void set_tx_desc_packet_id(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 5), __val, GENMASK(8, 0));\n}\n\nstatic inline void set_tx_desc_tx_rate(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 5), __val, GENMASK(14, 9));\n}\n\nstatic inline void set_tx_desc_data_rate_fb_limit(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 5), __val, GENMASK(20, 16));\n}\n\n \nstatic inline void set_tx_desc_tx_buffer_size(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits((__pdesc + 7), __val, GENMASK(15, 0));\n}\n\n \nstatic inline void set_tx_desc_tx_buffer_address(__le32 *__pdesc, u32 __val)\n{\n\t*(__pdesc + 8) = cpu_to_le32(__val);\n}\n\nstatic inline u32 get_tx_desc_tx_buffer_address(__le32 *__pdesc)\n{\n\treturn le32_to_cpu(*((__pdesc + 8)));\n}\n\n \nstatic inline void set_tx_desc_next_desc_address(__le32 *__pdesc, u32 __val)\n{\n\t*(__pdesc + 9) = cpu_to_le32(__val);\n}\n\n \n#define\tTX_DESC_NEXT_DESC_OFFSET\t\t\t36\n#define CLEAR_PCI_TX_DESC_CONTENT(__pdesc, _size)\t\t\\\n\tmemset(__pdesc, 0, min_t(size_t, _size, TX_DESC_NEXT_DESC_OFFSET))\n\n \n#define RX_STATUS_DESC_SIZE\t\t\t\t24\n#define RX_DRV_INFO_SIZE_UNIT\t\t\t\t8\n\n \nstatic inline void set_rx_status_desc_pkt_len(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, GENMASK(13, 0));\n}\n\nstatic inline void set_rx_status_desc_eor(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(30));\n}\n\nstatic inline void set_rx_status_desc_own(__le32 *__pdesc, u32 __val)\n{\n\tle32p_replace_bits(__pdesc, __val, BIT(31));\n}\n\nstatic inline u32 get_rx_status_desc_pkt_len(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), GENMASK(13, 0));\n}\n\nstatic inline u32 get_rx_status_desc_crc32(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(14));\n}\n\nstatic inline u32 get_rx_status_desc_icv(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(15));\n}\n\nstatic inline u32 get_rx_status_desc_drvinfo_size(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), GENMASK(19, 16));\n}\n\nstatic inline u32 get_rx_status_desc_shift(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), GENMASK(25, 24));\n}\n\nstatic inline u32 get_rx_status_desc_phy_status(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(26));\n}\n\nstatic inline u32 get_rx_status_desc_swdec(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(27));\n}\n\nstatic inline u32 get_rx_status_desc_own(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc), BIT(31));\n}\n\n \nstatic inline u32 get_rx_status_desc_paggr(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 1), BIT(14));\n}\n\nstatic inline u32 get_rx_status_desc_faggr(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 1), BIT(15));\n}\n\n \nstatic inline u32 get_rx_status_desc_rx_mcs(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 3), GENMASK(5, 0));\n}\n\nstatic inline u32 get_rx_status_desc_rx_ht(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 3), BIT(6));\n}\n\nstatic inline u32 get_rx_status_desc_splcp(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 3), BIT(8));\n}\n\nstatic inline u32 get_rx_status_desc_bw(__le32 *__pdesc)\n{\n\treturn le32_get_bits(*(__pdesc + 3), BIT(9));\n}\n\n \nstatic inline u32 get_rx_status_desc_tsfl(__le32 *__pdesc)\n{\n\treturn le32_to_cpu(*((__pdesc + 5)));\n}\n\n \nstatic inline void set_rx_status__desc_buff_addr(__le32 *__pdesc, u32 __val)\n{\n\t*(__pdesc + 6) = cpu_to_le32(__val);\n}\n\nstatic inline u32 get_rx_status_desc_buff_addr(__le32 *__pdesc)\n{\n\treturn le32_to_cpu(*(__pdesc + 6));\n}\n\n#define SE_RX_HAL_IS_CCK_RATE(_pdesc)\\\n\t(get_rx_status_desc_rx_mcs(_pdesc) == DESC_RATE1M ||\t\\\n\t get_rx_status_desc_rx_mcs(_pdesc) == DESC_RATE2M ||\t\\\n\t get_rx_status_desc_rx_mcs(_pdesc) == DESC_RATE5_5M ||\\\n\t get_rx_status_desc_rx_mcs(_pdesc) == DESC_RATE11M)\n\nenum rf_optype {\n\tRF_OP_BY_SW_3WIRE = 0,\n\tRF_OP_BY_FW,\n\tRF_OP_MAX\n};\n\nenum ic_inferiority {\n\tIC_INFERIORITY_A = 0,\n\tIC_INFERIORITY_B = 1,\n};\n\nenum fwcmd_iotype {\n\t \n\tFW_CMD_DIG_ENABLE = 0,\n\tFW_CMD_DIG_DISABLE = 1,\n\tFW_CMD_DIG_HALT = 2,\n\tFW_CMD_DIG_RESUME = 3,\n\t \n\tFW_CMD_HIGH_PWR_ENABLE = 4,\n\tFW_CMD_HIGH_PWR_DISABLE = 5,\n\t \n\tFW_CMD_RA_RESET = 6,\n\tFW_CMD_RA_ACTIVE = 7,\n\tFW_CMD_RA_REFRESH_N = 8,\n\tFW_CMD_RA_REFRESH_BG = 9,\n\tFW_CMD_RA_INIT = 10,\n\t \n\tFW_CMD_IQK_INIT = 11,\n\t \n\tFW_CMD_TXPWR_TRACK_ENABLE = 12,\n\t \n\tFW_CMD_TXPWR_TRACK_DISABLE = 13,\n\t \n\tFW_CMD_TXPWR_TRACK_THERMAL = 14,\n\tFW_CMD_PAUSE_DM_BY_SCAN = 15,\n\tFW_CMD_RESUME_DM_BY_SCAN = 16,\n\tFW_CMD_RA_REFRESH_N_COMB = 17,\n\tFW_CMD_RA_REFRESH_BG_COMB = 18,\n\tFW_CMD_ANTENNA_SW_ENABLE = 19,\n\tFW_CMD_ANTENNA_SW_DISABLE = 20,\n\t \n\tFW_CMD_TX_FEEDBACK_CCX_ENABLE = 21,\n\t \n\tFW_CMD_LPS_ENTER = 22,\n\t \n\tFW_CMD_LPS_LEAVE = 23,\n\t \n\tFW_CMD_DIG_MODE_SS = 24,\n\t \n\tFW_CMD_DIG_MODE_FA = 25,\n\tFW_CMD_ADD_A2_ENTRY = 26,\n\tFW_CMD_CTRL_DM_BY_DRIVER = 27,\n\tFW_CMD_CTRL_DM_BY_DRIVER_NEW = 28,\n\tFW_CMD_PAPE_CONTROL = 29,\n\tFW_CMD_IQK_ENABLE = 30,\n};\n\n \nstruct  rx_fwinfo {\n\t \n\tu8 gain_trsw[4];\n\t \n\tu8 pwdb_all;\n\tu8 cfosho[4];\n\t \n\tu8 cfotail[4];\n\t \n\ts8 rxevm[2];\n\ts8 rxsnr[4];\n\t \n\tu8 pdsnr[2];\n\t \n\tu8 csi_current[2];\n\tu8 csi_target[2];\n\t \n\tu8 sigevm;\n\tu8 max_ex_pwr;\n\tu8 ex_intf_flag:1;\n\tu8 sgi_en:1;\n\tu8 rxsc:2;\n\tu8 reserve:4;\n};\n\nstruct phy_sts_cck_8192s_t {\n\tu8 adc_pwdb_x[4];\n\tu8 sq_rpt;\n\tu8 cck_agc_rpt;\n};\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}