;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-220
	SUB <13, <30
	SUB -8, -3
	SUB <0, @2
	CMP 3, 20
	ADD 216, 30
	JMN <3, 2
	SUB <0, @2
	ADD 210, 30
	SUB <83, @30
	ADD #200, <601
	SUB -138, 309
	DAT <0, #-9
	JMN <3, 2
	SUB @127, 106
	SUB <0, @2
	DJN 138, 301
	CMP <230, 830
	SLT -8, -3
	SUB <13, <30
	ADD 210, 30
	SUB -100, -120
	DJN -1, @-220
	SUB <0, @2
	SUB 12, @10
	SUB 210, 30
	DJN 138, 301
	SUB @-127, 100
	SUB -207, <-120
	SLT -8, -9
	SUB -207, <-120
	SUB @-156, 100
	SUB <13, <30
	SUB <83, @30
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMN <3, 2
	DJN -1, @-220
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SPL 0, <402
	SUB @-127, 100
	MOV -7, <-20
