
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.29000000000000000000;
2.29000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:23  109240.1      1.36     343.5    7809.8                          
    0:00:23  109240.1      1.36     343.5    7809.8                          
    0:00:23  109479.5      1.36     343.5    7809.8                          
    0:00:24  109718.9      1.36     343.5    7809.8                          
    0:00:24  109958.3      1.36     343.5    7809.8                          
    0:00:39  107333.7      0.63     104.5     580.3                          
    0:00:39  107333.7      0.63     104.5     580.3                          
    0:00:39  107333.7      0.63     104.5     580.3                          
    0:00:40  107333.9      0.63     104.5     580.3                          
    0:00:40  107333.9      0.63     104.5     580.3                          
    0:00:49   88114.6      0.62      72.2     114.9                          
    0:00:51   88073.7      0.59      69.8      98.2                          
    0:00:54   88075.5      0.57      67.5      81.0                          
    0:00:54   88088.0      0.56      66.1      74.2                          
    0:00:55   88093.1      0.54      65.1      70.9                          
    0:00:55   88103.2      0.51      64.3      67.6                          
    0:00:56   88110.6      0.50      63.7      63.2                          
    0:00:56   88118.1      0.51      63.1      52.9                          
    0:00:57   88127.7      0.49      62.5      49.4                          
    0:00:57   88137.8      0.47      61.7      46.0                          
    0:00:58   88151.1      0.47      60.9      46.0                          
    0:00:58   87682.6      0.47      60.9      46.0                          
    0:00:58   87682.6      0.47      60.9      46.0                          
    0:00:59   87675.5      0.47      60.9       3.3                          
    0:00:59   87676.3      0.47      60.9       0.0                          
    0:00:59   87676.3      0.47      60.9       0.0                          
    0:00:59   87676.3      0.47      60.9       0.0                          
    0:00:59   87676.3      0.47      60.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   87676.3      0.47      60.9       0.0                          
    0:00:59   87694.9      0.46      60.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87713.8      0.45      59.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87732.4      0.45      58.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87754.2      0.45      57.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87787.4      0.45      55.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   87811.7      0.44      53.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87825.8      0.44      52.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87846.0      0.44      50.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87873.6      0.43      49.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87911.7      0.41      48.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:00   87925.2      0.41      47.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87941.2      0.41      46.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87948.4      0.40      46.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87972.1      0.40      44.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87992.8      0.40      44.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88014.6      0.39      43.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88032.4      0.38      43.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:01   88040.1      0.38      43.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88056.6      0.38      42.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88080.8      0.37      42.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88106.6      0.37      40.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88117.0      0.37      40.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88134.6      0.37      40.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88145.5      0.36      40.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88160.4      0.36      39.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88174.5      0.36      39.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:02   88188.8      0.36      38.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88197.4      0.36      38.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88205.6      0.36      38.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88213.3      0.35      38.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88226.6      0.35      37.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88229.3      0.35      37.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88242.3      0.35      37.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88252.7      0.35      37.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88268.6      0.35      36.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88278.7      0.35      36.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88297.6      0.34      35.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88306.4      0.34      35.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88321.8      0.34      35.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88332.2      0.34      34.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88352.2      0.33      33.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88374.2      0.33      32.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88403.5      0.33      31.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88413.3      0.32      30.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88429.6      0.32      29.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88438.3      0.32      29.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88457.8      0.31      28.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88466.5      0.31      28.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88479.6      0.30      28.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88488.4      0.30      28.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88497.7      0.30      28.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:04   88505.1      0.30      27.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88515.0      0.30      27.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88518.4      0.30      27.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88527.5      0.30      27.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88537.3      0.30      27.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88554.6      0.29      27.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88567.9      0.29      27.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88574.5      0.29      26.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88587.6      0.29      26.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88598.5      0.29      26.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88611.8      0.29      25.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88624.5      0.28      25.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:05   88644.2      0.28      24.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88653.8      0.28      23.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88662.6      0.28      23.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88671.1      0.27      23.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88674.3      0.27      23.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88685.5      0.27      23.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:06   88700.9      0.26      22.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88704.1      0.26      22.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88710.5      0.26      21.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88720.0      0.26      21.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88721.4      0.26      21.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88728.3      0.25      21.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88739.5      0.25      21.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88746.4      0.25      20.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88756.5      0.25      20.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88762.9      0.25      20.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88767.1      0.25      20.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88779.1      0.24      20.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88793.2      0.24      20.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88801.2      0.24      19.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88809.4      0.24      19.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88815.8      0.24      19.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88820.1      0.24      19.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88821.4      0.23      19.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88835.0      0.23      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88841.6      0.23      19.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88857.0      0.23      19.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88858.6      0.23      19.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88868.2      0.23      18.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88881.2      0.23      18.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88886.8      0.23      18.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88895.1      0.22      17.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88900.1      0.22      17.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88909.7      0.22      17.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88916.1      0.22      16.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88922.5      0.22      16.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88931.2      0.21      16.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88933.1      0.21      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88939.2      0.21      16.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88948.0      0.21      16.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88957.0      0.21      15.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88957.0      0.21      15.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88960.8      0.21      15.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88968.5      0.21      15.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88979.7      0.20      15.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88982.9      0.20      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88981.3      0.20      14.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   88985.0      0.20      14.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   88994.6      0.19      14.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89002.0      0.19      14.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89016.4      0.19      14.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89017.4      0.19      14.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89024.9      0.19      13.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89028.6      0.19      13.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89035.8      0.19      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89038.7      0.19      13.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89043.0      0.19      13.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89058.4      0.18      13.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89060.3      0.18      13.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89072.8      0.18      13.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89079.7      0.18      13.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89084.7      0.18      12.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89087.4      0.18      12.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89092.2      0.18      12.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89101.5      0.18      12.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89103.9      0.18      12.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89108.7      0.18      12.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89115.9      0.18      12.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89122.8      0.18      11.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:11   89129.9      0.17      11.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89140.1      0.17      11.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89145.4      0.17      11.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89148.0      0.17      11.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89149.1      0.17      11.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89163.7      0.17      11.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89171.2      0.17      11.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89175.2      0.17      11.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89187.1      0.17      10.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89190.1      0.16      10.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89196.7      0.16      10.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89214.0      0.16      10.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89218.0      0.16      10.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89226.0      0.16      10.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89229.4      0.16      10.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89241.1      0.16      10.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89241.9      0.16      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89249.4      0.15      10.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89259.2      0.15      10.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89262.2      0.15       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89264.3      0.15       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89266.7      0.15       9.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89266.7      0.15       9.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89275.5      0.15       9.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89280.5      0.15       9.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89282.1      0.15       9.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89289.3      0.15       9.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89290.1      0.15       9.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89298.1      0.15       9.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89305.2      0.15       9.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89311.1      0.14       9.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89318.5      0.14       9.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89323.3      0.14       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89328.9      0.14       9.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89336.6      0.14       9.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89340.9      0.14       9.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89345.9      0.14       8.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89352.3      0.13       8.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89356.6      0.13       8.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89361.1      0.13       8.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89366.7      0.13       8.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89367.8      0.13       8.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89374.4      0.13       8.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89377.9      0.13       8.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89382.4      0.13       8.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89391.2      0.13       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89396.7      0.12       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89401.3      0.12       7.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89406.1      0.12       7.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89413.2      0.12       7.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89419.4      0.12       7.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89426.0      0.12       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89432.7      0.11       7.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89434.8      0.11       7.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89437.7      0.11       7.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89440.4      0.11       7.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89447.6      0.11       7.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89451.3      0.11       6.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89455.5      0.11       6.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89463.8      0.11       6.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89470.2      0.11       6.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89475.0      0.11       6.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89481.6      0.11       6.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89487.5      0.11       6.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   89489.0      0.11       6.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89493.8      0.10       6.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89498.9      0.10       6.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89502.3      0.10       6.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89506.3      0.10       6.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17   89515.1      0.10       6.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89525.2      0.10       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89529.2      0.10       5.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17   89534.5      0.10       5.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89540.1      0.10       5.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89543.0      0.10       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89550.5      0.09       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89552.9      0.09       5.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:17   89557.4      0.09       5.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89559.0      0.09       5.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89564.3      0.09       5.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89571.2      0.09       5.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89575.0      0.09       5.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89580.6      0.09       5.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89584.0      0.09       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89588.8      0.09       5.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89596.2      0.09       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89598.9      0.09       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89604.8      0.08       4.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89608.7      0.08       4.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89614.3      0.08       4.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:18   89623.6      0.08       4.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89629.2      0.08       4.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89636.1      0.08       4.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89641.2      0.08       4.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89644.9      0.08       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89648.1      0.08       4.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89654.0      0.07       4.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89656.9      0.07       4.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89659.3      0.07       4.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89668.9      0.07       4.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89671.8      0.07       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89677.4      0.07       3.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:19   89682.4      0.07       3.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89687.2      0.07       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89694.4      0.07       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89696.0      0.07       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89702.4      0.07       3.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89709.0      0.07       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89710.4      0.07       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89716.5      0.07       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89720.7      0.07       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89725.0      0.07       3.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89727.4      0.06       3.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89734.0      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89738.8      0.06       3.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89744.9      0.06       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89745.7      0.06       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89752.1      0.06       3.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89755.6      0.06       3.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89758.8      0.06       3.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89764.1      0.06       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:20   89769.7      0.06       3.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89773.9      0.06       3.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89780.6      0.06       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89787.5      0.06       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89789.9      0.06       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89794.7      0.06       3.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89801.6      0.06       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89804.8      0.06       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89811.2      0.06       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89817.8      0.05       2.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:21   89822.9      0.05       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89829.0      0.05       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89834.3      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89835.6      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89840.7      0.05       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89841.0      0.05       2.6       0.0                          
    0:01:23   89828.2      0.05       2.6       0.0                          
    0:01:23   89828.2      0.05       2.6       0.0                          
    0:01:23   89828.2      0.05       2.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89831.1      0.05       2.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89835.9      0.05       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89842.8      0.05       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89843.9      0.05       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89846.3      0.05       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89846.8      0.05       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89848.4      0.05       2.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:23   89851.9      0.05       2.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89860.7      0.05       2.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89864.6      0.05       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89866.5      0.05       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89875.0      0.05       2.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89885.1      0.05       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89886.5      0.05       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89892.6      0.05       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89893.9      0.05       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89906.4      0.05       2.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89910.7      0.05       1.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89914.6      0.05       1.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89921.6      0.05       1.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89924.8      0.05       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89925.3      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89927.7      0.04       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89928.5      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89933.8      0.04       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89940.7      0.04       1.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89943.6      0.04       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89945.8      0.04       1.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89945.8      0.04       1.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89948.7      0.04       1.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:25   89951.1      0.04       1.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:25   89951.6      0.04       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89955.6      0.04       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   89957.2      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89960.4      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89967.1      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89970.2      0.04       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89975.0      0.04       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89979.0      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:26   89985.1      0.04       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89987.5      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:26   89991.0      0.04       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:26   90005.4      0.04       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:26   90005.9      0.04       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90008.3      0.04       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:27   90009.3      0.04       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:27   90012.0      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90012.8      0.04       1.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90014.4      0.03       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   90020.3      0.03       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90023.7      0.03       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90028.0      0.03       1.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90031.4      0.03       1.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:27   90036.5      0.03       1.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:27   90036.5      0.03       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90037.8      0.03       1.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90042.6      0.03       1.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90043.4      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90046.6      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90047.1      0.03       1.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:28   90050.0      0.03       1.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90054.0      0.03       1.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   90056.4      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:28   90060.2      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:28   90063.3      0.03       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90064.1      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90067.6      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90067.1      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90069.7      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90072.1      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:29   90074.2      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29   90074.2      0.03       0.9       0.0                          
    0:01:29   90074.2      0.03       0.9       0.0                          
    0:01:33   89684.0      0.08       1.0       0.0                          
    0:01:33   89645.2      0.08       1.0       0.0                          
    0:01:34   89631.9      0.08       1.1       0.0                          
    0:01:34   89630.3      0.08       1.1       0.0                          
    0:01:34   89629.2      0.08       1.1       0.0                          
    0:01:34   89629.2      0.08       1.1       0.0                          
    0:01:35   89633.0      0.03       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89646.0      0.03       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89646.8      0.03       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89653.2      0.03       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89655.8      0.03       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89656.6      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89656.9      0.02       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89664.6      0.02       0.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89670.2      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89672.6      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:36   89675.8      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89677.6      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89684.3      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:36   89685.4      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89697.6      0.02       0.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89699.2      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89699.2      0.02       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89702.4      0.02       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89705.3      0.02       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89705.3      0.02       0.6       0.0                          
    0:01:37   89619.9      0.04       0.8       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89613.0      0.04       0.7       0.0                          
    0:01:37   89617.8      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89621.3      0.02       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89646.5      0.02       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89648.9      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89652.9      0.02       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89660.1      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89663.3      0.02       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89663.8      0.02       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   89664.6      0.02       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89670.2      0.02       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89673.9      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89675.8      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89680.3      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89682.4      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89692.8      0.02       0.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39   89693.6      0.02       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89697.1      0.02       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89699.7      0.02       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89699.7      0.02       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89700.5      0.02       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89698.1      0.02       0.3       0.0                          
    0:01:40   89656.9      0.02       0.3       0.0                          
    0:01:40   89613.0      0.02       0.3       0.0                          
    0:01:40   89574.4      0.02       0.3       0.0                          
    0:01:40   89529.7      0.02       0.3       0.0                          
    0:01:40   89486.7      0.02       0.3       0.0                          
    0:01:40   89441.2      0.02       0.3       0.0                          
    0:01:40   89380.8      0.02       0.3       0.0                          
    0:01:41   89335.3      0.02       0.3       0.0                          
    0:01:41   89293.5      0.02       0.3       0.0                          
    0:01:41   89246.5      0.02       0.3       0.0                          
    0:01:41   89145.9      0.02       0.3       0.0                          
    0:01:41   89045.4      0.02       0.3       0.0                          
    0:01:42   88944.8      0.02       0.3       0.0                          
    0:01:42   88844.3      0.02       0.3       0.0                          
    0:01:43   88740.8      0.02       0.3       0.0                          
    0:01:43   88611.5      0.02       0.4       0.0                          
    0:01:44   88477.5      0.02       0.4       0.0                          
    0:01:44   88470.3      0.02       0.4       0.0                          
    0:01:44   88446.3      0.02       0.4       0.0                          
    0:01:44   88444.5      0.02       0.4       0.0                          
    0:01:44   88443.7      0.02       0.4       0.0                          
    0:01:44   88312.8      0.02       0.4       0.0                          
    0:01:45   88119.7      0.02       0.4       0.0                          
    0:01:45   87926.6      0.02       0.4       0.0                          
    0:01:45   87866.7      0.02       0.4       0.0                          
    0:01:46   87865.9      0.02       0.4       0.0                          
    0:01:46   87864.3      0.02       0.4       0.0                          
    0:01:48   87860.9      0.02       0.4       0.0                          
    0:01:50   87848.9      0.02       0.4       0.0                          
    0:01:51   87847.8      0.02       0.4       0.0                          
    0:01:51   87827.1      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87825.8      0.10       0.7       0.0                          
    0:01:51   87830.5      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87831.9      0.02       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87834.3      0.02       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:51   87835.3      0.02       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87843.8      0.02       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52   87850.5      0.02       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87858.7      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87861.4      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   87864.1      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52   87869.6      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:52   87872.3      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:52   87875.2      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87875.5      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87882.1      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:53   87888.0      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87891.2      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:53   87892.0      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53   87892.8      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:53   87894.1      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87895.4      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87897.3      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87900.5      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   87905.3      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87911.4      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54   87911.7      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87916.2      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87918.1      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87920.2      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:54   87927.1      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:54   87927.9      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   87933.2      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87932.4      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55   87940.9      0.01       0.1       0.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:55   87943.6      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87946.0      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87952.1      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87953.7      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87956.4      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87958.8      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:55   87958.5      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87958.5      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87961.4      0.00       0.0       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:01:56   87964.1      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87965.4      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   87967.5      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87969.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87971.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56   87973.1      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56   87974.7      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:23:47 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              43766.842305
Buf/Inv area:                     5411.504030
Noncombinational area:           44207.868486
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 87974.710791
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:23:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  21.1219 mW   (92%)
  Net Switching Power  =   1.7683 mW    (8%)
                         ---------
Total Dynamic Power    =  22.8902 mW  (100%)

Cell Leakage Power     =   1.7173 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0046e+04          226.2327        7.3655e+05        2.1009e+04  (  85.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0758e+03        1.5420e+03        9.8076e+05        3.5986e+03  (  14.62%)
--------------------------------------------------------------------------------------------------
Total          2.1122e+04 uW     1.7683e+03 uW     1.7173e+06 nW     2.4608e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:23:51 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[4].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[13]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out_tri[13]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[4].path/Mat_a_Mem/Mem/data_out[13] (memory_b20_SIZE12_LOGSIZE4_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/Mat_a_Mem/data_out[13] (seqMemory_b20_SIZE12_16)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/in0[13] (mac_b20_g1_8)        0.00       0.22 f
  path/genblk1[4].path/path/mult_21/a[13] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[4].path/path/mult_21/U1169/ZN (XNOR2_X1)
                                                          0.08       0.30 f
  path/genblk1[4].path/path/mult_21/U1168/Z (BUF_X4)      0.06       0.36 f
  path/genblk1[4].path/path/mult_21/U1604/ZN (OAI22_X1)
                                                          0.08       0.44 r
  path/genblk1[4].path/path/mult_21/U408/S (HA_X1)        0.09       0.53 r
  path/genblk1[4].path/path/mult_21/U405/S (FA_X1)        0.12       0.65 f
  path/genblk1[4].path/path/mult_21/U403/S (FA_X1)        0.13       0.79 r
  path/genblk1[4].path/path/mult_21/U402/S (FA_X1)        0.11       0.90 f
  path/genblk1[4].path/path/mult_21/U1594/ZN (NAND2_X1)
                                                          0.04       0.94 r
  path/genblk1[4].path/path/mult_21/U1207/ZN (INV_X1)     0.03       0.96 f
  path/genblk1[4].path/path/mult_21/U1611/ZN (AOI21_X1)
                                                          0.05       1.02 r
  path/genblk1[4].path/path/mult_21/U1759/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[4].path/path/mult_21/U1166/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[4].path/path/mult_21/U1758/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[4].path/path/mult_21/U1710/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[4].path/path/mult_21/U1833/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[4].path/path/mult_21/U1196/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[4].path/path/mult_21/U1709/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[4].path/path/mult_21/U1185/ZN (AOI21_X1)
                                                          0.04       1.31 r
  path/genblk1[4].path/path/mult_21/U1187/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[4].path/path/mult_21/U1806/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[4].path/path/mult_21/U1805/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[4].path/path/mult_21/U1167/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[4].path/path/mult_21/U1832/ZN (OAI21_X1)
                                                          0.04       1.50 f
  path/genblk1[4].path/path/mult_21/U1074/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[4].path/path/mult_21/U994/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[4].path/path/mult_21/U1005/ZN (NAND2_X1)
                                                          0.04       1.61 r
  path/genblk1[4].path/path/mult_21/U1008/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[4].path/path/mult_21/U1092/ZN (NAND2_X1)
                                                          0.04       1.69 r
  path/genblk1[4].path/path/mult_21/U1043/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[4].path/path/mult_21/U1104/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[4].path/path/mult_21/U995/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[4].path/path/mult_21/U998/ZN (NAND2_X1)
                                                          0.04       1.83 r
  path/genblk1[4].path/path/mult_21/U992/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[4].path/path/mult_21/U1121/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[4].path/path/mult_21/U1122/ZN (NAND3_X1)
                                                          0.04       1.95 f
  path/genblk1[4].path/path/mult_21/U1127/ZN (NAND2_X1)
                                                          0.03       1.98 r
  path/genblk1[4].path/path/mult_21/U1114/ZN (NAND3_X1)
                                                          0.04       2.02 f
  path/genblk1[4].path/path/mult_21/U1131/ZN (NAND2_X1)
                                                          0.04       2.06 r
  path/genblk1[4].path/path/mult_21/U1134/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[4].path/path/mult_21/U1154/ZN (NAND2_X1)
                                                          0.03       2.13 r
  path/genblk1[4].path/path/mult_21/U1156/ZN (NAND3_X1)
                                                          0.04       2.17 f
  path/genblk1[4].path/path/mult_21/U1158/ZN (NAND2_X1)
                                                          0.03       2.20 r
  path/genblk1[4].path/path/mult_21/U1140/ZN (AND3_X1)
                                                          0.05       2.25 r
  path/genblk1[4].path/path/mult_21/product[39] (mac_b20_g1_8_DW_mult_tc_1)
                                                          0.00       2.25 r
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.29       2.29
  clock network delay (ideal)                             0.00       2.29
  path/genblk1[4].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.29 r
  library setup time                                     -0.03       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
