{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666379031402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666379031402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 16:03:51 2022 " "Processing started: Fri Oct 21 16:03:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666379031402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379031402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sender -c sender " "Command: quartus_map --read_settings_files=on --write_settings_files=off sender -c sender" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379031402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666379031817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666379031817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_ic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sender_ic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sender_ic " "Found entity 1: sender_ic" {  } { { "sender_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379041875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379041875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write WRITE sender_control.v(13) " "Verilog HDL Declaration information at sender_control.v(13): object \"write\" differs only in case from object \"WRITE\" in the same scope" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666379041878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sender_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender_control " "Found entity 1: sender_control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379041878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379041878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Request REQUEST sender.v(9) " "Verilog HDL Declaration information at sender.v(9): object \"Request\" differs only in case from object \"REQUEST\" in the same scope" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666379041880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sender.v 1 1 " "Found 1 design units, including 1 entities, in source file sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379041880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379041880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379042448 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/mem.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379042448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sender_ic " "Elaborating entity \"sender_ic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666379042495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:inst2 " "Elaborating entity \"sender\" for hierarchy \"sender:inst2\"" {  } { { "sender_ic.bdf" "inst2" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { -112 312 520 32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender.v(26) " "Verilog HDL assignment warning at sender.v(26): truncated value with size 32 to match size of target (4)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sender.v(58) " "Verilog HDL assignment warning at sender.v(58): truncated value with size 32 to match size of target (1)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender.v(59) " "Verilog HDL assignment warning at sender.v(59): truncated value with size 32 to match size of target (4)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_counter sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"next_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ready sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"Ready\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Request sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"Request\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataOut sender.v(29) " "Verilog HDL Always Construct warning at sender.v(29): inferring latch(es) for variable \"DataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] sender.v(29) " "Inferred latch for \"DataOut\[0\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] sender.v(29) " "Inferred latch for \"DataOut\[1\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] sender.v(29) " "Inferred latch for \"DataOut\[2\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] sender.v(29) " "Inferred latch for \"DataOut\[3\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] sender.v(29) " "Inferred latch for \"DataOut\[4\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] sender.v(29) " "Inferred latch for \"DataOut\[5\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] sender.v(29) " "Inferred latch for \"DataOut\[6\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] sender.v(29) " "Inferred latch for \"DataOut\[7\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[8\] sender.v(29) " "Inferred latch for \"DataOut\[8\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[9\] sender.v(29) " "Inferred latch for \"DataOut\[9\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[10\] sender.v(29) " "Inferred latch for \"DataOut\[10\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[11\] sender.v(29) " "Inferred latch for \"DataOut\[11\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[12\] sender.v(29) " "Inferred latch for \"DataOut\[12\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[13\] sender.v(29) " "Inferred latch for \"DataOut\[13\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[14\] sender.v(29) " "Inferred latch for \"DataOut\[14\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[15\] sender.v(29) " "Inferred latch for \"DataOut\[15\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Request sender.v(29) " "Inferred latch for \"Request\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ready sender.v(29) " "Inferred latch for \"Ready\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] sender.v(29) " "Inferred latch for \"next_counter\[0\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] sender.v(29) " "Inferred latch for \"next_counter\[1\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] sender.v(29) " "Inferred latch for \"next_counter\[2\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] sender.v(29) " "Inferred latch for \"next_counter\[3\]\" at sender.v(29)" {  } { { "sender.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender_control sender_control:inst " "Elaborating entity \"sender_control\" for hierarchy \"sender_control:inst\"" {  } { { "sender_ic.bdf" "inst" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 56 280 528 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(44) " "Verilog HDL assignment warning at sender_control.v(44): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(54) " "Verilog HDL assignment warning at sender_control.v(54): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sender_control.v(56) " "Verilog HDL assignment warning at sender_control.v(56): truncated value with size 32 to match size of target (1)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Address sender_control.v(57) " "Verilog HDL Always Construct warning at sender_control.v(57): variable \"Address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(57) " "Verilog HDL assignment warning at sender_control.v(57): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memDataIn sender_control.v(58) " "Verilog HDL Always Construct warning at sender_control.v(58): variable \"memDataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(67) " "Verilog HDL assignment warning at sender_control.v(67): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sender_control.v(76) " "Verilog HDL assignment warning at sender_control.v(76): truncated value with size 32 to match size of target (4)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_counter sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"next_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Transmit sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"Transmit\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteEnable sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"WriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Address sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"Address\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memDataIn sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"memDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdrDataIn sender_control.v(48) " "Verilog HDL Always Construct warning at sender_control.v(48): inferring latch(es) for variable \"sdrDataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[0\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[0\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[1\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[1\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[2\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[2\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[3\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[3\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[4\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[4\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[5\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[5\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[6\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[6\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[7\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[7\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[8\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[8\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[9\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[9\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[10\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[10\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[11\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[11\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[12\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[12\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[13\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[13\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[14\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[14\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdrDataIn\[15\] sender_control.v(48) " "Inferred latch for \"sdrDataIn\[15\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[0\] sender_control.v(48) " "Inferred latch for \"memDataIn\[0\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[1\] sender_control.v(48) " "Inferred latch for \"memDataIn\[1\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[2\] sender_control.v(48) " "Inferred latch for \"memDataIn\[2\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[3\] sender_control.v(48) " "Inferred latch for \"memDataIn\[3\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[4\] sender_control.v(48) " "Inferred latch for \"memDataIn\[4\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[5\] sender_control.v(48) " "Inferred latch for \"memDataIn\[5\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[6\] sender_control.v(48) " "Inferred latch for \"memDataIn\[6\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[7\] sender_control.v(48) " "Inferred latch for \"memDataIn\[7\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[8\] sender_control.v(48) " "Inferred latch for \"memDataIn\[8\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[9\] sender_control.v(48) " "Inferred latch for \"memDataIn\[9\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[10\] sender_control.v(48) " "Inferred latch for \"memDataIn\[10\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[11\] sender_control.v(48) " "Inferred latch for \"memDataIn\[11\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[12\] sender_control.v(48) " "Inferred latch for \"memDataIn\[12\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[13\] sender_control.v(48) " "Inferred latch for \"memDataIn\[13\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[14\] sender_control.v(48) " "Inferred latch for \"memDataIn\[14\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memDataIn\[15\] sender_control.v(48) " "Inferred latch for \"memDataIn\[15\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] sender_control.v(48) " "Inferred latch for \"Address\[0\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] sender_control.v(48) " "Inferred latch for \"Address\[1\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] sender_control.v(48) " "Inferred latch for \"Address\[2\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] sender_control.v(48) " "Inferred latch for \"Address\[3\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteEnable sender_control.v(48) " "Inferred latch for \"WriteEnable\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Transmit sender_control.v(48) " "Inferred latch for \"Transmit\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[0\] sender_control.v(48) " "Inferred latch for \"next_counter\[0\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[1\] sender_control.v(48) " "Inferred latch for \"next_counter\[1\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[2\] sender_control.v(48) " "Inferred latch for \"next_counter\[2\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_counter\[3\] sender_control.v(48) " "Inferred latch for \"next_counter\[3\]\" at sender_control.v(48)" {  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042512 "|sender_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:inst1 " "Elaborating entity \"mem\" for hierarchy \"mem:inst1\"" {  } { { "sender_ic.bdf" "inst1" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 256 296 512 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "altsyncram_component" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:inst1\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sender.mif " "Parameter \"init_file\" = \"sender.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379042663 ""}  } { { "mem.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666379042663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utt3 " "Found entity 1: altsyncram_utt3" {  } { { "db/altsyncram_utt3.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_utt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379042710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utt3 mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated " "Elaborating entity \"altsyncram_utt3\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cr2 " "Found entity 1: altsyncram_4cr2" {  } { { "db/altsyncram_4cr2.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_4cr2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379042797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379042797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cr2 mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|altsyncram_4cr2:altsyncram1 " "Elaborating entity \"altsyncram_4cr2\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|altsyncram_4cr2:altsyncram1\"" {  } { { "db/altsyncram_utt3.tdf" "altsyncram1" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_utt3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_utt3.tdf" "mgl_prim2" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_utt3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379042989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_utt3.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_utt3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379043004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666379043004 ""}  } { { "db/altsyncram_utt3.tdf" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/altsyncram_utt3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666379043004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379043170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379043314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mem:inst1\|altsyncram:altsyncram_component\|altsyncram_utt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379043456 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666379043719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.21.16:04:08 Progress: Loading sld080cbc39/alt_sld_fab_wrapper_hw.tcl " "2022.10.21.16:04:08 Progress: Loading sld080cbc39/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379048033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379050978 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379051116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054444 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379054607 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666379055334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld080cbc39/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld080cbc39/alt_sld_fab.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055824 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/db/ip/sld080cbc39/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666379055910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379055910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sender_control:inst\|Address\[0\] " "Latch sender_control:inst\|Address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write " "Ports D and ENA on the latch are fed by the same signal write" {  } { { "sender_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 128 40 208 144 "write" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666379057835 ""}  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sender_control:inst\|Address\[1\] " "Latch sender_control:inst\|Address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write " "Ports D and ENA on the latch are fed by the same signal write" {  } { { "sender_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 128 40 208 144 "write" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666379057835 ""}  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sender_control:inst\|Address\[2\] " "Latch sender_control:inst\|Address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write " "Ports D and ENA on the latch are fed by the same signal write" {  } { { "sender_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 128 40 208 144 "write" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666379057835 ""}  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sender_control:inst\|Address\[3\] " "Latch sender_control:inst\|Address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write " "Ports D and ENA on the latch are fed by the same signal write" {  } { { "sender_ic.bdf" "" { Schematic "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_ic.bdf" { { 128 40 208 144 "write" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666379057835 ""}  } { { "sender_control.v" "" { Text "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/sender_control.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666379057835 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379058022 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666379058509 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666379058509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379058655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/output_files/sender.map.smsg " "Generated suppressed messages file C:/Users/Leon/Desktop/universidade/PCID/projetos/projeto01/sender/output_files/sender.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379059376 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666379060099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666379060099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "412 " "Implemented 412 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666379060209 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666379060209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "353 " "Implemented 353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666379060209 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666379060209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666379060209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666379060256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 16:04:20 2022 " "Processing ended: Fri Oct 21 16:04:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666379060256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666379060256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666379060256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666379060256 ""}
