$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
0%
1&
b000000000 '
b00000000 (
b00000000 )
0*
1+
b000000000 ,
#1000
b00011110 #
b00110110 $
1%
0&
b00011110 (
b00110110 )
1*
0+
#2000
1&
b001010100 '
1+
b001010100 ,
#3000
b01000001 #
b00101010 $
0&
b01000001 (
b00101010 )
0+
#4000
1&
b001101011 '
1+
b001101011 ,
#5000
b00011001 #
b00001011 $
0&
b00011001 (
b00001011 )
0+
#6000
1&
b000100100 '
1+
b000100100 ,
#7000
b00101100 #
b01010001 $
0&
b00101100 (
b01010001 )
0+
#8000
1&
b001111101 '
1+
b001111101 ,
#9000
b00011101 #
b01000001 $
0&
b00011101 (
b01000001 )
0+
#10000
1&
b001011110 '
1+
b001011110 ,
#11000
b00000011 #
b00100010 $
0&
b00000011 (
b00100010 )
0+
#12000
1&
b000100101 '
1+
b000100101 ,
#13000
b00010110 #
b01011001 $
0&
b00010110 (
b01011001 )
0+
#14000
1&
b001101111 '
1+
b001101111 ,
#15000
b01011100 #
b00011111 $
0&
b01011100 (
b00011111 )
0+
#16000
1&
b001111011 '
1+
b001111011 ,
#17000
b00000100 #
b01011110 $
0&
b00000100 (
b01011110 )
0+
#18000
1&
b001100010 '
1+
b001100010 ,
#19000
b00001101 #
b01011011 $
0&
b00001101 (
b01011011 )
0+
#20000
#20001
