<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › amd_nb.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>amd_nb.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Shared support code for AMD K8 northbridges and derivates.</span>
<span class="cm"> * Copyright 2006 Andi Kleen, SUSE Labs. Subject to GPLv2.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;asm/amd_nb.h&gt;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="o">*</span><span class="n">flush_words</span><span class="p">;</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">amd_nb_misc_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_K8_NB_MISC</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_10H_NB_MISC</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F3</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">amd_nb_misc_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">amd_nb_link_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_AMD_15H_NB_F4</span><span class="p">)</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">amd_nb_bus_dev_range</span> <span class="n">amd_nb_bus_dev_ranges</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">amd_northbridge_info</span> <span class="n">amd_northbridges</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">amd_northbridges</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="nf">next_northbridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ids</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">dev</span> <span class="o">=</span> <span class="n">pci_get_device</span><span class="p">(</span><span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_match_id</span><span class="p">(</span><span class="n">ids</span><span class="p">,</span> <span class="n">dev</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">dev</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">amd_cache_northbridges</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">misc</span><span class="p">,</span> <span class="o">*</span><span class="n">link</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_nb_num</span><span class="p">())</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">misc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">misc</span> <span class="o">=</span> <span class="n">next_northbridge</span><span class="p">(</span><span class="n">misc</span><span class="p">,</span> <span class="n">amd_nb_misc_ids</span><span class="p">))</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">nb</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_northbridge</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nb</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">nb</span> <span class="o">=</span> <span class="n">nb</span><span class="p">;</span>
	<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">num</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">link</span> <span class="o">=</span> <span class="n">misc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">!=</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">=</span> <span class="n">misc</span> <span class="o">=</span>
			<span class="n">next_northbridge</span><span class="p">(</span><span class="n">misc</span><span class="p">,</span> <span class="n">amd_nb_misc_ids</span><span class="p">);</span>
		<span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">link</span> <span class="o">=</span> <span class="n">link</span> <span class="o">=</span>
			<span class="n">next_northbridge</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">amd_nb_link_ids</span><span class="p">);</span>
        <span class="p">}</span>

	<span class="cm">/* some CPU families (e.g. family 0x11) do not support GART */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0xf</span> <span class="o">||</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x10</span> <span class="o">||</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span>
		<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AMD_NB_GART</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Some CPU families support L3 Cache Index Disable. There are some</span>
<span class="cm">	 * limitations because of E382 and E388 on family 0x10.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x10</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">&gt;=</span> <span class="mh">0x8</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">&gt;</span> <span class="mh">0x9</span> <span class="o">||</span>
	     <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_mask</span> <span class="o">&gt;=</span> <span class="mh">0x1</span><span class="p">))</span>
		<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span>
		<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AMD_NB_L3_INDEX_DISABLE</span><span class="p">;</span>

	<span class="cm">/* L3 cache partitioning is supported on family 0x15 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mh">0x15</span><span class="p">)</span>
		<span class="n">amd_northbridges</span><span class="p">.</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">amd_cache_northbridges</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Ignores subdevice/subvendor but as far as I can figure out</span>
<span class="cm"> * they&#39;re useless anyways</span>
<span class="cm"> */</span>
<span class="n">bool</span> <span class="n">__init</span> <span class="nf">early_is_amd_nb</span><span class="p">(</span><span class="n">u32</span> <span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vendor</span> <span class="o">=</span> <span class="n">device</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="n">device</span> <span class="o">&gt;&gt;=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">id</span> <span class="o">=</span> <span class="n">amd_nb_misc_ids</span><span class="p">;</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="p">;</span> <span class="n">id</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">&amp;&amp;</span> <span class="n">device</span> <span class="o">==</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="nf">amd_get_mmconfig_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">address</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">,</span> <span class="n">msr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">segn_busn_bits</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">!=</span> <span class="n">X86_VENDOR_AMD</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* assume all cpus from fam10h have mmconfig */</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">&lt;</span> <span class="mh">0x10</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">address</span> <span class="o">=</span> <span class="n">MSR_FAM10H_MMIO_CONF_BASE</span><span class="p">;</span>
	<span class="n">rdmsrl</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="n">msr</span><span class="p">);</span>

	<span class="cm">/* mmconfig is not enabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">FAM10H_MMIO_CONF_ENABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">msr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">FAM10H_MMIO_CONF_BASE_MASK</span><span class="o">&lt;&lt;</span><span class="n">FAM10H_MMIO_CONF_BASE_SHIFT</span><span class="p">);</span>

	<span class="n">segn_busn_bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&gt;&gt;</span> <span class="n">FAM10H_MMIO_CONF_BUSRANGE_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span>
			 <span class="n">FAM10H_MMIO_CONF_BUSRANGE_MASK</span><span class="p">;</span>

	<span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">;</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">res</span><span class="o">-&gt;</span><span class="n">end</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="p">(</span><span class="mi">1ULL</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">segn_busn_bits</span> <span class="o">+</span> <span class="mi">20</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">amd_get_subcaches</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">link</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">amd_get_nb_id</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cuid</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="mh">0x1d4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mask</span><span class="p">);</span>

	<span class="n">cuid</span> <span class="o">=</span> <span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">).</span><span class="n">compute_unit_id</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">cuid</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">amd_set_subcaches</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reset</span><span class="p">,</span> <span class="n">ban</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_northbridge</span> <span class="o">*</span><span class="n">nb</span> <span class="o">=</span> <span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">amd_get_nb_id</span><span class="p">(</span><span class="n">cpu</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cuid</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_L3_PARTITIONING</span><span class="p">)</span> <span class="o">||</span> <span class="n">mask</span> <span class="o">&gt;</span> <span class="mh">0xf</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* if necessary, collect reset state of L3 partitioning and BAN mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reset</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="mh">0x1d4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reset</span><span class="p">);</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ban</span><span class="p">);</span>
		<span class="n">ban</span> <span class="o">&amp;=</span> <span class="mh">0x180000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* deactivate BAN mode if any subcaches are to be disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">!=</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x180000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">cuid</span> <span class="o">=</span> <span class="n">cpu_data</span><span class="p">(</span><span class="n">cpu</span><span class="p">).</span><span class="n">compute_unit_id</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&lt;&lt;=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">cuid</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0xf</span> <span class="o">^</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cuid</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">;</span>

	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="mh">0x1d4</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* reset BAN mode if L3 partitioning returned to reset state */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">,</span> <span class="mh">0x1d4</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="n">reset</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x180000</span><span class="p">;</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">nb</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="n">ban</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_cache_gart</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">;</span>

       <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_GART</span><span class="p">))</span>
               <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

       <span class="n">flush_words</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">amd_nb_num</span><span class="p">()</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
       <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">flush_words</span><span class="p">)</span> <span class="p">{</span>
               <span class="n">amd_northbridges</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AMD_NB_GART</span><span class="p">;</span>
               <span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
       <span class="p">}</span>

       <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">!=</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
               <span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x9c</span><span class="p">,</span>
                                     <span class="o">&amp;</span><span class="n">flush_words</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

       <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">amd_flush_garts</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">flushed</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">gart_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_nb_has_feature</span><span class="p">(</span><span class="n">AMD_NB_GART</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Avoid races between AGP and IOMMU. In theory it&#39;s not needed</span>
<span class="cm">	   but I&#39;m not sure if the hardware won&#39;t lose flush requests</span>
<span class="cm">	   when another is pending. This whole thing is so expensive anyways</span>
<span class="cm">	   that it doesn&#39;t matter to serialize more. -AK */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gart_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">flushed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span> <span class="mh">0x9c</span><span class="p">,</span>
				       <span class="n">flush_words</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">flushed</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_nb_num</span><span class="p">();</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">w</span><span class="p">;</span>
		<span class="cm">/* Make sure the hardware actually executed the flush*/</span>
		<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
			<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">node_to_amd_nb</span><span class="p">(</span><span class="n">i</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">misc</span><span class="p">,</span>
					      <span class="mh">0x9c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">w</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">w</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">cpu_relax</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gart_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">flushed</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;nothing to flush?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">amd_flush_garts</span><span class="p">);</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">init_amd_nbs</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">amd_cache_northbridges</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;AMD NB: Cannot enumerate AMD northbridges.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_cache_gart</span><span class="p">()</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;AMD NB: Cannot initialize GART flush words, &quot;</span>
		       <span class="s">&quot;GART support disabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* This has to go after the PCI subsystem */</span>
<span class="n">fs_initcall</span><span class="p">(</span><span class="n">init_amd_nbs</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
