\hypertarget{union_p_o_r_t___p_i_n_c_f_g___type}{}\doxysection{PORT\+\_\+\+PINCFG\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___p_i_n_c_f_g___type}\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a78d0843668295f889491375a48a20b02}{PMUXEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_ac7c4c6adc52ec6202256541a8bc6cd14}{INEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a1b7f25c80f854d89aa27949be6fa21ef}{PULLEN}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_ae3f0dff7c8eae1f654e16baa6f491335}{\_\_pad0\_\_}}:3\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_aefbca9c3d99930cd39c1f1675123e229}{DRVSTR}}:1\\
\>uint8\_t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_a909a9ae34d78d15b68d2983d6a87651a}{\_\_pad1\_\_}}:1\\
\} \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_afb14a3fb5ff2221e13f465691f655877}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_p_o_r_t___p_i_n_c_f_g___type_ab2d12324ff8e606b076d3f7fca4c554d}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_ae3f0dff7c8eae1f654e16baa6f491335}\label{union_p_o_r_t___p_i_n_c_f_g___type_ae3f0dff7c8eae1f654e16baa6f491335}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 3.. 5 Reserved ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a909a9ae34d78d15b68d2983d6a87651a}\label{union_p_o_r_t___p_i_n_c_f_g___type_a909a9ae34d78d15b68d2983d6a87651a}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 7 Reserved ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_afb14a3fb5ff2221e13f465691f655877}\label{union_p_o_r_t___p_i_n_c_f_g___type_afb14a3fb5ff2221e13f465691f655877}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+PINCFG\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_aefbca9c3d99930cd39c1f1675123e229}\label{union_p_o_r_t___p_i_n_c_f_g___type_aefbca9c3d99930cd39c1f1675123e229}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!DRVSTR@{DRVSTR}}
\index{DRVSTR@{DRVSTR}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{DRVSTR}{DRVSTR}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+DRVSTR}

bit\+: 6 Output Driver Strength Selection ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_ac7c4c6adc52ec6202256541a8bc6cd14}\label{union_p_o_r_t___p_i_n_c_f_g___type_ac7c4c6adc52ec6202256541a8bc6cd14}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!INEN@{INEN}}
\index{INEN@{INEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{INEN}{INEN}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+INEN}

bit\+: 1 Input Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a78d0843668295f889491375a48a20b02}\label{union_p_o_r_t___p_i_n_c_f_g___type_a78d0843668295f889491375a48a20b02}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!PMUXEN@{PMUXEN}}
\index{PMUXEN@{PMUXEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{PMUXEN}{PMUXEN}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+PMUXEN}

bit\+: 0 Peripheral Multiplexer Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_a1b7f25c80f854d89aa27949be6fa21ef}\label{union_p_o_r_t___p_i_n_c_f_g___type_a1b7f25c80f854d89aa27949be6fa21ef}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!PULLEN@{PULLEN}}
\index{PULLEN@{PULLEN}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{PULLEN}{PULLEN}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::\+PULLEN}

bit\+: 2 Pull Enable ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___p_i_n_c_f_g___type_ab2d12324ff8e606b076d3f7fca4c554d}\label{union_p_o_r_t___p_i_n_c_f_g___type_ab2d12324ff8e606b076d3f7fca4c554d}} 
\index{PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_PINCFG\_Type@{PORT\_PINCFG\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t PORT\+\_\+\+PINCFG\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
