<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Go <a href="mod899.html#l33">back</a>
<pre class="code"><br clear=all>
1635                    always @(posedge aclk or negedge aresetn) begin
1636       1/1          	if (~aresetn) begin
1637       1/1          		rd_cmd_valid_d1 &lt;= 1'b0;
1638                    	end
1639                    	else begin
1640       1/1          		rd_cmd_valid_d1 &lt;= rd_cmd_valid;
1641                    	end
1642                    end
1643                    
1644                    nds_async_buff #(40) cmd_buff (
1645                            .w_reset_n	(presetn),
1646                            .r_reset_n	(aresetn),
1647                            .w_clk		(pclk),
1648                            .r_clk		(aclk),
1649                            .wr		(cmd_buff_wr),
1650                            .wr_data	(cmd_buff_wdata),
1651                            .rd		(cmd_buff_rd),
1652                            .rd_data	(cmd_buff_rdata),
1653                            .empty		(cmd_buff_empty),
1654                            .full		(cmd_buff_full)
1655                    );
1656                    
1657                    nds_async_buff #(32) rdata_buff (
1658                            .w_reset_n	(aresetn),
1659                            .r_reset_n	(presetn),
1660                            .w_clk		(aclk),
1661                            .r_clk		(pclk),
1662                            .wr		(rdata_buff_wr),
1663                            .wr_data	(rdata_buff_wdata[31:0]),
1664                            .rd		(rdata_buff_rd),
1665                            .rd_data	(rdata_buff_rdata),
1666                            .empty		(rdata_buff_empty),
1667                            .full		(rdata_buff_full)
1668                    );
1669                    
1670                    
1671                    `ifdef DMAC_CONFIG_CH0
1672                    assign ch_0_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'h40);
1673                    assign ch_0_tts_r_sel 		= ({addr[8:2],2'b0} == 9'h44);
1674                    assign ch_0_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'h48);
1675                    assign ch_0_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'h50);
1676                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1677                    assign ch_0_llp_r_sel 		= ({addr[8:2],2'b0} == 9'h58);
1678                    	`endif
1679                    assign ch_0_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h40);
1680                    assign ch_0_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h44);
1681                    assign ch_0_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h48);
1682                    assign ch_0_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h50);
1683                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1684                    assign ch_0_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h58);
1685                    	`endif
1686                    
1687                    `endif
1688                    `ifdef DMAC_CONFIG_CH1
1689                    assign ch_1_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'h60);
1690                    assign ch_1_tts_r_sel 		= ({addr[8:2],2'b0} == 9'h64);
1691                    assign ch_1_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'h68);
1692                    assign ch_1_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'h70);
1693                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1694                    assign ch_1_llp_r_sel 		= ({addr[8:2],2'b0} == 9'h78);
1695                    	`endif
1696                    assign ch_1_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h60);
1697                    assign ch_1_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h64);
1698                    assign ch_1_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h68);
1699                    assign ch_1_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h70);
1700                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1701                    assign ch_1_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h78);
1702                    	`endif
1703                    
1704                    `endif
1705                    `ifdef DMAC_CONFIG_CH2
1706                    assign ch_2_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'h80);
1707                    assign ch_2_tts_r_sel 		= ({addr[8:2],2'b0} == 9'h84);
1708                    assign ch_2_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'h88);
1709                    assign ch_2_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'h90);
1710                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1711                    assign ch_2_llp_r_sel 		= ({addr[8:2],2'b0} == 9'h98);
1712                    	`endif
1713                    assign ch_2_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h80);
1714                    assign ch_2_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h84);
1715                    assign ch_2_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h88);
1716                    assign ch_2_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h90);
1717                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1718                    assign ch_2_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h98);
1719                    	`endif
1720                    
1721                    `endif
1722                    `ifdef DMAC_CONFIG_CH3
1723                    assign ch_3_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'ha0);
1724                    assign ch_3_tts_r_sel 		= ({addr[8:2],2'b0} == 9'ha4);
1725                    assign ch_3_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'ha8);
1726                    assign ch_3_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'hb0);
1727                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1728                    assign ch_3_llp_r_sel 		= ({addr[8:2],2'b0} == 9'hb8);
1729                    	`endif
1730                    assign ch_3_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'ha0);
1731                    assign ch_3_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'ha4);
1732                    assign ch_3_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'ha8);
1733                    assign ch_3_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hb0);
1734                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1735                    assign ch_3_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hb8);
1736                    	`endif
1737                    
1738                    `endif
1739                    `ifdef DMAC_CONFIG_CH4
1740                    assign ch_4_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'hc0);
1741                    assign ch_4_tts_r_sel 		= ({addr[8:2],2'b0} == 9'hc4);
1742                    assign ch_4_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'hc8);
1743                    assign ch_4_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'hd0);
1744                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1745                    assign ch_4_llp_r_sel 		= ({addr[8:2],2'b0} == 9'hd8);
1746                    	`endif
1747                    assign ch_4_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hc0);
1748                    assign ch_4_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hc4);
1749                    assign ch_4_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hc8);
1750                    assign ch_4_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hd0);
1751                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1752                    assign ch_4_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hd8);
1753                    	`endif
1754                    
1755                    `endif
1756                    `ifdef DMAC_CONFIG_CH5
1757                    assign ch_5_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'he0);
1758                    assign ch_5_tts_r_sel 		= ({addr[8:2],2'b0} == 9'he4);
1759                    assign ch_5_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'he8);
1760                    assign ch_5_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'hf0);
1761                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1762                    assign ch_5_llp_r_sel 		= ({addr[8:2],2'b0} == 9'hf8);
1763                    	`endif
1764                    assign ch_5_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'he0);
1765                    assign ch_5_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'he4);
1766                    assign ch_5_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'he8);
1767                    assign ch_5_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hf0);
1768                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1769                    assign ch_5_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hf8);
1770                    	`endif
1771                    
1772                    `endif
1773                    `ifdef DMAC_CONFIG_CH6
1774                    assign ch_6_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'h100);
1775                    assign ch_6_tts_r_sel 		= ({addr[8:2],2'b0} == 9'h104);
1776                    assign ch_6_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'h108);
1777                    assign ch_6_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'h110);
1778                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1779                    assign ch_6_llp_r_sel 		= ({addr[8:2],2'b0} == 9'h118);
1780                    	`endif
1781                    assign ch_6_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h100);
1782                    assign ch_6_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h104);
1783                    assign ch_6_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h108);
1784                    assign ch_6_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h110);
1785                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1786                    assign ch_6_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h118);
1787                    	`endif
1788                    
1789                    `endif
1790                    `ifdef DMAC_CONFIG_CH7
1791                    assign ch_7_ctl_r_sel 		= ({addr[8:2],2'b0} == 9'h120);
1792                    assign ch_7_tts_r_sel 		= ({addr[8:2],2'b0} == 9'h124);
1793                    assign ch_7_src_addr_r_sel	= ({addr[8:2],2'b0} == 9'h128);
1794                    assign ch_7_dst_addr_r_sel 	= ({addr[8:2],2'b0} == 9'h130);
1795                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1796                    assign ch_7_llp_r_sel 		= ({addr[8:2],2'b0} == 9'h138);
1797                    	`endif
1798                    assign ch_7_ctl_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h120);
1799                    assign ch_7_tts_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h124);
1800                    assign ch_7_src_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h128);
1801                    assign ch_7_dst_addr_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h130);
1802                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
1803                    assign ch_7_llp_w_sel 		= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h138);
1804                    	`endif
1805                    
1806                    `endif
1807                    
1808                    assign dma_soft_reset 		= dmac_ctl_sel &amp; wdata[0];
1809                    assign dma_int			= |status_int;
1810                    
1811                    assign status_tc		= {       ch_7_tc,  ch_6_tc,  ch_5_tc,  ch_4_tc,  ch_3_tc,  ch_2_tc,  ch_1_tc,  ch_0_tc };
1812                    assign status_abt		= {       ch_7_abt, ch_6_abt, ch_5_abt, ch_4_abt, ch_3_abt, ch_2_abt, ch_1_abt, ch_0_abt};
1813                    assign status_err		= {       ch_7_err, ch_6_err, ch_5_err, ch_4_err, ch_3_err, ch_2_err, ch_1_err, ch_0_err};
1814                    assign status_int		= {       ch_7_int, ch_6_int, ch_5_int, ch_4_int, ch_3_int, ch_2_int, ch_1_int, ch_0_int};
1815                    assign ch_status		= {8'b0,  status_tc, status_abt, status_err};
1816                    assign ch_en			= {24'b0, ch_7_en,  ch_6_en,  ch_5_en,  ch_4_en,  ch_3_en,  ch_2_en,  ch_1_en,  ch_0_en };
1817                    
1818                    
1819                    `ifdef DMAC_CONFIG_CH0
1820                    assign ch_0_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[16]) ? 1'b0 : ((dma0_ch_0_tc_wen
1821                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1822                                                                                     || dma1_ch_0_tc_wen
1823                    						`endif
1824                                                                                                            ) ? 1'b1 : ch_0_tc);
1825                    assign ch_0_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[8]) ? 1'b0 : ((ch_abort_sel &amp; wdata[0] &amp; ch_0_en) ? 1'b1 : ch_0_abt);
1826                    assign ch_0_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[0]) ? 1'b0 : ((dma0_ch_0_err_wen
1827                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1828                                                                                     || dma1_ch_0_err_wen
1829                    						`endif
1830                                                                                                             ) ? 1'b1 : ch_0_err);
1831                    assign ch_0_int_nxt 	= ((!ch_0_tc_nxt) &amp;&amp; (!ch_0_abt_nxt) &amp;&amp; (!ch_0_err_nxt)) ? 1'b0 : ((dma0_ch_0_int_wen
1832                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1833                                                                                                             || dma1_ch_0_int_wen
1834                    						`endif
1835                                                                                                             ) ? 1'b1 : ch_0_int);
1836                    always @(posedge aclk or negedge aresetn) begin
1837       1/1          	if (!aresetn) begin
1838       1/1          		ch_0_tc		&lt;= 1'b0;
1839       1/1          		ch_0_abt	&lt;= 1'b0;
1840       1/1          		ch_0_err	&lt;= 1'b0;
1841       1/1          		ch_0_int	&lt;= 1'b0;
1842                    	end
1843                    	else begin
1844       1/1          		ch_0_tc		&lt;= ch_0_tc_nxt;
1845       1/1          		ch_0_abt	&lt;= ch_0_abt_nxt;
1846       1/1          		ch_0_err	&lt;= ch_0_err_nxt;
1847       1/1          		ch_0_int	&lt;= ch_0_int_nxt;
1848                    	end
1849                    end
1850                    `endif
1851                    
1852                    `ifdef DMAC_CONFIG_CH1
1853                    assign ch_1_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[17]) ? 1'b0 : ((dma0_ch_1_tc_wen
1854                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1855                                                                                     || dma1_ch_1_tc_wen
1856                    						`endif
1857                                                                                                            ) ? 1'b1 : ch_1_tc);
1858                    assign ch_1_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[9]) ? 1'b0 : ((ch_abort_sel &amp; wdata[1] &amp; ch_1_en) ? 1'b1 : ch_1_abt);
1859                    assign ch_1_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[1]) ? 1'b0 : ((dma0_ch_1_err_wen
1860                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1861                                                                                     || dma1_ch_1_err_wen
1862                    						`endif
1863                                                                                                             ) ? 1'b1 : ch_1_err);
1864                    assign ch_1_int_nxt 	= ((!ch_1_tc_nxt) &amp;&amp; (!ch_1_abt_nxt) &amp;&amp; (!ch_1_err_nxt)) ? 1'b0 : ((dma0_ch_1_int_wen
1865                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1866                                                                                                             || dma1_ch_1_int_wen
1867                    						`endif
1868                                                                                                             ) ? 1'b1 : ch_1_int);
1869                    always @(posedge aclk or negedge aresetn) begin
1870       1/1          	if (!aresetn) begin
1871       1/1          		ch_1_tc		&lt;= 1'b0;
1872       1/1          		ch_1_abt	&lt;= 1'b0;
1873       1/1          		ch_1_err	&lt;= 1'b0;
1874       1/1          		ch_1_int	&lt;= 1'b0;
1875                    	end
1876                    	else begin
1877       1/1          		ch_1_tc		&lt;= ch_1_tc_nxt;
1878       1/1          		ch_1_abt	&lt;= ch_1_abt_nxt;
1879       1/1          		ch_1_err	&lt;= ch_1_err_nxt;
1880       1/1          		ch_1_int	&lt;= ch_1_int_nxt;
1881                    	end
1882                    end
1883                    `endif
1884                    
1885                    `ifdef DMAC_CONFIG_CH2
1886                    assign ch_2_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[18]) ? 1'b0 : ((dma0_ch_2_tc_wen
1887                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1888                                                                                     || dma1_ch_2_tc_wen
1889                    						`endif
1890                                                                                                            ) ? 1'b1 : ch_2_tc);
1891                    assign ch_2_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[10]) ? 1'b0 : ((ch_abort_sel &amp; wdata[2] &amp; ch_2_en) ? 1'b1 : ch_2_abt);
1892                    assign ch_2_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[2]) ? 1'b0 : ((dma0_ch_2_err_wen
1893                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1894                                                                                     || dma1_ch_2_err_wen
1895                    						`endif
1896                                                                                                             ) ? 1'b1 : ch_2_err);
1897                    assign ch_2_int_nxt 	= ((!ch_2_tc_nxt) &amp;&amp; (!ch_2_abt_nxt) &amp;&amp; (!ch_2_err_nxt)) ? 1'b0 : ((dma0_ch_2_int_wen
1898                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1899                                                                                                             || dma1_ch_2_int_wen
1900                    						`endif
1901                                                                                                             ) ? 1'b1 : ch_2_int);
1902                    always @(posedge aclk or negedge aresetn) begin
1903       1/1          	if (!aresetn) begin
1904       1/1          		ch_2_tc		&lt;= 1'b0;
1905       1/1          		ch_2_abt	&lt;= 1'b0;
1906       1/1          		ch_2_err	&lt;= 1'b0;
1907       1/1          		ch_2_int	&lt;= 1'b0;
1908                    	end
1909                    	else begin
1910       1/1          		ch_2_tc		&lt;= ch_2_tc_nxt;
1911       1/1          		ch_2_abt	&lt;= ch_2_abt_nxt;
1912       1/1          		ch_2_err	&lt;= ch_2_err_nxt;
1913       1/1          		ch_2_int	&lt;= ch_2_int_nxt;
1914                    	end
1915                    end
1916                    `endif
1917                    
1918                    `ifdef DMAC_CONFIG_CH3
1919                    assign ch_3_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[19]) ? 1'b0 : ((dma0_ch_3_tc_wen
1920                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1921                                                                                     || dma1_ch_3_tc_wen
1922                    						`endif
1923                                                                                                            ) ? 1'b1 : ch_3_tc);
1924                    assign ch_3_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[11]) ? 1'b0 : ((ch_abort_sel &amp; wdata[3] &amp; ch_3_en) ? 1'b1 : ch_3_abt);
1925                    assign ch_3_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[3]) ? 1'b0 : ((dma0_ch_3_err_wen
1926                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1927                                                                                     || dma1_ch_3_err_wen
1928                    						`endif
1929                                                                                                             ) ? 1'b1 : ch_3_err);
1930                    assign ch_3_int_nxt 	= ((!ch_3_tc_nxt) &amp;&amp; (!ch_3_abt_nxt) &amp;&amp; (!ch_3_err_nxt)) ? 1'b0 : ((dma0_ch_3_int_wen
1931                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1932                                                                                                             || dma1_ch_3_int_wen
1933                    						`endif
1934                                                                                                             ) ? 1'b1 : ch_3_int);
1935                    always @(posedge aclk or negedge aresetn) begin
1936       1/1          	if (!aresetn) begin
1937       1/1          		ch_3_tc		&lt;= 1'b0;
1938       1/1          		ch_3_abt	&lt;= 1'b0;
1939       1/1          		ch_3_err	&lt;= 1'b0;
1940       1/1          		ch_3_int	&lt;= 1'b0;
1941                    	end
1942                    	else begin
1943       1/1          		ch_3_tc		&lt;= ch_3_tc_nxt;
1944       1/1          		ch_3_abt	&lt;= ch_3_abt_nxt;
1945       1/1          		ch_3_err	&lt;= ch_3_err_nxt;
1946       1/1          		ch_3_int	&lt;= ch_3_int_nxt;
1947                    	end
1948                    end
1949                    `endif
1950                    
1951                    `ifdef DMAC_CONFIG_CH4
1952                    assign ch_4_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[20]) ? 1'b0 : ((dma0_ch_4_tc_wen
1953                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1954                                                                                     || dma1_ch_4_tc_wen
1955                    						`endif
1956                                                                                                            ) ? 1'b1 : ch_4_tc);
1957                    assign ch_4_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[12]) ? 1'b0 : ((ch_abort_sel &amp; wdata[4] &amp; ch_4_en) ? 1'b1 : ch_4_abt);
1958                    assign ch_4_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[4]) ? 1'b0 : ((dma0_ch_4_err_wen
1959                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1960                                                                                     || dma1_ch_4_err_wen
1961                    						`endif
1962                                                                                                             ) ? 1'b1 : ch_4_err);
1963                    assign ch_4_int_nxt 	= ((!ch_4_tc_nxt) &amp;&amp; (!ch_4_abt_nxt) &amp;&amp; (!ch_4_err_nxt)) ? 1'b0 : ((dma0_ch_4_int_wen
1964                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1965                                                                                                             || dma1_ch_4_int_wen
1966                    						`endif
1967                                                                                                             ) ? 1'b1 : ch_4_int);
1968                    always @(posedge aclk or negedge aresetn) begin
1969       1/1          	if (!aresetn) begin
1970       1/1          		ch_4_tc		&lt;= 1'b0;
1971       1/1          		ch_4_abt	&lt;= 1'b0;
1972       1/1          		ch_4_err	&lt;= 1'b0;
1973       1/1          		ch_4_int	&lt;= 1'b0;
1974                    	end
1975                    	else begin
1976       1/1          		ch_4_tc		&lt;= ch_4_tc_nxt;
1977       1/1          		ch_4_abt	&lt;= ch_4_abt_nxt;
1978       1/1          		ch_4_err	&lt;= ch_4_err_nxt;
1979       1/1          		ch_4_int	&lt;= ch_4_int_nxt;
1980                    	end
1981                    end
1982                    `endif
1983                    
1984                    `ifdef DMAC_CONFIG_CH5
1985                    assign ch_5_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[21]) ? 1'b0 : ((dma0_ch_5_tc_wen
1986                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1987                                                                                     || dma1_ch_5_tc_wen
1988                    						`endif
1989                                                                                                            ) ? 1'b1 : ch_5_tc);
1990                    assign ch_5_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[13]) ? 1'b0 : ((ch_abort_sel &amp; wdata[5] &amp; ch_5_en) ? 1'b1 : ch_5_abt);
1991                    assign ch_5_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[5]) ? 1'b0 : ((dma0_ch_5_err_wen
1992                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1993                                                                                     || dma1_ch_5_err_wen
1994                    						`endif
1995                                                                                                             ) ? 1'b1 : ch_5_err);
1996                    assign ch_5_int_nxt 	= ((!ch_5_tc_nxt) &amp;&amp; (!ch_5_abt_nxt) &amp;&amp; (!ch_5_err_nxt)) ? 1'b0 : ((dma0_ch_5_int_wen
1997                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
1998                                                                                                             || dma1_ch_5_int_wen
1999                    						`endif
2000                                                                                                             ) ? 1'b1 : ch_5_int);
2001                    always @(posedge aclk or negedge aresetn) begin
2002       1/1          	if (!aresetn) begin
2003       1/1          		ch_5_tc		&lt;= 1'b0;
2004       1/1          		ch_5_abt	&lt;= 1'b0;
2005       1/1          		ch_5_err	&lt;= 1'b0;
2006       1/1          		ch_5_int	&lt;= 1'b0;
2007                    	end
2008                    	else begin
2009       1/1          		ch_5_tc		&lt;= ch_5_tc_nxt;
2010       1/1          		ch_5_abt	&lt;= ch_5_abt_nxt;
2011       1/1          		ch_5_err	&lt;= ch_5_err_nxt;
2012       1/1          		ch_5_int	&lt;= ch_5_int_nxt;
2013                    	end
2014                    end
2015                    `endif
2016                    
2017                    `ifdef DMAC_CONFIG_CH6
2018                    assign ch_6_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[22]) ? 1'b0 : ((dma0_ch_6_tc_wen
2019                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2020                                                                                     || dma1_ch_6_tc_wen
2021                    						`endif
2022                                                                                                            ) ? 1'b1 : ch_6_tc);
2023                    assign ch_6_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[14]) ? 1'b0 : ((ch_abort_sel &amp; wdata[6] &amp; ch_6_en) ? 1'b1 : ch_6_abt);
2024                    assign ch_6_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[6]) ? 1'b0 : ((dma0_ch_6_err_wen
2025                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2026                                                                                     || dma1_ch_6_err_wen
2027                    						`endif
2028                                                                                                             ) ? 1'b1 : ch_6_err);
2029                    assign ch_6_int_nxt 	= ((!ch_6_tc_nxt) &amp;&amp; (!ch_6_abt_nxt) &amp;&amp; (!ch_6_err_nxt)) ? 1'b0 : ((dma0_ch_6_int_wen
2030                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2031                                                                                                             || dma1_ch_6_int_wen
2032                    						`endif
2033                                                                                                             ) ? 1'b1 : ch_6_int);
2034                    always @(posedge aclk or negedge aresetn) begin
2035       1/1          	if (!aresetn) begin
2036       1/1          		ch_6_tc		&lt;= 1'b0;
2037       1/1          		ch_6_abt	&lt;= 1'b0;
2038       1/1          		ch_6_err	&lt;= 1'b0;
2039       1/1          		ch_6_int	&lt;= 1'b0;
2040                    	end
2041                    	else begin
2042       1/1          		ch_6_tc		&lt;= ch_6_tc_nxt;
2043       1/1          		ch_6_abt	&lt;= ch_6_abt_nxt;
2044       1/1          		ch_6_err	&lt;= ch_6_err_nxt;
2045       1/1          		ch_6_int	&lt;= ch_6_int_nxt;
2046                    	end
2047                    end
2048                    `endif
2049                    
2050                    `ifdef DMAC_CONFIG_CH7
2051                    assign ch_7_tc_nxt 	= (ch_status_w_sel &amp;&amp; wdata[23]) ? 1'b0 : ((dma0_ch_7_tc_wen
2052                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2053                                                                                     || dma1_ch_7_tc_wen
2054                    						`endif
2055                                                                                                            ) ? 1'b1 : ch_7_tc);
2056                    assign ch_7_abt_nxt 	= (ch_status_w_sel &amp;&amp; wdata[15]) ? 1'b0 : ((ch_abort_sel &amp; wdata[7] &amp; ch_7_en) ? 1'b1 : ch_7_abt);
2057                    assign ch_7_err_nxt 	= (ch_status_w_sel &amp;&amp; wdata[7]) ? 1'b0 : ((dma0_ch_7_err_wen
2058                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2059                                                                                     || dma1_ch_7_err_wen
2060                    						`endif
2061                                                                                                             ) ? 1'b1 : ch_7_err);
2062                    assign ch_7_int_nxt 	= ((!ch_7_tc_nxt) &amp;&amp; (!ch_7_abt_nxt) &amp;&amp; (!ch_7_err_nxt)) ? 1'b0 : ((dma0_ch_7_int_wen
2063                    						`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2064                                                                                                             || dma1_ch_7_int_wen
2065                    						`endif
2066                                                                                                             ) ? 1'b1 : ch_7_int);
2067                    always @(posedge aclk or negedge aresetn) begin
2068       1/1          	if (!aresetn) begin
2069       1/1          		ch_7_tc		&lt;= 1'b0;
2070       1/1          		ch_7_abt	&lt;= 1'b0;
2071       1/1          		ch_7_err	&lt;= 1'b0;
2072       1/1          		ch_7_int	&lt;= 1'b0;
2073                    	end
2074                    	else begin
2075       1/1          		ch_7_tc		&lt;= ch_7_tc_nxt;
2076       1/1          		ch_7_abt	&lt;= ch_7_abt_nxt;
2077       1/1          		ch_7_err	&lt;= ch_7_err_nxt;
2078       1/1          		ch_7_int	&lt;= ch_7_int_nxt;
2079                    	end
2080                    end
2081                    `endif
2082                    
2083                    
2084                    
2085                    `ifdef DMAC_CONFIG_CH0
2086                    
2087                    assign ch_0_ctl = {
2088                    		ch_0_src_bus_inf_idx, ch_0_dst_bus_inf_idx,
2089                    		ch_0_priority, 1'b0, ch_0_src_burst_size, ch_0_src_width, ch_0_dst_width,
2090                    		ch_0_src_mode, ch_0_dst_mode, ch_0_src_addr_ctl, ch_0_dst_addr_ctl,
2091                    		ch_0_src_req_sel, ch_0_dst_req_sel, ch_0_int_abt_mask,
2092                    		ch_0_int_err_mask, ch_0_int_tc_mask, ch_0_en};
2093                    always @(posedge aclk or negedge aresetn) begin
2094       1/1          	if (!aresetn) begin
2095       1/1          		ch_0_int_tc_mask	&lt;= 1'b0;
2096       1/1          		ch_0_int_err_mask	&lt;= 1'b0;
2097       1/1          		ch_0_int_abt_mask	&lt;= 1'b0;
2098       1/1          		ch_0_dst_req_sel	&lt;= 4'b0;
2099       1/1          		ch_0_src_req_sel	&lt;= 4'b0;
2100       1/1          		ch_0_dst_addr_ctl	&lt;= 2'b0;
2101       1/1          		ch_0_src_addr_ctl	&lt;= 2'b0;
2102       1/1          		ch_0_dst_mode		&lt;= 1'b0;
2103       1/1          		ch_0_src_mode		&lt;= 1'b0;
2104       1/1          		ch_0_dst_width		&lt;= 3'b0;
2105       1/1          		ch_0_src_width		&lt;= 3'b0;
2106       1/1          		ch_0_src_burst_size	&lt;= 4'b0;
2107       1/1          		ch_0_priority		&lt;= 1'b0;
2108                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2109       1/1          		ch_0_dst_bus_inf_idx	&lt;= 1'b0;
2110       1/1          		ch_0_src_bus_inf_idx	&lt;= 1'b0;
2111                    `endif
2112                    	end
2113       1/1          	else if (ch_0_ctl_w_sel) begin
2114       1/1          		ch_0_int_tc_mask	&lt;= wdata[1];
2115       1/1          		ch_0_int_err_mask	&lt;= wdata[2];
2116       1/1          		ch_0_int_abt_mask	&lt;= wdata[3];
2117       1/1          		ch_0_dst_req_sel	&lt;= wdata[7:4];
2118       1/1          		ch_0_src_req_sel	&lt;= wdata[11:8];
2119       1/1          		ch_0_dst_addr_ctl	&lt;= wdata[13:12];
2120       1/1          		ch_0_src_addr_ctl	&lt;= wdata[15:14];
2121       1/1          		ch_0_dst_mode		&lt;= wdata[16];
2122       1/1          		ch_0_src_mode		&lt;= wdata[17];
2123       1/1          		ch_0_dst_width		&lt;= wdata[20:18];
2124       1/1          		ch_0_src_width		&lt;= wdata[23:21];
2125       1/1          		ch_0_src_burst_size	&lt;= wdata[27:24];
2126       1/1          		ch_0_priority		&lt;= wdata[29];
2127                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2128       1/1          		ch_0_dst_bus_inf_idx	&lt;= wdata[30];
2129       1/1          		ch_0_src_bus_inf_idx	&lt;= wdata[31];
2130                    `endif
2131                    	end
2132       1/1          	else if (dma0_ch_0_ctl_wen) begin
2133       1/1          		ch_0_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2134       1/1          		ch_0_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2135       1/1          		ch_0_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2136       1/1          		ch_0_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2137       1/1          		ch_0_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2138       1/1          		ch_0_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2139       1/1          		ch_0_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2140       1/1          		ch_0_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2141       1/1          		ch_0_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2142       1/1          		ch_0_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2143       1/1          		ch_0_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2144       1/1          		ch_0_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2145       1/1          		ch_0_priority		&lt;= dma0_ch_ctl_wdata_pri;
2146                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2147       1/1          		ch_0_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2148       1/1          		ch_0_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2149                    `endif
2150                    	end
2151                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2152       1/1          	else if (dma1_ch_0_ctl_wen) begin
2153       <font color = "red">0/1     ==>  		ch_0_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2154       <font color = "red">0/1     ==>  		ch_0_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2155       <font color = "red">0/1     ==>  		ch_0_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2156       <font color = "red">0/1     ==>  		ch_0_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2157       <font color = "red">0/1     ==>  		ch_0_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2158       <font color = "red">0/1     ==>  		ch_0_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2159       <font color = "red">0/1     ==>  		ch_0_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2160       <font color = "red">0/1     ==>  		ch_0_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2161       <font color = "red">0/1     ==>  		ch_0_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2162       <font color = "red">0/1     ==>  		ch_0_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2163       <font color = "red">0/1     ==>  		ch_0_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2164       <font color = "red">0/1     ==>  		ch_0_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2165       <font color = "red">0/1     ==>  		ch_0_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2166                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2167       <font color = "red">0/1     ==>  		ch_0_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2168       <font color = "red">0/1     ==>  		ch_0_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2169                    	 `endif
2170                    	end
                        MISSING_ELSE
2171                    `endif
2172                    end
2173                    always @(posedge aclk or negedge aresetn) begin
2174       1/1          	if (!aresetn) begin
2175       1/1          		ch_0_en			&lt;= 1'b0;
2176                    	end
2177       1/1          	else if (ch_0_ctl_w_sel) begin
2178       1/1          		ch_0_en			&lt;= wdata[0];
2179                    	end
2180       1/1          	else if (dma0_ch_0_en_wen | dma_soft_reset) begin
2181       1/1          		ch_0_en			&lt;= 1'b0;
2182                    	end
2183                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2184       1/1          	else if (dma1_ch_0_en_wen) begin
2185       <font color = "red">0/1     ==>  		ch_0_en			&lt;= 1'b0;</font>
2186                    	end
                        MISSING_ELSE
2187                    `endif
2188                    end
2189                    
2190                    always @(posedge aclk or negedge aresetn) begin
2191       1/1          	if (!aresetn) begin
2192       1/1          		ch_0_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2193                    	end
2194       1/1          	else if (ch_0_tts_w_sel) begin
2195       1/1          		ch_0_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2196                    	end
2197       1/1          	else if (dma0_ch_0_tts_wen) begin
2198       1/1          		ch_0_tts 	&lt;= dma0_ch_tts_wdata;
2199                    	end
2200                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2201       1/1          	else if (dma1_ch_0_tts_wen) begin
2202       <font color = "red">0/1     ==>  		ch_0_tts 	&lt;= dma1_ch_tts_wdata;</font>
2203                    	end
                        MISSING_ELSE
2204                    `endif
2205                    end
2206                    `endif
2207                    `ifdef DMAC_CONFIG_CH1
2208                    
2209                    assign ch_1_ctl = {
2210                    		ch_1_src_bus_inf_idx, ch_1_dst_bus_inf_idx,
2211                    		ch_1_priority, 1'b0, ch_1_src_burst_size, ch_1_src_width, ch_1_dst_width,
2212                    		ch_1_src_mode, ch_1_dst_mode, ch_1_src_addr_ctl, ch_1_dst_addr_ctl,
2213                    		ch_1_src_req_sel, ch_1_dst_req_sel, ch_1_int_abt_mask,
2214                    		ch_1_int_err_mask, ch_1_int_tc_mask, ch_1_en};
2215                    always @(posedge aclk or negedge aresetn) begin
2216       1/1          	if (!aresetn) begin
2217       1/1          		ch_1_int_tc_mask	&lt;= 1'b0;
2218       1/1          		ch_1_int_err_mask	&lt;= 1'b0;
2219       1/1          		ch_1_int_abt_mask	&lt;= 1'b0;
2220       1/1          		ch_1_dst_req_sel	&lt;= 4'b0;
2221       1/1          		ch_1_src_req_sel	&lt;= 4'b0;
2222       1/1          		ch_1_dst_addr_ctl	&lt;= 2'b0;
2223       1/1          		ch_1_src_addr_ctl	&lt;= 2'b0;
2224       1/1          		ch_1_dst_mode		&lt;= 1'b0;
2225       1/1          		ch_1_src_mode		&lt;= 1'b0;
2226       1/1          		ch_1_dst_width		&lt;= 3'b0;
2227       1/1          		ch_1_src_width		&lt;= 3'b0;
2228       1/1          		ch_1_src_burst_size	&lt;= 4'b0;
2229       1/1          		ch_1_priority		&lt;= 1'b0;
2230                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2231       1/1          		ch_1_dst_bus_inf_idx	&lt;= 1'b0;
2232       1/1          		ch_1_src_bus_inf_idx	&lt;= 1'b0;
2233                    `endif
2234                    	end
2235       1/1          	else if (ch_1_ctl_w_sel) begin
2236       1/1          		ch_1_int_tc_mask	&lt;= wdata[1];
2237       1/1          		ch_1_int_err_mask	&lt;= wdata[2];
2238       1/1          		ch_1_int_abt_mask	&lt;= wdata[3];
2239       1/1          		ch_1_dst_req_sel	&lt;= wdata[7:4];
2240       1/1          		ch_1_src_req_sel	&lt;= wdata[11:8];
2241       1/1          		ch_1_dst_addr_ctl	&lt;= wdata[13:12];
2242       1/1          		ch_1_src_addr_ctl	&lt;= wdata[15:14];
2243       1/1          		ch_1_dst_mode		&lt;= wdata[16];
2244       1/1          		ch_1_src_mode		&lt;= wdata[17];
2245       1/1          		ch_1_dst_width		&lt;= wdata[20:18];
2246       1/1          		ch_1_src_width		&lt;= wdata[23:21];
2247       1/1          		ch_1_src_burst_size	&lt;= wdata[27:24];
2248       1/1          		ch_1_priority		&lt;= wdata[29];
2249                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2250       1/1          		ch_1_dst_bus_inf_idx	&lt;= wdata[30];
2251       1/1          		ch_1_src_bus_inf_idx	&lt;= wdata[31];
2252                    `endif
2253                    	end
2254       1/1          	else if (dma0_ch_1_ctl_wen) begin
2255       1/1          		ch_1_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2256       1/1          		ch_1_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2257       1/1          		ch_1_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2258       1/1          		ch_1_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2259       1/1          		ch_1_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2260       1/1          		ch_1_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2261       1/1          		ch_1_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2262       1/1          		ch_1_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2263       1/1          		ch_1_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2264       1/1          		ch_1_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2265       1/1          		ch_1_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2266       1/1          		ch_1_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2267       1/1          		ch_1_priority		&lt;= dma0_ch_ctl_wdata_pri;
2268                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2269       1/1          		ch_1_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2270       1/1          		ch_1_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2271                    `endif
2272                    	end
2273                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2274       1/1          	else if (dma1_ch_1_ctl_wen) begin
2275       <font color = "red">0/1     ==>  		ch_1_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2276       <font color = "red">0/1     ==>  		ch_1_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2277       <font color = "red">0/1     ==>  		ch_1_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2278       <font color = "red">0/1     ==>  		ch_1_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2279       <font color = "red">0/1     ==>  		ch_1_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2280       <font color = "red">0/1     ==>  		ch_1_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2281       <font color = "red">0/1     ==>  		ch_1_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2282       <font color = "red">0/1     ==>  		ch_1_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2283       <font color = "red">0/1     ==>  		ch_1_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2284       <font color = "red">0/1     ==>  		ch_1_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2285       <font color = "red">0/1     ==>  		ch_1_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2286       <font color = "red">0/1     ==>  		ch_1_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2287       <font color = "red">0/1     ==>  		ch_1_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2288                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2289       <font color = "red">0/1     ==>  		ch_1_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2290       <font color = "red">0/1     ==>  		ch_1_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2291                    	 `endif
2292                    	end
                        MISSING_ELSE
2293                    `endif
2294                    end
2295                    always @(posedge aclk or negedge aresetn) begin
2296       1/1          	if (!aresetn) begin
2297       1/1          		ch_1_en			&lt;= 1'b0;
2298                    	end
2299       1/1          	else if (ch_1_ctl_w_sel) begin
2300       1/1          		ch_1_en			&lt;= wdata[0];
2301                    	end
2302       1/1          	else if (dma0_ch_1_en_wen | dma_soft_reset) begin
2303       1/1          		ch_1_en			&lt;= 1'b0;
2304                    	end
2305                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2306       1/1          	else if (dma1_ch_1_en_wen) begin
2307       <font color = "red">0/1     ==>  		ch_1_en			&lt;= 1'b0;</font>
2308                    	end
                        MISSING_ELSE
2309                    `endif
2310                    end
2311                    
2312                    always @(posedge aclk or negedge aresetn) begin
2313       1/1          	if (!aresetn) begin
2314       1/1          		ch_1_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2315                    	end
2316       1/1          	else if (ch_1_tts_w_sel) begin
2317       1/1          		ch_1_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2318                    	end
2319       1/1          	else if (dma0_ch_1_tts_wen) begin
2320       1/1          		ch_1_tts 	&lt;= dma0_ch_tts_wdata;
2321                    	end
2322                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2323       1/1          	else if (dma1_ch_1_tts_wen) begin
2324       <font color = "red">0/1     ==>  		ch_1_tts 	&lt;= dma1_ch_tts_wdata;</font>
2325                    	end
                        MISSING_ELSE
2326                    `endif
2327                    end
2328                    `endif
2329                    `ifdef DMAC_CONFIG_CH2
2330                    
2331                    assign ch_2_ctl = {
2332                    		ch_2_src_bus_inf_idx, ch_2_dst_bus_inf_idx,
2333                    		ch_2_priority, 1'b0, ch_2_src_burst_size, ch_2_src_width, ch_2_dst_width,
2334                    		ch_2_src_mode, ch_2_dst_mode, ch_2_src_addr_ctl, ch_2_dst_addr_ctl,
2335                    		ch_2_src_req_sel, ch_2_dst_req_sel, ch_2_int_abt_mask,
2336                    		ch_2_int_err_mask, ch_2_int_tc_mask, ch_2_en};
2337                    always @(posedge aclk or negedge aresetn) begin
2338       1/1          	if (!aresetn) begin
2339       1/1          		ch_2_int_tc_mask	&lt;= 1'b0;
2340       1/1          		ch_2_int_err_mask	&lt;= 1'b0;
2341       1/1          		ch_2_int_abt_mask	&lt;= 1'b0;
2342       1/1          		ch_2_dst_req_sel	&lt;= 4'b0;
2343       1/1          		ch_2_src_req_sel	&lt;= 4'b0;
2344       1/1          		ch_2_dst_addr_ctl	&lt;= 2'b0;
2345       1/1          		ch_2_src_addr_ctl	&lt;= 2'b0;
2346       1/1          		ch_2_dst_mode		&lt;= 1'b0;
2347       1/1          		ch_2_src_mode		&lt;= 1'b0;
2348       1/1          		ch_2_dst_width		&lt;= 3'b0;
2349       1/1          		ch_2_src_width		&lt;= 3'b0;
2350       1/1          		ch_2_src_burst_size	&lt;= 4'b0;
2351       1/1          		ch_2_priority		&lt;= 1'b0;
2352                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2353       1/1          		ch_2_dst_bus_inf_idx	&lt;= 1'b0;
2354       1/1          		ch_2_src_bus_inf_idx	&lt;= 1'b0;
2355                    `endif
2356                    	end
2357       1/1          	else if (ch_2_ctl_w_sel) begin
2358       1/1          		ch_2_int_tc_mask	&lt;= wdata[1];
2359       1/1          		ch_2_int_err_mask	&lt;= wdata[2];
2360       1/1          		ch_2_int_abt_mask	&lt;= wdata[3];
2361       1/1          		ch_2_dst_req_sel	&lt;= wdata[7:4];
2362       1/1          		ch_2_src_req_sel	&lt;= wdata[11:8];
2363       1/1          		ch_2_dst_addr_ctl	&lt;= wdata[13:12];
2364       1/1          		ch_2_src_addr_ctl	&lt;= wdata[15:14];
2365       1/1          		ch_2_dst_mode		&lt;= wdata[16];
2366       1/1          		ch_2_src_mode		&lt;= wdata[17];
2367       1/1          		ch_2_dst_width		&lt;= wdata[20:18];
2368       1/1          		ch_2_src_width		&lt;= wdata[23:21];
2369       1/1          		ch_2_src_burst_size	&lt;= wdata[27:24];
2370       1/1          		ch_2_priority		&lt;= wdata[29];
2371                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2372       1/1          		ch_2_dst_bus_inf_idx	&lt;= wdata[30];
2373       1/1          		ch_2_src_bus_inf_idx	&lt;= wdata[31];
2374                    `endif
2375                    	end
2376       1/1          	else if (dma0_ch_2_ctl_wen) begin
2377       1/1          		ch_2_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2378       1/1          		ch_2_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2379       1/1          		ch_2_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2380       1/1          		ch_2_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2381       1/1          		ch_2_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2382       1/1          		ch_2_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2383       1/1          		ch_2_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2384       1/1          		ch_2_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2385       1/1          		ch_2_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2386       1/1          		ch_2_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2387       1/1          		ch_2_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2388       1/1          		ch_2_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2389       1/1          		ch_2_priority		&lt;= dma0_ch_ctl_wdata_pri;
2390                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2391       1/1          		ch_2_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2392       1/1          		ch_2_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2393                    `endif
2394                    	end
2395                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2396       1/1          	else if (dma1_ch_2_ctl_wen) begin
2397       <font color = "red">0/1     ==>  		ch_2_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2398       <font color = "red">0/1     ==>  		ch_2_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2399       <font color = "red">0/1     ==>  		ch_2_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2400       <font color = "red">0/1     ==>  		ch_2_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2401       <font color = "red">0/1     ==>  		ch_2_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2402       <font color = "red">0/1     ==>  		ch_2_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2403       <font color = "red">0/1     ==>  		ch_2_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2404       <font color = "red">0/1     ==>  		ch_2_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2405       <font color = "red">0/1     ==>  		ch_2_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2406       <font color = "red">0/1     ==>  		ch_2_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2407       <font color = "red">0/1     ==>  		ch_2_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2408       <font color = "red">0/1     ==>  		ch_2_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2409       <font color = "red">0/1     ==>  		ch_2_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2410                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2411       <font color = "red">0/1     ==>  		ch_2_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2412       <font color = "red">0/1     ==>  		ch_2_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2413                    	 `endif
2414                    	end
                        MISSING_ELSE
2415                    `endif
2416                    end
2417                    always @(posedge aclk or negedge aresetn) begin
2418       1/1          	if (!aresetn) begin
2419       1/1          		ch_2_en			&lt;= 1'b0;
2420                    	end
2421       1/1          	else if (ch_2_ctl_w_sel) begin
2422       1/1          		ch_2_en			&lt;= wdata[0];
2423                    	end
2424       1/1          	else if (dma0_ch_2_en_wen | dma_soft_reset) begin
2425       1/1          		ch_2_en			&lt;= 1'b0;
2426                    	end
2427                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2428       1/1          	else if (dma1_ch_2_en_wen) begin
2429       <font color = "red">0/1     ==>  		ch_2_en			&lt;= 1'b0;</font>
2430                    	end
                        MISSING_ELSE
2431                    `endif
2432                    end
2433                    
2434                    always @(posedge aclk or negedge aresetn) begin
2435       1/1          	if (!aresetn) begin
2436       1/1          		ch_2_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2437                    	end
2438       1/1          	else if (ch_2_tts_w_sel) begin
2439       1/1          		ch_2_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2440                    	end
2441       1/1          	else if (dma0_ch_2_tts_wen) begin
2442       1/1          		ch_2_tts 	&lt;= dma0_ch_tts_wdata;
2443                    	end
2444                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2445       1/1          	else if (dma1_ch_2_tts_wen) begin
2446       <font color = "red">0/1     ==>  		ch_2_tts 	&lt;= dma1_ch_tts_wdata;</font>
2447                    	end
                        MISSING_ELSE
2448                    `endif
2449                    end
2450                    `endif
2451                    `ifdef DMAC_CONFIG_CH3
2452                    
2453                    assign ch_3_ctl = {
2454                    		ch_3_src_bus_inf_idx, ch_3_dst_bus_inf_idx,
2455                    		ch_3_priority, 1'b0, ch_3_src_burst_size, ch_3_src_width, ch_3_dst_width,
2456                    		ch_3_src_mode, ch_3_dst_mode, ch_3_src_addr_ctl, ch_3_dst_addr_ctl,
2457                    		ch_3_src_req_sel, ch_3_dst_req_sel, ch_3_int_abt_mask,
2458                    		ch_3_int_err_mask, ch_3_int_tc_mask, ch_3_en};
2459                    always @(posedge aclk or negedge aresetn) begin
2460       1/1          	if (!aresetn) begin
2461       1/1          		ch_3_int_tc_mask	&lt;= 1'b0;
2462       1/1          		ch_3_int_err_mask	&lt;= 1'b0;
2463       1/1          		ch_3_int_abt_mask	&lt;= 1'b0;
2464       1/1          		ch_3_dst_req_sel	&lt;= 4'b0;
2465       1/1          		ch_3_src_req_sel	&lt;= 4'b0;
2466       1/1          		ch_3_dst_addr_ctl	&lt;= 2'b0;
2467       1/1          		ch_3_src_addr_ctl	&lt;= 2'b0;
2468       1/1          		ch_3_dst_mode		&lt;= 1'b0;
2469       1/1          		ch_3_src_mode		&lt;= 1'b0;
2470       1/1          		ch_3_dst_width		&lt;= 3'b0;
2471       1/1          		ch_3_src_width		&lt;= 3'b0;
2472       1/1          		ch_3_src_burst_size	&lt;= 4'b0;
2473       1/1          		ch_3_priority		&lt;= 1'b0;
2474                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2475       1/1          		ch_3_dst_bus_inf_idx	&lt;= 1'b0;
2476       1/1          		ch_3_src_bus_inf_idx	&lt;= 1'b0;
2477                    `endif
2478                    	end
2479       1/1          	else if (ch_3_ctl_w_sel) begin
2480       1/1          		ch_3_int_tc_mask	&lt;= wdata[1];
2481       1/1          		ch_3_int_err_mask	&lt;= wdata[2];
2482       1/1          		ch_3_int_abt_mask	&lt;= wdata[3];
2483       1/1          		ch_3_dst_req_sel	&lt;= wdata[7:4];
2484       1/1          		ch_3_src_req_sel	&lt;= wdata[11:8];
2485       1/1          		ch_3_dst_addr_ctl	&lt;= wdata[13:12];
2486       1/1          		ch_3_src_addr_ctl	&lt;= wdata[15:14];
2487       1/1          		ch_3_dst_mode		&lt;= wdata[16];
2488       1/1          		ch_3_src_mode		&lt;= wdata[17];
2489       1/1          		ch_3_dst_width		&lt;= wdata[20:18];
2490       1/1          		ch_3_src_width		&lt;= wdata[23:21];
2491       1/1          		ch_3_src_burst_size	&lt;= wdata[27:24];
2492       1/1          		ch_3_priority		&lt;= wdata[29];
2493                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2494       1/1          		ch_3_dst_bus_inf_idx	&lt;= wdata[30];
2495       1/1          		ch_3_src_bus_inf_idx	&lt;= wdata[31];
2496                    `endif
2497                    	end
2498       1/1          	else if (dma0_ch_3_ctl_wen) begin
2499       1/1          		ch_3_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2500       1/1          		ch_3_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2501       1/1          		ch_3_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2502       1/1          		ch_3_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2503       1/1          		ch_3_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2504       1/1          		ch_3_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2505       1/1          		ch_3_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2506       1/1          		ch_3_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2507       1/1          		ch_3_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2508       1/1          		ch_3_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2509       1/1          		ch_3_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2510       1/1          		ch_3_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2511       1/1          		ch_3_priority		&lt;= dma0_ch_ctl_wdata_pri;
2512                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2513       1/1          		ch_3_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2514       1/1          		ch_3_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2515                    `endif
2516                    	end
2517                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2518       1/1          	else if (dma1_ch_3_ctl_wen) begin
2519       <font color = "red">0/1     ==>  		ch_3_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2520       <font color = "red">0/1     ==>  		ch_3_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2521       <font color = "red">0/1     ==>  		ch_3_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2522       <font color = "red">0/1     ==>  		ch_3_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2523       <font color = "red">0/1     ==>  		ch_3_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2524       <font color = "red">0/1     ==>  		ch_3_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2525       <font color = "red">0/1     ==>  		ch_3_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2526       <font color = "red">0/1     ==>  		ch_3_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2527       <font color = "red">0/1     ==>  		ch_3_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2528       <font color = "red">0/1     ==>  		ch_3_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2529       <font color = "red">0/1     ==>  		ch_3_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2530       <font color = "red">0/1     ==>  		ch_3_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2531       <font color = "red">0/1     ==>  		ch_3_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2532                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2533       <font color = "red">0/1     ==>  		ch_3_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2534       <font color = "red">0/1     ==>  		ch_3_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2535                    	 `endif
2536                    	end
                        MISSING_ELSE
2537                    `endif
2538                    end
2539                    always @(posedge aclk or negedge aresetn) begin
2540       1/1          	if (!aresetn) begin
2541       1/1          		ch_3_en			&lt;= 1'b0;
2542                    	end
2543       1/1          	else if (ch_3_ctl_w_sel) begin
2544       1/1          		ch_3_en			&lt;= wdata[0];
2545                    	end
2546       1/1          	else if (dma0_ch_3_en_wen | dma_soft_reset) begin
2547       1/1          		ch_3_en			&lt;= 1'b0;
2548                    	end
2549                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2550       1/1          	else if (dma1_ch_3_en_wen) begin
2551       <font color = "red">0/1     ==>  		ch_3_en			&lt;= 1'b0;</font>
2552                    	end
                        MISSING_ELSE
2553                    `endif
2554                    end
2555                    
2556                    always @(posedge aclk or negedge aresetn) begin
2557       1/1          	if (!aresetn) begin
2558       1/1          		ch_3_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2559                    	end
2560       1/1          	else if (ch_3_tts_w_sel) begin
2561       1/1          		ch_3_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2562                    	end
2563       1/1          	else if (dma0_ch_3_tts_wen) begin
2564       1/1          		ch_3_tts 	&lt;= dma0_ch_tts_wdata;
2565                    	end
2566                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2567       1/1          	else if (dma1_ch_3_tts_wen) begin
2568       <font color = "red">0/1     ==>  		ch_3_tts 	&lt;= dma1_ch_tts_wdata;</font>
2569                    	end
                        MISSING_ELSE
2570                    `endif
2571                    end
2572                    `endif
2573                    `ifdef DMAC_CONFIG_CH4
2574                    
2575                    assign ch_4_ctl = {
2576                    		ch_4_src_bus_inf_idx, ch_4_dst_bus_inf_idx,
2577                    		ch_4_priority, 1'b0, ch_4_src_burst_size, ch_4_src_width, ch_4_dst_width,
2578                    		ch_4_src_mode, ch_4_dst_mode, ch_4_src_addr_ctl, ch_4_dst_addr_ctl,
2579                    		ch_4_src_req_sel, ch_4_dst_req_sel, ch_4_int_abt_mask,
2580                    		ch_4_int_err_mask, ch_4_int_tc_mask, ch_4_en};
2581                    always @(posedge aclk or negedge aresetn) begin
2582       1/1          	if (!aresetn) begin
2583       1/1          		ch_4_int_tc_mask	&lt;= 1'b0;
2584       1/1          		ch_4_int_err_mask	&lt;= 1'b0;
2585       1/1          		ch_4_int_abt_mask	&lt;= 1'b0;
2586       1/1          		ch_4_dst_req_sel	&lt;= 4'b0;
2587       1/1          		ch_4_src_req_sel	&lt;= 4'b0;
2588       1/1          		ch_4_dst_addr_ctl	&lt;= 2'b0;
2589       1/1          		ch_4_src_addr_ctl	&lt;= 2'b0;
2590       1/1          		ch_4_dst_mode		&lt;= 1'b0;
2591       1/1          		ch_4_src_mode		&lt;= 1'b0;
2592       1/1          		ch_4_dst_width		&lt;= 3'b0;
2593       1/1          		ch_4_src_width		&lt;= 3'b0;
2594       1/1          		ch_4_src_burst_size	&lt;= 4'b0;
2595       1/1          		ch_4_priority		&lt;= 1'b0;
2596                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2597       1/1          		ch_4_dst_bus_inf_idx	&lt;= 1'b0;
2598       1/1          		ch_4_src_bus_inf_idx	&lt;= 1'b0;
2599                    `endif
2600                    	end
2601       1/1          	else if (ch_4_ctl_w_sel) begin
2602       1/1          		ch_4_int_tc_mask	&lt;= wdata[1];
2603       1/1          		ch_4_int_err_mask	&lt;= wdata[2];
2604       1/1          		ch_4_int_abt_mask	&lt;= wdata[3];
2605       1/1          		ch_4_dst_req_sel	&lt;= wdata[7:4];
2606       1/1          		ch_4_src_req_sel	&lt;= wdata[11:8];
2607       1/1          		ch_4_dst_addr_ctl	&lt;= wdata[13:12];
2608       1/1          		ch_4_src_addr_ctl	&lt;= wdata[15:14];
2609       1/1          		ch_4_dst_mode		&lt;= wdata[16];
2610       1/1          		ch_4_src_mode		&lt;= wdata[17];
2611       1/1          		ch_4_dst_width		&lt;= wdata[20:18];
2612       1/1          		ch_4_src_width		&lt;= wdata[23:21];
2613       1/1          		ch_4_src_burst_size	&lt;= wdata[27:24];
2614       1/1          		ch_4_priority		&lt;= wdata[29];
2615                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2616       1/1          		ch_4_dst_bus_inf_idx	&lt;= wdata[30];
2617       1/1          		ch_4_src_bus_inf_idx	&lt;= wdata[31];
2618                    `endif
2619                    	end
2620       1/1          	else if (dma0_ch_4_ctl_wen) begin
2621       1/1          		ch_4_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2622       1/1          		ch_4_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2623       1/1          		ch_4_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2624       1/1          		ch_4_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2625       1/1          		ch_4_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2626       1/1          		ch_4_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2627       1/1          		ch_4_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2628       1/1          		ch_4_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2629       1/1          		ch_4_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2630       1/1          		ch_4_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2631       1/1          		ch_4_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2632       1/1          		ch_4_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2633       1/1          		ch_4_priority		&lt;= dma0_ch_ctl_wdata_pri;
2634                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2635       1/1          		ch_4_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2636       1/1          		ch_4_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2637                    `endif
2638                    	end
2639                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2640       1/1          	else if (dma1_ch_4_ctl_wen) begin
2641       <font color = "red">0/1     ==>  		ch_4_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2642       <font color = "red">0/1     ==>  		ch_4_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2643       <font color = "red">0/1     ==>  		ch_4_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2644       <font color = "red">0/1     ==>  		ch_4_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2645       <font color = "red">0/1     ==>  		ch_4_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2646       <font color = "red">0/1     ==>  		ch_4_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2647       <font color = "red">0/1     ==>  		ch_4_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2648       <font color = "red">0/1     ==>  		ch_4_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2649       <font color = "red">0/1     ==>  		ch_4_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2650       <font color = "red">0/1     ==>  		ch_4_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2651       <font color = "red">0/1     ==>  		ch_4_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2652       <font color = "red">0/1     ==>  		ch_4_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2653       <font color = "red">0/1     ==>  		ch_4_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2654                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2655       <font color = "red">0/1     ==>  		ch_4_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2656       <font color = "red">0/1     ==>  		ch_4_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2657                    	 `endif
2658                    	end
                        MISSING_ELSE
2659                    `endif
2660                    end
2661                    always @(posedge aclk or negedge aresetn) begin
2662       1/1          	if (!aresetn) begin
2663       1/1          		ch_4_en			&lt;= 1'b0;
2664                    	end
2665       1/1          	else if (ch_4_ctl_w_sel) begin
2666       1/1          		ch_4_en			&lt;= wdata[0];
2667                    	end
2668       1/1          	else if (dma0_ch_4_en_wen | dma_soft_reset) begin
2669       1/1          		ch_4_en			&lt;= 1'b0;
2670                    	end
2671                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2672       1/1          	else if (dma1_ch_4_en_wen) begin
2673       1/1          		ch_4_en			&lt;= 1'b0;
2674                    	end
                        MISSING_ELSE
2675                    `endif
2676                    end
2677                    
2678                    always @(posedge aclk or negedge aresetn) begin
2679       1/1          	if (!aresetn) begin
2680       1/1          		ch_4_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2681                    	end
2682       1/1          	else if (ch_4_tts_w_sel) begin
2683       1/1          		ch_4_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2684                    	end
2685       1/1          	else if (dma0_ch_4_tts_wen) begin
2686       1/1          		ch_4_tts 	&lt;= dma0_ch_tts_wdata;
2687                    	end
2688                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2689       1/1          	else if (dma1_ch_4_tts_wen) begin
2690       1/1          		ch_4_tts 	&lt;= dma1_ch_tts_wdata;
2691                    	end
                        MISSING_ELSE
2692                    `endif
2693                    end
2694                    `endif
2695                    `ifdef DMAC_CONFIG_CH5
2696                    
2697                    assign ch_5_ctl = {
2698                    		ch_5_src_bus_inf_idx, ch_5_dst_bus_inf_idx,
2699                    		ch_5_priority, 1'b0, ch_5_src_burst_size, ch_5_src_width, ch_5_dst_width,
2700                    		ch_5_src_mode, ch_5_dst_mode, ch_5_src_addr_ctl, ch_5_dst_addr_ctl,
2701                    		ch_5_src_req_sel, ch_5_dst_req_sel, ch_5_int_abt_mask,
2702                    		ch_5_int_err_mask, ch_5_int_tc_mask, ch_5_en};
2703                    always @(posedge aclk or negedge aresetn) begin
2704       1/1          	if (!aresetn) begin
2705       1/1          		ch_5_int_tc_mask	&lt;= 1'b0;
2706       1/1          		ch_5_int_err_mask	&lt;= 1'b0;
2707       1/1          		ch_5_int_abt_mask	&lt;= 1'b0;
2708       1/1          		ch_5_dst_req_sel	&lt;= 4'b0;
2709       1/1          		ch_5_src_req_sel	&lt;= 4'b0;
2710       1/1          		ch_5_dst_addr_ctl	&lt;= 2'b0;
2711       1/1          		ch_5_src_addr_ctl	&lt;= 2'b0;
2712       1/1          		ch_5_dst_mode		&lt;= 1'b0;
2713       1/1          		ch_5_src_mode		&lt;= 1'b0;
2714       1/1          		ch_5_dst_width		&lt;= 3'b0;
2715       1/1          		ch_5_src_width		&lt;= 3'b0;
2716       1/1          		ch_5_src_burst_size	&lt;= 4'b0;
2717       1/1          		ch_5_priority		&lt;= 1'b0;
2718                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2719       1/1          		ch_5_dst_bus_inf_idx	&lt;= 1'b0;
2720       1/1          		ch_5_src_bus_inf_idx	&lt;= 1'b0;
2721                    `endif
2722                    	end
2723       1/1          	else if (ch_5_ctl_w_sel) begin
2724       1/1          		ch_5_int_tc_mask	&lt;= wdata[1];
2725       1/1          		ch_5_int_err_mask	&lt;= wdata[2];
2726       1/1          		ch_5_int_abt_mask	&lt;= wdata[3];
2727       1/1          		ch_5_dst_req_sel	&lt;= wdata[7:4];
2728       1/1          		ch_5_src_req_sel	&lt;= wdata[11:8];
2729       1/1          		ch_5_dst_addr_ctl	&lt;= wdata[13:12];
2730       1/1          		ch_5_src_addr_ctl	&lt;= wdata[15:14];
2731       1/1          		ch_5_dst_mode		&lt;= wdata[16];
2732       1/1          		ch_5_src_mode		&lt;= wdata[17];
2733       1/1          		ch_5_dst_width		&lt;= wdata[20:18];
2734       1/1          		ch_5_src_width		&lt;= wdata[23:21];
2735       1/1          		ch_5_src_burst_size	&lt;= wdata[27:24];
2736       1/1          		ch_5_priority		&lt;= wdata[29];
2737                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2738       1/1          		ch_5_dst_bus_inf_idx	&lt;= wdata[30];
2739       1/1          		ch_5_src_bus_inf_idx	&lt;= wdata[31];
2740                    `endif
2741                    	end
2742       1/1          	else if (dma0_ch_5_ctl_wen) begin
2743       1/1          		ch_5_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2744       1/1          		ch_5_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2745       1/1          		ch_5_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2746       1/1          		ch_5_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2747       1/1          		ch_5_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2748       1/1          		ch_5_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2749       1/1          		ch_5_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2750       1/1          		ch_5_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2751       1/1          		ch_5_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2752       1/1          		ch_5_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2753       1/1          		ch_5_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2754       1/1          		ch_5_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2755       1/1          		ch_5_priority		&lt;= dma0_ch_ctl_wdata_pri;
2756                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2757       1/1          		ch_5_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2758       1/1          		ch_5_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2759                    `endif
2760                    	end
2761                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2762       1/1          	else if (dma1_ch_5_ctl_wen) begin
2763       <font color = "red">0/1     ==>  		ch_5_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2764       <font color = "red">0/1     ==>  		ch_5_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2765       <font color = "red">0/1     ==>  		ch_5_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2766       <font color = "red">0/1     ==>  		ch_5_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2767       <font color = "red">0/1     ==>  		ch_5_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2768       <font color = "red">0/1     ==>  		ch_5_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2769       <font color = "red">0/1     ==>  		ch_5_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2770       <font color = "red">0/1     ==>  		ch_5_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2771       <font color = "red">0/1     ==>  		ch_5_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2772       <font color = "red">0/1     ==>  		ch_5_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2773       <font color = "red">0/1     ==>  		ch_5_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2774       <font color = "red">0/1     ==>  		ch_5_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2775       <font color = "red">0/1     ==>  		ch_5_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2776                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2777       <font color = "red">0/1     ==>  		ch_5_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2778       <font color = "red">0/1     ==>  		ch_5_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2779                    	 `endif
2780                    	end
                        MISSING_ELSE
2781                    `endif
2782                    end
2783                    always @(posedge aclk or negedge aresetn) begin
2784       1/1          	if (!aresetn) begin
2785       1/1          		ch_5_en			&lt;= 1'b0;
2786                    	end
2787       1/1          	else if (ch_5_ctl_w_sel) begin
2788       1/1          		ch_5_en			&lt;= wdata[0];
2789                    	end
2790       1/1          	else if (dma0_ch_5_en_wen | dma_soft_reset) begin
2791       1/1          		ch_5_en			&lt;= 1'b0;
2792                    	end
2793                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2794       1/1          	else if (dma1_ch_5_en_wen) begin
2795       <font color = "red">0/1     ==>  		ch_5_en			&lt;= 1'b0;</font>
2796                    	end
                        MISSING_ELSE
2797                    `endif
2798                    end
2799                    
2800                    always @(posedge aclk or negedge aresetn) begin
2801       1/1          	if (!aresetn) begin
2802       1/1          		ch_5_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2803                    	end
2804       1/1          	else if (ch_5_tts_w_sel) begin
2805       1/1          		ch_5_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2806                    	end
2807       1/1          	else if (dma0_ch_5_tts_wen) begin
2808       1/1          		ch_5_tts 	&lt;= dma0_ch_tts_wdata;
2809                    	end
2810                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2811       1/1          	else if (dma1_ch_5_tts_wen) begin
2812       <font color = "red">0/1     ==>  		ch_5_tts 	&lt;= dma1_ch_tts_wdata;</font>
2813                    	end
                        MISSING_ELSE
2814                    `endif
2815                    end
2816                    `endif
2817                    `ifdef DMAC_CONFIG_CH6
2818                    
2819                    assign ch_6_ctl = {
2820                    		ch_6_src_bus_inf_idx, ch_6_dst_bus_inf_idx,
2821                    		ch_6_priority, 1'b0, ch_6_src_burst_size, ch_6_src_width, ch_6_dst_width,
2822                    		ch_6_src_mode, ch_6_dst_mode, ch_6_src_addr_ctl, ch_6_dst_addr_ctl,
2823                    		ch_6_src_req_sel, ch_6_dst_req_sel, ch_6_int_abt_mask,
2824                    		ch_6_int_err_mask, ch_6_int_tc_mask, ch_6_en};
2825                    always @(posedge aclk or negedge aresetn) begin
2826       1/1          	if (!aresetn) begin
2827       1/1          		ch_6_int_tc_mask	&lt;= 1'b0;
2828       1/1          		ch_6_int_err_mask	&lt;= 1'b0;
2829       1/1          		ch_6_int_abt_mask	&lt;= 1'b0;
2830       1/1          		ch_6_dst_req_sel	&lt;= 4'b0;
2831       1/1          		ch_6_src_req_sel	&lt;= 4'b0;
2832       1/1          		ch_6_dst_addr_ctl	&lt;= 2'b0;
2833       1/1          		ch_6_src_addr_ctl	&lt;= 2'b0;
2834       1/1          		ch_6_dst_mode		&lt;= 1'b0;
2835       1/1          		ch_6_src_mode		&lt;= 1'b0;
2836       1/1          		ch_6_dst_width		&lt;= 3'b0;
2837       1/1          		ch_6_src_width		&lt;= 3'b0;
2838       1/1          		ch_6_src_burst_size	&lt;= 4'b0;
2839       1/1          		ch_6_priority		&lt;= 1'b0;
2840                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2841       1/1          		ch_6_dst_bus_inf_idx	&lt;= 1'b0;
2842       1/1          		ch_6_src_bus_inf_idx	&lt;= 1'b0;
2843                    `endif
2844                    	end
2845       1/1          	else if (ch_6_ctl_w_sel) begin
2846       1/1          		ch_6_int_tc_mask	&lt;= wdata[1];
2847       1/1          		ch_6_int_err_mask	&lt;= wdata[2];
2848       1/1          		ch_6_int_abt_mask	&lt;= wdata[3];
2849       1/1          		ch_6_dst_req_sel	&lt;= wdata[7:4];
2850       1/1          		ch_6_src_req_sel	&lt;= wdata[11:8];
2851       1/1          		ch_6_dst_addr_ctl	&lt;= wdata[13:12];
2852       1/1          		ch_6_src_addr_ctl	&lt;= wdata[15:14];
2853       1/1          		ch_6_dst_mode		&lt;= wdata[16];
2854       1/1          		ch_6_src_mode		&lt;= wdata[17];
2855       1/1          		ch_6_dst_width		&lt;= wdata[20:18];
2856       1/1          		ch_6_src_width		&lt;= wdata[23:21];
2857       1/1          		ch_6_src_burst_size	&lt;= wdata[27:24];
2858       1/1          		ch_6_priority		&lt;= wdata[29];
2859                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2860       1/1          		ch_6_dst_bus_inf_idx	&lt;= wdata[30];
2861       1/1          		ch_6_src_bus_inf_idx	&lt;= wdata[31];
2862                    `endif
2863                    	end
2864       1/1          	else if (dma0_ch_6_ctl_wen) begin
2865       1/1          		ch_6_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2866       1/1          		ch_6_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2867       1/1          		ch_6_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2868       1/1          		ch_6_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2869       1/1          		ch_6_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2870       1/1          		ch_6_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2871       1/1          		ch_6_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2872       1/1          		ch_6_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2873       1/1          		ch_6_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2874       1/1          		ch_6_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2875       1/1          		ch_6_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2876       1/1          		ch_6_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2877       1/1          		ch_6_priority		&lt;= dma0_ch_ctl_wdata_pri;
2878                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2879       1/1          		ch_6_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
2880       1/1          		ch_6_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
2881                    `endif
2882                    	end
2883                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2884       1/1          	else if (dma1_ch_6_ctl_wen) begin
2885       <font color = "red">0/1     ==>  		ch_6_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
2886       <font color = "red">0/1     ==>  		ch_6_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
2887       <font color = "red">0/1     ==>  		ch_6_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
2888       <font color = "red">0/1     ==>  		ch_6_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
2889       <font color = "red">0/1     ==>  		ch_6_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
2890       <font color = "red">0/1     ==>  		ch_6_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
2891       <font color = "red">0/1     ==>  		ch_6_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
2892       <font color = "red">0/1     ==>  		ch_6_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
2893       <font color = "red">0/1     ==>  		ch_6_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
2894       <font color = "red">0/1     ==>  		ch_6_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
2895       <font color = "red">0/1     ==>  		ch_6_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
2896       <font color = "red">0/1     ==>  		ch_6_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
2897       <font color = "red">0/1     ==>  		ch_6_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
2898                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2899       <font color = "red">0/1     ==>  		ch_6_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
2900       <font color = "red">0/1     ==>  		ch_6_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
2901                    	 `endif
2902                    	end
                        MISSING_ELSE
2903                    `endif
2904                    end
2905                    always @(posedge aclk or negedge aresetn) begin
2906       1/1          	if (!aresetn) begin
2907       1/1          		ch_6_en			&lt;= 1'b0;
2908                    	end
2909       1/1          	else if (ch_6_ctl_w_sel) begin
2910       1/1          		ch_6_en			&lt;= wdata[0];
2911                    	end
2912       1/1          	else if (dma0_ch_6_en_wen | dma_soft_reset) begin
2913       1/1          		ch_6_en			&lt;= 1'b0;
2914                    	end
2915                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2916       1/1          	else if (dma1_ch_6_en_wen) begin
2917       1/1          		ch_6_en			&lt;= 1'b0;
2918                    	end
                        MISSING_ELSE
2919                    `endif
2920                    end
2921                    
2922                    always @(posedge aclk or negedge aresetn) begin
2923       1/1          	if (!aresetn) begin
2924       1/1          		ch_6_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
2925                    	end
2926       1/1          	else if (ch_6_tts_w_sel) begin
2927       1/1          		ch_6_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
2928                    	end
2929       1/1          	else if (dma0_ch_6_tts_wen) begin
2930       1/1          		ch_6_tts 	&lt;= dma0_ch_tts_wdata;
2931                    	end
2932                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
2933       1/1          	else if (dma1_ch_6_tts_wen) begin
2934       1/1          		ch_6_tts 	&lt;= dma1_ch_tts_wdata;
2935                    	end
                        MISSING_ELSE
2936                    `endif
2937                    end
2938                    `endif
2939                    `ifdef DMAC_CONFIG_CH7
2940                    
2941                    assign ch_7_ctl = {
2942                    		ch_7_src_bus_inf_idx, ch_7_dst_bus_inf_idx,
2943                    		ch_7_priority, 1'b0, ch_7_src_burst_size, ch_7_src_width, ch_7_dst_width,
2944                    		ch_7_src_mode, ch_7_dst_mode, ch_7_src_addr_ctl, ch_7_dst_addr_ctl,
2945                    		ch_7_src_req_sel, ch_7_dst_req_sel, ch_7_int_abt_mask,
2946                    		ch_7_int_err_mask, ch_7_int_tc_mask, ch_7_en};
2947                    always @(posedge aclk or negedge aresetn) begin
2948       1/1          	if (!aresetn) begin
2949       1/1          		ch_7_int_tc_mask	&lt;= 1'b0;
2950       1/1          		ch_7_int_err_mask	&lt;= 1'b0;
2951       1/1          		ch_7_int_abt_mask	&lt;= 1'b0;
2952       1/1          		ch_7_dst_req_sel	&lt;= 4'b0;
2953       1/1          		ch_7_src_req_sel	&lt;= 4'b0;
2954       1/1          		ch_7_dst_addr_ctl	&lt;= 2'b0;
2955       1/1          		ch_7_src_addr_ctl	&lt;= 2'b0;
2956       1/1          		ch_7_dst_mode		&lt;= 1'b0;
2957       1/1          		ch_7_src_mode		&lt;= 1'b0;
2958       1/1          		ch_7_dst_width		&lt;= 3'b0;
2959       1/1          		ch_7_src_width		&lt;= 3'b0;
2960       1/1          		ch_7_src_burst_size	&lt;= 4'b0;
2961       1/1          		ch_7_priority		&lt;= 1'b0;
2962                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2963       1/1          		ch_7_dst_bus_inf_idx	&lt;= 1'b0;
2964       1/1          		ch_7_src_bus_inf_idx	&lt;= 1'b0;
2965                    `endif
2966                    	end
2967       1/1          	else if (ch_7_ctl_w_sel) begin
2968       1/1          		ch_7_int_tc_mask	&lt;= wdata[1];
2969       1/1          		ch_7_int_err_mask	&lt;= wdata[2];
2970       1/1          		ch_7_int_abt_mask	&lt;= wdata[3];
2971       1/1          		ch_7_dst_req_sel	&lt;= wdata[7:4];
2972       1/1          		ch_7_src_req_sel	&lt;= wdata[11:8];
2973       1/1          		ch_7_dst_addr_ctl	&lt;= wdata[13:12];
2974       1/1          		ch_7_src_addr_ctl	&lt;= wdata[15:14];
2975       1/1          		ch_7_dst_mode		&lt;= wdata[16];
2976       1/1          		ch_7_src_mode		&lt;= wdata[17];
2977       1/1          		ch_7_dst_width		&lt;= wdata[20:18];
2978       1/1          		ch_7_src_width		&lt;= wdata[23:21];
2979       1/1          		ch_7_src_burst_size	&lt;= wdata[27:24];
2980       1/1          		ch_7_priority		&lt;= wdata[29];
2981                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
2982       1/1          		ch_7_dst_bus_inf_idx	&lt;= wdata[30];
2983       1/1          		ch_7_src_bus_inf_idx	&lt;= wdata[31];
2984                    `endif
2985                    	end
2986       1/1          	else if (dma0_ch_7_ctl_wen) begin
2987       1/1          		ch_7_int_tc_mask	&lt;= dma0_ch_ctl_wdata[1];
2988       1/1          		ch_7_int_err_mask	&lt;= dma0_ch_ctl_wdata[2];
2989       1/1          		ch_7_int_abt_mask	&lt;= dma0_ch_ctl_wdata[3];
2990       1/1          		ch_7_dst_req_sel	&lt;= dma0_ch_ctl_wdata[7:4];
2991       1/1          		ch_7_src_req_sel	&lt;= dma0_ch_ctl_wdata[11:8];
2992       1/1          		ch_7_dst_addr_ctl	&lt;= dma0_ch_ctl_wdata[13:12];
2993       1/1          		ch_7_src_addr_ctl	&lt;= dma0_ch_ctl_wdata[15:14];
2994       1/1          		ch_7_dst_mode		&lt;= dma0_ch_ctl_wdata[16];
2995       1/1          		ch_7_src_mode		&lt;= dma0_ch_ctl_wdata[17];
2996       1/1          		ch_7_dst_width		&lt;= dma0_ch_ctl_wdata[20:18];
2997       1/1          		ch_7_src_width		&lt;= dma0_ch_ctl_wdata[23:21];
2998       1/1          		ch_7_src_burst_size	&lt;= dma0_ch_ctl_wdata[27:24];
2999       1/1          		ch_7_priority		&lt;= dma0_ch_ctl_wdata_pri;
3000                    `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3001       1/1          		ch_7_dst_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[0];
3002       1/1          		ch_7_src_bus_inf_idx	&lt;= dma0_ch_ctl_wdata_idx[1];
3003                    `endif
3004                    	end
3005                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3006       1/1          	else if (dma1_ch_7_ctl_wen) begin
3007       <font color = "red">0/1     ==>  		ch_7_int_tc_mask	&lt;= dma1_ch_ctl_wdata[1];</font>
3008       <font color = "red">0/1     ==>  		ch_7_int_err_mask	&lt;= dma1_ch_ctl_wdata[2];</font>
3009       <font color = "red">0/1     ==>  		ch_7_int_abt_mask	&lt;= dma1_ch_ctl_wdata[3];</font>
3010       <font color = "red">0/1     ==>  		ch_7_dst_req_sel	&lt;= dma1_ch_ctl_wdata[7:4];</font>
3011       <font color = "red">0/1     ==>  		ch_7_src_req_sel	&lt;= dma1_ch_ctl_wdata[11:8];</font>
3012       <font color = "red">0/1     ==>  		ch_7_dst_addr_ctl	&lt;= dma1_ch_ctl_wdata[13:12];</font>
3013       <font color = "red">0/1     ==>  		ch_7_src_addr_ctl	&lt;= dma1_ch_ctl_wdata[15:14];</font>
3014       <font color = "red">0/1     ==>  		ch_7_dst_mode		&lt;= dma1_ch_ctl_wdata[16];</font>
3015       <font color = "red">0/1     ==>  		ch_7_src_mode		&lt;= dma1_ch_ctl_wdata[17];</font>
3016       <font color = "red">0/1     ==>  		ch_7_dst_width		&lt;= dma1_ch_ctl_wdata[20:18];</font>
3017       <font color = "red">0/1     ==>  		ch_7_src_width		&lt;= dma1_ch_ctl_wdata[23:21];</font>
3018       <font color = "red">0/1     ==>  		ch_7_src_burst_size	&lt;= dma1_ch_ctl_wdata[27:24];</font>
3019       <font color = "red">0/1     ==>  		ch_7_priority		&lt;= dma1_ch_ctl_wdata_pri;</font>
3020                    	 `ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3021       <font color = "red">0/1     ==>  		ch_7_dst_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[0];</font>
3022       <font color = "red">0/1     ==>  		ch_7_src_bus_inf_idx	&lt;= dma1_ch_ctl_wdata_idx[1];</font>
3023                    	 `endif
3024                    	end
                        MISSING_ELSE
3025                    `endif
3026                    end
3027                    always @(posedge aclk or negedge aresetn) begin
3028       1/1          	if (!aresetn) begin
3029       1/1          		ch_7_en			&lt;= 1'b0;
3030                    	end
3031       1/1          	else if (ch_7_ctl_w_sel) begin
3032       1/1          		ch_7_en			&lt;= wdata[0];
3033                    	end
3034       1/1          	else if (dma0_ch_7_en_wen | dma_soft_reset) begin
3035       1/1          		ch_7_en			&lt;= 1'b0;
3036                    	end
3037                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3038       1/1          	else if (dma1_ch_7_en_wen) begin
3039       <font color = "red">0/1     ==>  		ch_7_en			&lt;= 1'b0;</font>
3040                    	end
                        MISSING_ELSE
3041                    `endif
3042                    end
3043                    
3044                    always @(posedge aclk or negedge aresetn) begin
3045       1/1          	if (!aresetn) begin
3046       1/1          		ch_7_tts	&lt;= {`ATCDMAC300_TTS_WIDTH{1'b0}};
3047                    	end
3048       1/1          	else if (ch_7_tts_w_sel) begin
3049       1/1          		ch_7_tts 	&lt;= wdata[(`ATCDMAC300_TTS_WIDTH-1):0];
3050                    	end
3051       1/1          	else if (dma0_ch_7_tts_wen) begin
3052       1/1          		ch_7_tts 	&lt;= dma0_ch_tts_wdata;
3053                    	end
3054                    `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3055       1/1          	else if (dma1_ch_7_tts_wen) begin
3056       <font color = "red">0/1     ==>  		ch_7_tts 	&lt;= dma1_ch_tts_wdata;</font>
3057                    	end
                        MISSING_ELSE
3058                    `endif
3059                    end
3060                    `endif
3061                    
3062                    
3063                    generate
3064                     if (ADDR_WIDTH &gt; 32) begin : address_gt_32_reg_assign
3065                    	`ifdef DMAC_CONFIG_CH0
3066                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_0_src_addr_h;
3067                    reg	[31:0]                          	ch_0_src_addr_l;
3068                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_0_dst_addr_h;
3069                    reg	[31:0]                          	ch_0_dst_addr_l;
3070                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_0_llp_reg_h;
3071                    reg	[31:3]                          	ch_0_llp_reg_l;
3072                    assign ch_0_src_addr = {ch_0_src_addr_h,ch_0_src_addr_l};
3073                    assign ch_0_dst_addr = {ch_0_dst_addr_h,ch_0_dst_addr_l};
3074                    assign ch_0_llp_reg = {ch_0_llp_reg_h,ch_0_llp_reg_l};
3075                    	wire ch_0_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'h4c);
3076                    	wire ch_0_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'h54);
3077                    	wire ch_0_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h4c);
3078                    	wire ch_0_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h54);
3079                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3080                    	wire ch_0_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'h5c);
3081                    	wire ch_0_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h5c);
3082                    	`endif
3083                    	always @(posedge aclk or negedge aresetn) begin
3084                    		if (!aresetn) begin
3085                    			ch_0_src_addr_l[31:0]	&lt;= 32'h0;
3086                    		end
3087                    		else if (ch_0_src_addr_w_sel) begin
3088                    	 		ch_0_src_addr_l[31:0] 	&lt;= wdata[31:0];
3089                    		end
3090                    		else if (dma0_ch_0_src_addr_wen[0]) begin
3091                    	 		ch_0_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3092                    		end
3093                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3094                    		else if (dma1_ch_0_src_addr_wen[0]) begin
3095                    	 		ch_0_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3096                    		end
3097                    	 `endif
3098                    	end
3099                    	always @(posedge aclk or negedge aresetn) begin
3100                    		if (!aresetn) begin
3101                    			ch_0_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3102                    		end
3103                    		else if (ch_0_src_addr_h_w_sel) begin
3104                    	 		ch_0_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3105                    		end
3106                    		else if (dma0_ch_0_src_addr_wen[1]) begin
3107                    	 		ch_0_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3108                    		end
3109                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3110                    		else if (dma1_ch_0_src_addr_wen[1]) begin
3111                    	 		ch_0_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3112                    		end
3113                    	 `endif
3114                    	end
3115                    
3116                    	always @(posedge aclk or negedge aresetn) begin
3117                    		if (!aresetn) begin
3118                    			ch_0_dst_addr_l[31:0]	&lt;= 32'h0;
3119                    		end
3120                    		else if (ch_0_dst_addr_w_sel) begin
3121                    	 		ch_0_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3122                    		end
3123                    		else if (dma0_ch_0_dst_addr_wen[0]) begin
3124                    	 		ch_0_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3125                    		end
3126                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3127                    		else if (dma1_ch_0_dst_addr_wen[0]) begin
3128                    	 		ch_0_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3129                    		end
3130                    	 `endif
3131                    	end
3132                    	always @(posedge aclk or negedge aresetn) begin
3133                    		if (!aresetn) begin
3134                    			ch_0_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3135                    		end
3136                    		else if (ch_0_dst_addr_h_w_sel) begin
3137                    	 		ch_0_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3138                    		end
3139                    		else if (dma0_ch_0_dst_addr_wen[1]) begin
3140                    	 		ch_0_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3141                    		end
3142                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3143                    		else if (dma1_ch_0_dst_addr_wen[1]) begin
3144                    	 		ch_0_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3145                    		end
3146                    	 `endif
3147                    	end
3148                    
3149                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3150                    	always @(posedge aclk or negedge aresetn) begin
3151                    		if (!aresetn) begin
3152                    			ch_0_llp_reg_l[31:3]	&lt;= 29'h0;
3153                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3154                    			ch_0_lld_bus_inf_idx &lt;= 1'b0;
3155                    		`endif
3156                    		end
3157                    		else if (ch_0_llp_w_sel) begin
3158                    	 		ch_0_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3159                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3160                    			ch_0_lld_bus_inf_idx &lt;= wdata[0];
3161                    		`endif
3162                    		end
3163                    		else if (dma0_ch_0_llp_wen[0]) begin
3164                    	 		ch_0_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3165                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3166                    			ch_0_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3167                    		`endif
3168                    		end
3169                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3170                    		else if (dma1_ch_0_llp_wen[0]) begin
3171                    	 		ch_0_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3172                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3173                    			ch_0_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3174                    			`endif
3175                    		end
3176                    	  `endif
3177                    	end
3178                    	always @(posedge aclk or negedge aresetn) begin
3179                    		if (!aresetn) begin
3180                    			ch_0_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3181                    		end
3182                    		else if (ch_0_llp_h_w_sel) begin
3183                    	 		ch_0_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3184                    		end
3185                    		else if (dma0_ch_0_llp_wen[1]) begin
3186                    	 		ch_0_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3187                    		end
3188                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3189                    		else if (dma1_ch_0_llp_wen[1]) begin
3190                    	 		ch_0_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3191                    		end
3192                    	  `endif
3193                    	end
3194                    	assign ch_0_llp	= {ch_0_llp_reg, 2'b0, ch_0_lld_bus_inf_idx};
3195                    	  `endif
3196                    	`else
3197                    	assign ch_0_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3198                    	assign ch_0_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3199                    	`endif
3200                    
3201                    	`ifdef DMAC_CONFIG_CH1
3202                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_1_src_addr_h;
3203                    reg	[31:0]                          	ch_1_src_addr_l;
3204                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_1_dst_addr_h;
3205                    reg	[31:0]                          	ch_1_dst_addr_l;
3206                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_1_llp_reg_h;
3207                    reg	[31:3]                          	ch_1_llp_reg_l;
3208                    assign ch_1_src_addr = {ch_1_src_addr_h,ch_1_src_addr_l};
3209                    assign ch_1_dst_addr = {ch_1_dst_addr_h,ch_1_dst_addr_l};
3210                    assign ch_1_llp_reg = {ch_1_llp_reg_h,ch_1_llp_reg_l};
3211                    	wire ch_1_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'h6c);
3212                    	wire ch_1_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'h74);
3213                    	wire ch_1_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h6c);
3214                    	wire ch_1_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h74);
3215                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3216                    	wire ch_1_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'h7c);
3217                    	wire ch_1_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h7c);
3218                    	`endif
3219                    	always @(posedge aclk or negedge aresetn) begin
3220                    		if (!aresetn) begin
3221                    			ch_1_src_addr_l[31:0]	&lt;= 32'h0;
3222                    		end
3223                    		else if (ch_1_src_addr_w_sel) begin
3224                    	 		ch_1_src_addr_l[31:0] 	&lt;= wdata[31:0];
3225                    		end
3226                    		else if (dma0_ch_1_src_addr_wen[0]) begin
3227                    	 		ch_1_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3228                    		end
3229                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3230                    		else if (dma1_ch_1_src_addr_wen[0]) begin
3231                    	 		ch_1_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3232                    		end
3233                    	 `endif
3234                    	end
3235                    	always @(posedge aclk or negedge aresetn) begin
3236                    		if (!aresetn) begin
3237                    			ch_1_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3238                    		end
3239                    		else if (ch_1_src_addr_h_w_sel) begin
3240                    	 		ch_1_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3241                    		end
3242                    		else if (dma0_ch_1_src_addr_wen[1]) begin
3243                    	 		ch_1_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3244                    		end
3245                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3246                    		else if (dma1_ch_1_src_addr_wen[1]) begin
3247                    	 		ch_1_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3248                    		end
3249                    	 `endif
3250                    	end
3251                    
3252                    	always @(posedge aclk or negedge aresetn) begin
3253                    		if (!aresetn) begin
3254                    			ch_1_dst_addr_l[31:0]	&lt;= 32'h0;
3255                    		end
3256                    		else if (ch_1_dst_addr_w_sel) begin
3257                    	 		ch_1_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3258                    		end
3259                    		else if (dma0_ch_1_dst_addr_wen[0]) begin
3260                    	 		ch_1_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3261                    		end
3262                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3263                    		else if (dma1_ch_1_dst_addr_wen[0]) begin
3264                    	 		ch_1_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3265                    		end
3266                    	 `endif
3267                    	end
3268                    	always @(posedge aclk or negedge aresetn) begin
3269                    		if (!aresetn) begin
3270                    			ch_1_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3271                    		end
3272                    		else if (ch_1_dst_addr_h_w_sel) begin
3273                    	 		ch_1_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3274                    		end
3275                    		else if (dma0_ch_1_dst_addr_wen[1]) begin
3276                    	 		ch_1_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3277                    		end
3278                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3279                    		else if (dma1_ch_1_dst_addr_wen[1]) begin
3280                    	 		ch_1_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3281                    		end
3282                    	 `endif
3283                    	end
3284                    
3285                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3286                    	always @(posedge aclk or negedge aresetn) begin
3287                    		if (!aresetn) begin
3288                    			ch_1_llp_reg_l[31:3]	&lt;= 29'h0;
3289                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3290                    			ch_1_lld_bus_inf_idx &lt;= 1'b0;
3291                    		`endif
3292                    		end
3293                    		else if (ch_1_llp_w_sel) begin
3294                    	 		ch_1_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3295                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3296                    			ch_1_lld_bus_inf_idx &lt;= wdata[0];
3297                    		`endif
3298                    		end
3299                    		else if (dma0_ch_1_llp_wen[0]) begin
3300                    	 		ch_1_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3301                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3302                    			ch_1_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3303                    		`endif
3304                    		end
3305                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3306                    		else if (dma1_ch_1_llp_wen[0]) begin
3307                    	 		ch_1_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3308                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3309                    			ch_1_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3310                    			`endif
3311                    		end
3312                    	  `endif
3313                    	end
3314                    	always @(posedge aclk or negedge aresetn) begin
3315                    		if (!aresetn) begin
3316                    			ch_1_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3317                    		end
3318                    		else if (ch_1_llp_h_w_sel) begin
3319                    	 		ch_1_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3320                    		end
3321                    		else if (dma0_ch_1_llp_wen[1]) begin
3322                    	 		ch_1_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3323                    		end
3324                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3325                    		else if (dma1_ch_1_llp_wen[1]) begin
3326                    	 		ch_1_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3327                    		end
3328                    	  `endif
3329                    	end
3330                    	assign ch_1_llp	= {ch_1_llp_reg, 2'b0, ch_1_lld_bus_inf_idx};
3331                    	  `endif
3332                    	`else
3333                    	assign ch_1_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3334                    	assign ch_1_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3335                    	`endif
3336                    
3337                    	`ifdef DMAC_CONFIG_CH2
3338                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_2_src_addr_h;
3339                    reg	[31:0]                          	ch_2_src_addr_l;
3340                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_2_dst_addr_h;
3341                    reg	[31:0]                          	ch_2_dst_addr_l;
3342                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_2_llp_reg_h;
3343                    reg	[31:3]                          	ch_2_llp_reg_l;
3344                    assign ch_2_src_addr = {ch_2_src_addr_h,ch_2_src_addr_l};
3345                    assign ch_2_dst_addr = {ch_2_dst_addr_h,ch_2_dst_addr_l};
3346                    assign ch_2_llp_reg = {ch_2_llp_reg_h,ch_2_llp_reg_l};
3347                    	wire ch_2_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'h8c);
3348                    	wire ch_2_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'h94);
3349                    	wire ch_2_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h8c);
3350                    	wire ch_2_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h94);
3351                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3352                    	wire ch_2_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'h9c);
3353                    	wire ch_2_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h9c);
3354                    	`endif
3355                    	always @(posedge aclk or negedge aresetn) begin
3356                    		if (!aresetn) begin
3357                    			ch_2_src_addr_l[31:0]	&lt;= 32'h0;
3358                    		end
3359                    		else if (ch_2_src_addr_w_sel) begin
3360                    	 		ch_2_src_addr_l[31:0] 	&lt;= wdata[31:0];
3361                    		end
3362                    		else if (dma0_ch_2_src_addr_wen[0]) begin
3363                    	 		ch_2_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3364                    		end
3365                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3366                    		else if (dma1_ch_2_src_addr_wen[0]) begin
3367                    	 		ch_2_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3368                    		end
3369                    	 `endif
3370                    	end
3371                    	always @(posedge aclk or negedge aresetn) begin
3372                    		if (!aresetn) begin
3373                    			ch_2_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3374                    		end
3375                    		else if (ch_2_src_addr_h_w_sel) begin
3376                    	 		ch_2_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3377                    		end
3378                    		else if (dma0_ch_2_src_addr_wen[1]) begin
3379                    	 		ch_2_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3380                    		end
3381                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3382                    		else if (dma1_ch_2_src_addr_wen[1]) begin
3383                    	 		ch_2_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3384                    		end
3385                    	 `endif
3386                    	end
3387                    
3388                    	always @(posedge aclk or negedge aresetn) begin
3389                    		if (!aresetn) begin
3390                    			ch_2_dst_addr_l[31:0]	&lt;= 32'h0;
3391                    		end
3392                    		else if (ch_2_dst_addr_w_sel) begin
3393                    	 		ch_2_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3394                    		end
3395                    		else if (dma0_ch_2_dst_addr_wen[0]) begin
3396                    	 		ch_2_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3397                    		end
3398                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3399                    		else if (dma1_ch_2_dst_addr_wen[0]) begin
3400                    	 		ch_2_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3401                    		end
3402                    	 `endif
3403                    	end
3404                    	always @(posedge aclk or negedge aresetn) begin
3405                    		if (!aresetn) begin
3406                    			ch_2_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3407                    		end
3408                    		else if (ch_2_dst_addr_h_w_sel) begin
3409                    	 		ch_2_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3410                    		end
3411                    		else if (dma0_ch_2_dst_addr_wen[1]) begin
3412                    	 		ch_2_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3413                    		end
3414                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3415                    		else if (dma1_ch_2_dst_addr_wen[1]) begin
3416                    	 		ch_2_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3417                    		end
3418                    	 `endif
3419                    	end
3420                    
3421                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3422                    	always @(posedge aclk or negedge aresetn) begin
3423                    		if (!aresetn) begin
3424                    			ch_2_llp_reg_l[31:3]	&lt;= 29'h0;
3425                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3426                    			ch_2_lld_bus_inf_idx &lt;= 1'b0;
3427                    		`endif
3428                    		end
3429                    		else if (ch_2_llp_w_sel) begin
3430                    	 		ch_2_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3431                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3432                    			ch_2_lld_bus_inf_idx &lt;= wdata[0];
3433                    		`endif
3434                    		end
3435                    		else if (dma0_ch_2_llp_wen[0]) begin
3436                    	 		ch_2_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3437                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3438                    			ch_2_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3439                    		`endif
3440                    		end
3441                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3442                    		else if (dma1_ch_2_llp_wen[0]) begin
3443                    	 		ch_2_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3444                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3445                    			ch_2_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3446                    			`endif
3447                    		end
3448                    	  `endif
3449                    	end
3450                    	always @(posedge aclk or negedge aresetn) begin
3451                    		if (!aresetn) begin
3452                    			ch_2_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3453                    		end
3454                    		else if (ch_2_llp_h_w_sel) begin
3455                    	 		ch_2_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3456                    		end
3457                    		else if (dma0_ch_2_llp_wen[1]) begin
3458                    	 		ch_2_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3459                    		end
3460                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3461                    		else if (dma1_ch_2_llp_wen[1]) begin
3462                    	 		ch_2_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3463                    		end
3464                    	  `endif
3465                    	end
3466                    	assign ch_2_llp	= {ch_2_llp_reg, 2'b0, ch_2_lld_bus_inf_idx};
3467                    	  `endif
3468                    	`else
3469                    	assign ch_2_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3470                    	assign ch_2_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3471                    	`endif
3472                    
3473                    	`ifdef DMAC_CONFIG_CH3
3474                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_3_src_addr_h;
3475                    reg	[31:0]                          	ch_3_src_addr_l;
3476                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_3_dst_addr_h;
3477                    reg	[31:0]                          	ch_3_dst_addr_l;
3478                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_3_llp_reg_h;
3479                    reg	[31:3]                          	ch_3_llp_reg_l;
3480                    assign ch_3_src_addr = {ch_3_src_addr_h,ch_3_src_addr_l};
3481                    assign ch_3_dst_addr = {ch_3_dst_addr_h,ch_3_dst_addr_l};
3482                    assign ch_3_llp_reg = {ch_3_llp_reg_h,ch_3_llp_reg_l};
3483                    	wire ch_3_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'hac);
3484                    	wire ch_3_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'hb4);
3485                    	wire ch_3_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hac);
3486                    	wire ch_3_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hb4);
3487                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3488                    	wire ch_3_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'hbc);
3489                    	wire ch_3_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hbc);
3490                    	`endif
3491                    	always @(posedge aclk or negedge aresetn) begin
3492                    		if (!aresetn) begin
3493                    			ch_3_src_addr_l[31:0]	&lt;= 32'h0;
3494                    		end
3495                    		else if (ch_3_src_addr_w_sel) begin
3496                    	 		ch_3_src_addr_l[31:0] 	&lt;= wdata[31:0];
3497                    		end
3498                    		else if (dma0_ch_3_src_addr_wen[0]) begin
3499                    	 		ch_3_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3500                    		end
3501                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3502                    		else if (dma1_ch_3_src_addr_wen[0]) begin
3503                    	 		ch_3_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3504                    		end
3505                    	 `endif
3506                    	end
3507                    	always @(posedge aclk or negedge aresetn) begin
3508                    		if (!aresetn) begin
3509                    			ch_3_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3510                    		end
3511                    		else if (ch_3_src_addr_h_w_sel) begin
3512                    	 		ch_3_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3513                    		end
3514                    		else if (dma0_ch_3_src_addr_wen[1]) begin
3515                    	 		ch_3_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3516                    		end
3517                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3518                    		else if (dma1_ch_3_src_addr_wen[1]) begin
3519                    	 		ch_3_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3520                    		end
3521                    	 `endif
3522                    	end
3523                    
3524                    	always @(posedge aclk or negedge aresetn) begin
3525                    		if (!aresetn) begin
3526                    			ch_3_dst_addr_l[31:0]	&lt;= 32'h0;
3527                    		end
3528                    		else if (ch_3_dst_addr_w_sel) begin
3529                    	 		ch_3_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3530                    		end
3531                    		else if (dma0_ch_3_dst_addr_wen[0]) begin
3532                    	 		ch_3_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3533                    		end
3534                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3535                    		else if (dma1_ch_3_dst_addr_wen[0]) begin
3536                    	 		ch_3_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3537                    		end
3538                    	 `endif
3539                    	end
3540                    	always @(posedge aclk or negedge aresetn) begin
3541                    		if (!aresetn) begin
3542                    			ch_3_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3543                    		end
3544                    		else if (ch_3_dst_addr_h_w_sel) begin
3545                    	 		ch_3_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3546                    		end
3547                    		else if (dma0_ch_3_dst_addr_wen[1]) begin
3548                    	 		ch_3_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3549                    		end
3550                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3551                    		else if (dma1_ch_3_dst_addr_wen[1]) begin
3552                    	 		ch_3_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3553                    		end
3554                    	 `endif
3555                    	end
3556                    
3557                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3558                    	always @(posedge aclk or negedge aresetn) begin
3559                    		if (!aresetn) begin
3560                    			ch_3_llp_reg_l[31:3]	&lt;= 29'h0;
3561                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3562                    			ch_3_lld_bus_inf_idx &lt;= 1'b0;
3563                    		`endif
3564                    		end
3565                    		else if (ch_3_llp_w_sel) begin
3566                    	 		ch_3_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3567                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3568                    			ch_3_lld_bus_inf_idx &lt;= wdata[0];
3569                    		`endif
3570                    		end
3571                    		else if (dma0_ch_3_llp_wen[0]) begin
3572                    	 		ch_3_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3573                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3574                    			ch_3_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3575                    		`endif
3576                    		end
3577                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3578                    		else if (dma1_ch_3_llp_wen[0]) begin
3579                    	 		ch_3_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3580                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3581                    			ch_3_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3582                    			`endif
3583                    		end
3584                    	  `endif
3585                    	end
3586                    	always @(posedge aclk or negedge aresetn) begin
3587                    		if (!aresetn) begin
3588                    			ch_3_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3589                    		end
3590                    		else if (ch_3_llp_h_w_sel) begin
3591                    	 		ch_3_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3592                    		end
3593                    		else if (dma0_ch_3_llp_wen[1]) begin
3594                    	 		ch_3_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3595                    		end
3596                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3597                    		else if (dma1_ch_3_llp_wen[1]) begin
3598                    	 		ch_3_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3599                    		end
3600                    	  `endif
3601                    	end
3602                    	assign ch_3_llp	= {ch_3_llp_reg, 2'b0, ch_3_lld_bus_inf_idx};
3603                    	  `endif
3604                    	`else
3605                    	assign ch_3_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3606                    	assign ch_3_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3607                    	`endif
3608                    
3609                    	`ifdef DMAC_CONFIG_CH4
3610                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_4_src_addr_h;
3611                    reg	[31:0]                          	ch_4_src_addr_l;
3612                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_4_dst_addr_h;
3613                    reg	[31:0]                          	ch_4_dst_addr_l;
3614                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_4_llp_reg_h;
3615                    reg	[31:3]                          	ch_4_llp_reg_l;
3616                    assign ch_4_src_addr = {ch_4_src_addr_h,ch_4_src_addr_l};
3617                    assign ch_4_dst_addr = {ch_4_dst_addr_h,ch_4_dst_addr_l};
3618                    assign ch_4_llp_reg = {ch_4_llp_reg_h,ch_4_llp_reg_l};
3619                    	wire ch_4_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'hcc);
3620                    	wire ch_4_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'hd4);
3621                    	wire ch_4_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hcc);
3622                    	wire ch_4_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hd4);
3623                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3624                    	wire ch_4_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'hdc);
3625                    	wire ch_4_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hdc);
3626                    	`endif
3627                    	always @(posedge aclk or negedge aresetn) begin
3628                    		if (!aresetn) begin
3629                    			ch_4_src_addr_l[31:0]	&lt;= 32'h0;
3630                    		end
3631                    		else if (ch_4_src_addr_w_sel) begin
3632                    	 		ch_4_src_addr_l[31:0] 	&lt;= wdata[31:0];
3633                    		end
3634                    		else if (dma0_ch_4_src_addr_wen[0]) begin
3635                    	 		ch_4_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3636                    		end
3637                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3638                    		else if (dma1_ch_4_src_addr_wen[0]) begin
3639                    	 		ch_4_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3640                    		end
3641                    	 `endif
3642                    	end
3643                    	always @(posedge aclk or negedge aresetn) begin
3644                    		if (!aresetn) begin
3645                    			ch_4_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3646                    		end
3647                    		else if (ch_4_src_addr_h_w_sel) begin
3648                    	 		ch_4_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3649                    		end
3650                    		else if (dma0_ch_4_src_addr_wen[1]) begin
3651                    	 		ch_4_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3652                    		end
3653                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3654                    		else if (dma1_ch_4_src_addr_wen[1]) begin
3655                    	 		ch_4_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3656                    		end
3657                    	 `endif
3658                    	end
3659                    
3660                    	always @(posedge aclk or negedge aresetn) begin
3661                    		if (!aresetn) begin
3662                    			ch_4_dst_addr_l[31:0]	&lt;= 32'h0;
3663                    		end
3664                    		else if (ch_4_dst_addr_w_sel) begin
3665                    	 		ch_4_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3666                    		end
3667                    		else if (dma0_ch_4_dst_addr_wen[0]) begin
3668                    	 		ch_4_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3669                    		end
3670                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3671                    		else if (dma1_ch_4_dst_addr_wen[0]) begin
3672                    	 		ch_4_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3673                    		end
3674                    	 `endif
3675                    	end
3676                    	always @(posedge aclk or negedge aresetn) begin
3677                    		if (!aresetn) begin
3678                    			ch_4_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3679                    		end
3680                    		else if (ch_4_dst_addr_h_w_sel) begin
3681                    	 		ch_4_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3682                    		end
3683                    		else if (dma0_ch_4_dst_addr_wen[1]) begin
3684                    	 		ch_4_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3685                    		end
3686                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3687                    		else if (dma1_ch_4_dst_addr_wen[1]) begin
3688                    	 		ch_4_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3689                    		end
3690                    	 `endif
3691                    	end
3692                    
3693                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3694                    	always @(posedge aclk or negedge aresetn) begin
3695                    		if (!aresetn) begin
3696                    			ch_4_llp_reg_l[31:3]	&lt;= 29'h0;
3697                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3698                    			ch_4_lld_bus_inf_idx &lt;= 1'b0;
3699                    		`endif
3700                    		end
3701                    		else if (ch_4_llp_w_sel) begin
3702                    	 		ch_4_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3703                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3704                    			ch_4_lld_bus_inf_idx &lt;= wdata[0];
3705                    		`endif
3706                    		end
3707                    		else if (dma0_ch_4_llp_wen[0]) begin
3708                    	 		ch_4_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3709                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3710                    			ch_4_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3711                    		`endif
3712                    		end
3713                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3714                    		else if (dma1_ch_4_llp_wen[0]) begin
3715                    	 		ch_4_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3716                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3717                    			ch_4_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3718                    			`endif
3719                    		end
3720                    	  `endif
3721                    	end
3722                    	always @(posedge aclk or negedge aresetn) begin
3723                    		if (!aresetn) begin
3724                    			ch_4_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3725                    		end
3726                    		else if (ch_4_llp_h_w_sel) begin
3727                    	 		ch_4_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3728                    		end
3729                    		else if (dma0_ch_4_llp_wen[1]) begin
3730                    	 		ch_4_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3731                    		end
3732                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3733                    		else if (dma1_ch_4_llp_wen[1]) begin
3734                    	 		ch_4_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3735                    		end
3736                    	  `endif
3737                    	end
3738                    	assign ch_4_llp	= {ch_4_llp_reg, 2'b0, ch_4_lld_bus_inf_idx};
3739                    	  `endif
3740                    	`else
3741                    	assign ch_4_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3742                    	assign ch_4_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3743                    	`endif
3744                    
3745                    	`ifdef DMAC_CONFIG_CH5
3746                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_5_src_addr_h;
3747                    reg	[31:0]                          	ch_5_src_addr_l;
3748                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_5_dst_addr_h;
3749                    reg	[31:0]                          	ch_5_dst_addr_l;
3750                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_5_llp_reg_h;
3751                    reg	[31:3]                          	ch_5_llp_reg_l;
3752                    assign ch_5_src_addr = {ch_5_src_addr_h,ch_5_src_addr_l};
3753                    assign ch_5_dst_addr = {ch_5_dst_addr_h,ch_5_dst_addr_l};
3754                    assign ch_5_llp_reg = {ch_5_llp_reg_h,ch_5_llp_reg_l};
3755                    	wire ch_5_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'hec);
3756                    	wire ch_5_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'hf4);
3757                    	wire ch_5_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hec);
3758                    	wire ch_5_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hf4);
3759                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3760                    	wire ch_5_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'hfc);
3761                    	wire ch_5_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'hfc);
3762                    	`endif
3763                    	always @(posedge aclk or negedge aresetn) begin
3764                    		if (!aresetn) begin
3765                    			ch_5_src_addr_l[31:0]	&lt;= 32'h0;
3766                    		end
3767                    		else if (ch_5_src_addr_w_sel) begin
3768                    	 		ch_5_src_addr_l[31:0] 	&lt;= wdata[31:0];
3769                    		end
3770                    		else if (dma0_ch_5_src_addr_wen[0]) begin
3771                    	 		ch_5_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3772                    		end
3773                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3774                    		else if (dma1_ch_5_src_addr_wen[0]) begin
3775                    	 		ch_5_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3776                    		end
3777                    	 `endif
3778                    	end
3779                    	always @(posedge aclk or negedge aresetn) begin
3780                    		if (!aresetn) begin
3781                    			ch_5_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3782                    		end
3783                    		else if (ch_5_src_addr_h_w_sel) begin
3784                    	 		ch_5_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3785                    		end
3786                    		else if (dma0_ch_5_src_addr_wen[1]) begin
3787                    	 		ch_5_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3788                    		end
3789                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3790                    		else if (dma1_ch_5_src_addr_wen[1]) begin
3791                    	 		ch_5_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3792                    		end
3793                    	 `endif
3794                    	end
3795                    
3796                    	always @(posedge aclk or negedge aresetn) begin
3797                    		if (!aresetn) begin
3798                    			ch_5_dst_addr_l[31:0]	&lt;= 32'h0;
3799                    		end
3800                    		else if (ch_5_dst_addr_w_sel) begin
3801                    	 		ch_5_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3802                    		end
3803                    		else if (dma0_ch_5_dst_addr_wen[0]) begin
3804                    	 		ch_5_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3805                    		end
3806                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3807                    		else if (dma1_ch_5_dst_addr_wen[0]) begin
3808                    	 		ch_5_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3809                    		end
3810                    	 `endif
3811                    	end
3812                    	always @(posedge aclk or negedge aresetn) begin
3813                    		if (!aresetn) begin
3814                    			ch_5_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3815                    		end
3816                    		else if (ch_5_dst_addr_h_w_sel) begin
3817                    	 		ch_5_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3818                    		end
3819                    		else if (dma0_ch_5_dst_addr_wen[1]) begin
3820                    	 		ch_5_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3821                    		end
3822                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3823                    		else if (dma1_ch_5_dst_addr_wen[1]) begin
3824                    	 		ch_5_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3825                    		end
3826                    	 `endif
3827                    	end
3828                    
3829                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3830                    	always @(posedge aclk or negedge aresetn) begin
3831                    		if (!aresetn) begin
3832                    			ch_5_llp_reg_l[31:3]	&lt;= 29'h0;
3833                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3834                    			ch_5_lld_bus_inf_idx &lt;= 1'b0;
3835                    		`endif
3836                    		end
3837                    		else if (ch_5_llp_w_sel) begin
3838                    	 		ch_5_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3839                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3840                    			ch_5_lld_bus_inf_idx &lt;= wdata[0];
3841                    		`endif
3842                    		end
3843                    		else if (dma0_ch_5_llp_wen[0]) begin
3844                    	 		ch_5_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3845                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3846                    			ch_5_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3847                    		`endif
3848                    		end
3849                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3850                    		else if (dma1_ch_5_llp_wen[0]) begin
3851                    	 		ch_5_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3852                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3853                    			ch_5_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3854                    			`endif
3855                    		end
3856                    	  `endif
3857                    	end
3858                    	always @(posedge aclk or negedge aresetn) begin
3859                    		if (!aresetn) begin
3860                    			ch_5_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3861                    		end
3862                    		else if (ch_5_llp_h_w_sel) begin
3863                    	 		ch_5_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3864                    		end
3865                    		else if (dma0_ch_5_llp_wen[1]) begin
3866                    	 		ch_5_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3867                    		end
3868                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3869                    		else if (dma1_ch_5_llp_wen[1]) begin
3870                    	 		ch_5_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3871                    		end
3872                    	  `endif
3873                    	end
3874                    	assign ch_5_llp	= {ch_5_llp_reg, 2'b0, ch_5_lld_bus_inf_idx};
3875                    	  `endif
3876                    	`else
3877                    	assign ch_5_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3878                    	assign ch_5_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
3879                    	`endif
3880                    
3881                    	`ifdef DMAC_CONFIG_CH6
3882                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_6_src_addr_h;
3883                    reg	[31:0]                          	ch_6_src_addr_l;
3884                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_6_dst_addr_h;
3885                    reg	[31:0]                          	ch_6_dst_addr_l;
3886                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_6_llp_reg_h;
3887                    reg	[31:3]                          	ch_6_llp_reg_l;
3888                    assign ch_6_src_addr = {ch_6_src_addr_h,ch_6_src_addr_l};
3889                    assign ch_6_dst_addr = {ch_6_dst_addr_h,ch_6_dst_addr_l};
3890                    assign ch_6_llp_reg = {ch_6_llp_reg_h,ch_6_llp_reg_l};
3891                    	wire ch_6_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'h10c);
3892                    	wire ch_6_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'h114);
3893                    	wire ch_6_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h10c);
3894                    	wire ch_6_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h114);
3895                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3896                    	wire ch_6_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'h11c);
3897                    	wire ch_6_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h11c);
3898                    	`endif
3899                    	always @(posedge aclk or negedge aresetn) begin
3900                    		if (!aresetn) begin
3901                    			ch_6_src_addr_l[31:0]	&lt;= 32'h0;
3902                    		end
3903                    		else if (ch_6_src_addr_w_sel) begin
3904                    	 		ch_6_src_addr_l[31:0] 	&lt;= wdata[31:0];
3905                    		end
3906                    		else if (dma0_ch_6_src_addr_wen[0]) begin
3907                    	 		ch_6_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
3908                    		end
3909                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3910                    		else if (dma1_ch_6_src_addr_wen[0]) begin
3911                    	 		ch_6_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
3912                    		end
3913                    	 `endif
3914                    	end
3915                    	always @(posedge aclk or negedge aresetn) begin
3916                    		if (!aresetn) begin
3917                    			ch_6_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3918                    		end
3919                    		else if (ch_6_src_addr_h_w_sel) begin
3920                    	 		ch_6_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3921                    		end
3922                    		else if (dma0_ch_6_src_addr_wen[1]) begin
3923                    	 		ch_6_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3924                    		end
3925                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3926                    		else if (dma1_ch_6_src_addr_wen[1]) begin
3927                    	 		ch_6_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3928                    		end
3929                    	 `endif
3930                    	end
3931                    
3932                    	always @(posedge aclk or negedge aresetn) begin
3933                    		if (!aresetn) begin
3934                    			ch_6_dst_addr_l[31:0]	&lt;= 32'h0;
3935                    		end
3936                    		else if (ch_6_dst_addr_w_sel) begin
3937                    	 		ch_6_dst_addr_l[31:0] 	&lt;= wdata[31:0];
3938                    		end
3939                    		else if (dma0_ch_6_dst_addr_wen[0]) begin
3940                    	 		ch_6_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
3941                    		end
3942                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3943                    		else if (dma1_ch_6_dst_addr_wen[0]) begin
3944                    	 		ch_6_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
3945                    		end
3946                    	 `endif
3947                    	end
3948                    	always @(posedge aclk or negedge aresetn) begin
3949                    		if (!aresetn) begin
3950                    			ch_6_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3951                    		end
3952                    		else if (ch_6_dst_addr_h_w_sel) begin
3953                    	 		ch_6_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
3954                    		end
3955                    		else if (dma0_ch_6_dst_addr_wen[1]) begin
3956                    	 		ch_6_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3957                    		end
3958                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3959                    		else if (dma1_ch_6_dst_addr_wen[1]) begin
3960                    	 		ch_6_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
3961                    		end
3962                    	 `endif
3963                    	end
3964                    
3965                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
3966                    	always @(posedge aclk or negedge aresetn) begin
3967                    		if (!aresetn) begin
3968                    			ch_6_llp_reg_l[31:3]	&lt;= 29'h0;
3969                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3970                    			ch_6_lld_bus_inf_idx &lt;= 1'b0;
3971                    		`endif
3972                    		end
3973                    		else if (ch_6_llp_w_sel) begin
3974                    	 		ch_6_llp_reg_l[31:3] 	&lt;= wdata[31:3];
3975                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3976                    			ch_6_lld_bus_inf_idx &lt;= wdata[0];
3977                    		`endif
3978                    		end
3979                    		else if (dma0_ch_6_llp_wen[0]) begin
3980                    	 		ch_6_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
3981                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3982                    			ch_6_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
3983                    		`endif
3984                    		end
3985                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
3986                    		else if (dma1_ch_6_llp_wen[0]) begin
3987                    	 		ch_6_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
3988                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
3989                    			ch_6_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
3990                    			`endif
3991                    		end
3992                    	  `endif
3993                    	end
3994                    	always @(posedge aclk or negedge aresetn) begin
3995                    		if (!aresetn) begin
3996                    			ch_6_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
3997                    		end
3998                    		else if (ch_6_llp_h_w_sel) begin
3999                    	 		ch_6_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
4000                    		end
4001                    		else if (dma0_ch_6_llp_wen[1]) begin
4002                    	 		ch_6_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4003                    		end
4004                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4005                    		else if (dma1_ch_6_llp_wen[1]) begin
4006                    	 		ch_6_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4007                    		end
4008                    	  `endif
4009                    	end
4010                    	assign ch_6_llp	= {ch_6_llp_reg, 2'b0, ch_6_lld_bus_inf_idx};
4011                    	  `endif
4012                    	`else
4013                    	assign ch_6_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4014                    	assign ch_6_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4015                    	`endif
4016                    
4017                    	`ifdef DMAC_CONFIG_CH7
4018                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_7_src_addr_h;
4019                    reg	[31:0]                          	ch_7_src_addr_l;
4020                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_7_dst_addr_h;
4021                    reg	[31:0]                          	ch_7_dst_addr_l;
4022                    reg	[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	ch_7_llp_reg_h;
4023                    reg	[31:3]                          	ch_7_llp_reg_l;
4024                    assign ch_7_src_addr = {ch_7_src_addr_h,ch_7_src_addr_l};
4025                    assign ch_7_dst_addr = {ch_7_dst_addr_h,ch_7_dst_addr_l};
4026                    assign ch_7_llp_reg = {ch_7_llp_reg_h,ch_7_llp_reg_l};
4027                    	wire ch_7_src_addr_h_r_sel	= ({addr[8:2],2'b0} == 9'h12c);
4028                    	wire ch_7_dst_addr_h_r_sel 	= ({addr[8:2],2'b0} == 9'h134);
4029                    	wire ch_7_src_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h12c);
4030                    	wire ch_7_dst_addr_h_w_sel 	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h134);
4031                    	`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4032                    	wire ch_7_llp_h_r_sel	= ({addr[8:2],2'b0} == 9'h13c);
4033                    	wire ch_7_llp_h_w_sel	= wr_cmd_valid &amp; ({addr[8:2],2'b0} == 9'h13c);
4034                    	`endif
4035                    	always @(posedge aclk or negedge aresetn) begin
4036                    		if (!aresetn) begin
4037                    			ch_7_src_addr_l[31:0]	&lt;= 32'h0;
4038                    		end
4039                    		else if (ch_7_src_addr_w_sel) begin
4040                    	 		ch_7_src_addr_l[31:0] 	&lt;= wdata[31:0];
4041                    		end
4042                    		else if (dma0_ch_7_src_addr_wen[0]) begin
4043                    	 		ch_7_src_addr_l[31:0] 	&lt;= dma0_ch_src_addr_wdata[31:0];
4044                    		end
4045                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4046                    		else if (dma1_ch_7_src_addr_wen[0]) begin
4047                    	 		ch_7_src_addr_l[31:0] 	&lt;= dma1_ch_src_addr_wdata[31:0];
4048                    		end
4049                    	 `endif
4050                    	end
4051                    	always @(posedge aclk or negedge aresetn) begin
4052                    		if (!aresetn) begin
4053                    			ch_7_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
4054                    		end
4055                    		else if (ch_7_src_addr_h_w_sel) begin
4056                    	 		ch_7_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
4057                    		end
4058                    		else if (dma0_ch_7_src_addr_wen[1]) begin
4059                    	 		ch_7_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4060                    		end
4061                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4062                    		else if (dma1_ch_7_src_addr_wen[1]) begin
4063                    	 		ch_7_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_src_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4064                    		end
4065                    	 `endif
4066                    	end
4067                    
4068                    	always @(posedge aclk or negedge aresetn) begin
4069                    		if (!aresetn) begin
4070                    			ch_7_dst_addr_l[31:0]	&lt;= 32'h0;
4071                    		end
4072                    		else if (ch_7_dst_addr_w_sel) begin
4073                    	 		ch_7_dst_addr_l[31:0] 	&lt;= wdata[31:0];
4074                    		end
4075                    		else if (dma0_ch_7_dst_addr_wen[0]) begin
4076                    	 		ch_7_dst_addr_l[31:0] 	&lt;= dma0_ch_dst_addr_wdata[31:0];
4077                    		end
4078                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4079                    		else if (dma1_ch_7_dst_addr_wen[0]) begin
4080                    	 		ch_7_dst_addr_l[31:0] 	&lt;= dma1_ch_dst_addr_wdata[31:0];
4081                    		end
4082                    	 `endif
4083                    	end
4084                    	always @(posedge aclk or negedge aresetn) begin
4085                    		if (!aresetn) begin
4086                    			ch_7_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
4087                    		end
4088                    		else if (ch_7_dst_addr_h_w_sel) begin
4089                    	 		ch_7_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
4090                    		end
4091                    		else if (dma0_ch_7_dst_addr_wen[1]) begin
4092                    	 		ch_7_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4093                    		end
4094                    	 `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4095                    		else if (dma1_ch_7_dst_addr_wen[1]) begin
4096                    	 		ch_7_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_dst_addr_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4097                    		end
4098                    	 `endif
4099                    	end
4100                    
4101                    	 `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4102                    	always @(posedge aclk or negedge aresetn) begin
4103                    		if (!aresetn) begin
4104                    			ch_7_llp_reg_l[31:3]	&lt;= 29'h0;
4105                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4106                    			ch_7_lld_bus_inf_idx &lt;= 1'b0;
4107                    		`endif
4108                    		end
4109                    		else if (ch_7_llp_w_sel) begin
4110                    	 		ch_7_llp_reg_l[31:3] 	&lt;= wdata[31:3];
4111                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4112                    			ch_7_lld_bus_inf_idx &lt;= wdata[0];
4113                    		`endif
4114                    		end
4115                    		else if (dma0_ch_7_llp_wen[0]) begin
4116                    	 		ch_7_llp_reg_l[31:3] 	&lt;= dma0_ch_llp_wdata[31:3];
4117                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4118                    			ch_7_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4119                    		`endif
4120                    		end
4121                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4122                    		else if (dma1_ch_7_llp_wen[0]) begin
4123                    	 		ch_7_llp_reg_l[31:3] 	&lt;= dma1_ch_llp_wdata[31:3];
4124                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4125                    			ch_7_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;
4126                    			`endif
4127                    		end
4128                    	  `endif
4129                    	end
4130                    	always @(posedge aclk or negedge aresetn) begin
4131                    		if (!aresetn) begin
4132                    			ch_7_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]	&lt;= {(`ATCDMAC300_ADDR_WIDTH-32){1'b0}};
4133                    		end
4134                    		else if (ch_7_llp_h_w_sel) begin
4135                    	 		ch_7_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-33):0];
4136                    		end
4137                    		else if (dma0_ch_7_llp_wen[1]) begin
4138                    	 		ch_7_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4139                    		end
4140                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4141                    		else if (dma1_ch_7_llp_wen[1]) begin
4142                    	 		ch_7_llp_reg_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0] &lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):32];
4143                    		end
4144                    	  `endif
4145                    	end
4146                    	assign ch_7_llp	= {ch_7_llp_reg, 2'b0, ch_7_lld_bus_inf_idx};
4147                    	  `endif
4148                    	`else
4149                    	assign ch_7_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4150                    	assign ch_7_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4151                    	`endif
4152                    
4153                    assign rdata_buff_wdata =
4154                    		(({33{id_sel}} &amp; {1'b0, `ATCDMAC300_ID}) |
4155                    		({33{config_sel}} &amp; {1'b0, `ATCDMAC300_CHAIN_TRANSFER_EXIST, `ATCDMAC300_REQ_SYNC_EXIST, 4'h0, `DMA_DATA_WIDTH_REG, addr_msb, `ATCDMAC300_DUAL_DMA_CORE_EXIST,  `ATCDMAC300_DUAL_MASTER_IF_EXIST, req_ack_num, fifo_depth, ch_num}) |
4156                    		`ifdef DMAC_CONFIG_CH0
4157                    		({33{ch_0_ctl_r_sel}}        &amp; {1'b0                             , ch_0_ctl                                    }) |
4158                    		({33{ch_0_src_addr_r_sel}}   &amp; {1'b0                             , ch_0_src_addr_l[31:0]                         }) |
4159                    		({33{ch_0_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_0_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4160                    		({33{ch_0_dst_addr_r_sel}}   &amp; {1'b0                             , ch_0_dst_addr_l[31:0]                         }) |
4161                    		({33{ch_0_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_0_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4162                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4163                    		({33{ch_0_llp_r_sel}}        &amp; {1'b0                             , ch_0_llp[31:0]                              }) |
4164                    		({33{ch_0_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_0_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4165                    			`endif
4166                    		({33{ch_0_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_0_tts                                    }) |
4167                    		`endif
4168                    		`ifdef DMAC_CONFIG_CH1
4169                    		({33{ch_1_ctl_r_sel}}        &amp; {1'b0                             , ch_1_ctl                                    }) |
4170                    		({33{ch_1_src_addr_r_sel}}   &amp; {1'b0                             , ch_1_src_addr_l[31:0]                         }) |
4171                    		({33{ch_1_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_1_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4172                    		({33{ch_1_dst_addr_r_sel}}   &amp; {1'b0                             , ch_1_dst_addr_l[31:0]                         }) |
4173                    		({33{ch_1_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_1_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4174                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4175                    		({33{ch_1_llp_r_sel}}        &amp; {1'b0                             , ch_1_llp[31:0]                              }) |
4176                    		({33{ch_1_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_1_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4177                    			`endif
4178                    		({33{ch_1_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_1_tts                                    }) |
4179                    		`endif
4180                    		`ifdef DMAC_CONFIG_CH2
4181                    		({33{ch_2_ctl_r_sel}}        &amp; {1'b0                             , ch_2_ctl                                    }) |
4182                    		({33{ch_2_src_addr_r_sel}}   &amp; {1'b0                             , ch_2_src_addr_l[31:0]                         }) |
4183                    		({33{ch_2_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_2_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4184                    		({33{ch_2_dst_addr_r_sel}}   &amp; {1'b0                             , ch_2_dst_addr_l[31:0]                         }) |
4185                    		({33{ch_2_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_2_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4186                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4187                    		({33{ch_2_llp_r_sel}}        &amp; {1'b0                             , ch_2_llp[31:0]                              }) |
4188                    		({33{ch_2_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_2_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4189                    			`endif
4190                    		({33{ch_2_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_2_tts                                    }) |
4191                    		`endif
4192                    		`ifdef DMAC_CONFIG_CH3
4193                    		({33{ch_3_ctl_r_sel}}        &amp; {1'b0                             , ch_3_ctl                                    }) |
4194                    		({33{ch_3_src_addr_r_sel}}   &amp; {1'b0                             , ch_3_src_addr_l[31:0]                         }) |
4195                    		({33{ch_3_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_3_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4196                    		({33{ch_3_dst_addr_r_sel}}   &amp; {1'b0                             , ch_3_dst_addr_l[31:0]                         }) |
4197                    		({33{ch_3_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_3_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4198                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4199                    		({33{ch_3_llp_r_sel}}        &amp; {1'b0                             , ch_3_llp[31:0]                              }) |
4200                    		({33{ch_3_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_3_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4201                    			`endif
4202                    		({33{ch_3_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_3_tts                                    }) |
4203                    		`endif
4204                    		`ifdef DMAC_CONFIG_CH4
4205                    		({33{ch_4_ctl_r_sel}}        &amp; {1'b0                             , ch_4_ctl                                    }) |
4206                    		({33{ch_4_src_addr_r_sel}}   &amp; {1'b0                             , ch_4_src_addr_l[31:0]                         }) |
4207                    		({33{ch_4_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_4_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4208                    		({33{ch_4_dst_addr_r_sel}}   &amp; {1'b0                             , ch_4_dst_addr_l[31:0]                         }) |
4209                    		({33{ch_4_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_4_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4210                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4211                    		({33{ch_4_llp_r_sel}}        &amp; {1'b0                             , ch_4_llp[31:0]                              }) |
4212                    		({33{ch_4_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_4_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4213                    			`endif
4214                    		({33{ch_4_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_4_tts                                    }) |
4215                    		`endif
4216                    		`ifdef DMAC_CONFIG_CH5
4217                    		({33{ch_5_ctl_r_sel}}        &amp; {1'b0                             , ch_5_ctl                                    }) |
4218                    		({33{ch_5_src_addr_r_sel}}   &amp; {1'b0                             , ch_5_src_addr_l[31:0]                         }) |
4219                    		({33{ch_5_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_5_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4220                    		({33{ch_5_dst_addr_r_sel}}   &amp; {1'b0                             , ch_5_dst_addr_l[31:0]                         }) |
4221                    		({33{ch_5_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_5_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4222                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4223                    		({33{ch_5_llp_r_sel}}        &amp; {1'b0                             , ch_5_llp[31:0]                              }) |
4224                    		({33{ch_5_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_5_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4225                    			`endif
4226                    		({33{ch_5_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_5_tts                                    }) |
4227                    		`endif
4228                    		`ifdef DMAC_CONFIG_CH6
4229                    		({33{ch_6_ctl_r_sel}}        &amp; {1'b0                             , ch_6_ctl                                    }) |
4230                    		({33{ch_6_src_addr_r_sel}}   &amp; {1'b0                             , ch_6_src_addr_l[31:0]                         }) |
4231                    		({33{ch_6_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_6_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4232                    		({33{ch_6_dst_addr_r_sel}}   &amp; {1'b0                             , ch_6_dst_addr_l[31:0]                         }) |
4233                    		({33{ch_6_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_6_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4234                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4235                    		({33{ch_6_llp_r_sel}}        &amp; {1'b0                             , ch_6_llp[31:0]                              }) |
4236                    		({33{ch_6_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_6_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4237                    			`endif
4238                    		({33{ch_6_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_6_tts                                    }) |
4239                    		`endif
4240                    		`ifdef DMAC_CONFIG_CH7
4241                    		({33{ch_7_ctl_r_sel}}        &amp; {1'b0                             , ch_7_ctl                                    }) |
4242                    		({33{ch_7_src_addr_r_sel}}   &amp; {1'b0                             , ch_7_src_addr_l[31:0]                         }) |
4243                    		({33{ch_7_src_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_7_src_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4244                    		({33{ch_7_dst_addr_r_sel}}   &amp; {1'b0                             , ch_7_dst_addr_l[31:0]                         }) |
4245                    		({33{ch_7_dst_addr_h_r_sel}} &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_7_dst_addr_h[(`ATCDMAC300_ADDR_WIDTH-1-32):0]}) |
4246                    			`ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4247                    		({33{ch_7_llp_r_sel}}        &amp; {1'b0                             , ch_7_llp[31:0]                              }) |
4248                    		({33{ch_7_llp_h_r_sel}}      &amp; {{65-`ATCDMAC300_ADDR_WIDTH{1'b0}}, ch_7_llp[(`ATCDMAC300_ADDR_WIDTH-1):32]     }) |
4249                    			`endif
4250                    		({33{ch_7_tts_r_sel}}        &amp; {{33-`ATCDMAC300_TTS_WIDTH{1'b0}} , ch_7_tts                                    }) |
4251                    		`endif
4252                    		({33{ch_status_r_sel}}          &amp; {1'b0                             , ch_status                                      }) |
4253                    		({33{ch_en_sel}}                &amp; {1'b0                             , ch_en                                          }));
4254                    
4255                      end
4256                      else begin : address_not_gt_32_reg_assign
4257                    	`ifdef DMAC_CONFIG_CH0
4258                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_0_src_addr_l;
4259                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_0_dst_addr_l;
4260                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_0_llp_reg_l;
4261                    assign ch_0_src_addr = ch_0_src_addr_l;
4262                    assign ch_0_dst_addr = ch_0_dst_addr_l;
4263                    assign ch_0_llp_reg  = ch_0_llp_reg_l;
4264                    	always @(posedge aclk or negedge aresetn) begin
4265       1/1          		if (!aresetn) begin
4266       1/1          			ch_0_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4267                    		end
4268       1/1          		else if (ch_0_src_addr_w_sel) begin
4269       1/1          	 		ch_0_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4270                    		end
4271       1/1          		else if (dma0_ch_0_src_addr_wen) begin
4272       1/1          	 		ch_0_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4273                    		end
4274                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4275       1/1          		else if (dma1_ch_0_src_addr_wen) begin
4276       <font color = "red">0/1     ==>  	 		ch_0_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4277                    		end
                        MISSING_ELSE
4278                    	  `endif
4279                    	end
4280                    
4281                    	always @(posedge aclk or negedge aresetn) begin
4282       1/1          		if (!aresetn) begin
4283       1/1          			ch_0_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4284                    		end
4285       1/1          		else if (ch_0_dst_addr_w_sel) begin
4286       1/1          	 		ch_0_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4287                    		end
4288       1/1          		else if (dma0_ch_0_dst_addr_wen) begin
4289       1/1          	 		ch_0_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4290                    		end
4291                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4292       1/1          		else if (dma1_ch_0_dst_addr_wen) begin
4293       <font color = "red">0/1     ==>  	 		ch_0_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4294                    		end
                        MISSING_ELSE
4295                    	  `endif
4296                    	end
4297                    
4298                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4299                    	always @(posedge aclk or negedge aresetn) begin
4300       1/1          		if (!aresetn) begin
4301       1/1          			ch_0_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4302                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4303       1/1          			ch_0_lld_bus_inf_idx &lt;= 1'b0;
4304                    		`endif
4305                    		end
4306       1/1          		else if (ch_0_llp_w_sel) begin
4307       1/1          	 		ch_0_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4308                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4309       1/1          			ch_0_lld_bus_inf_idx &lt;= wdata[0];
4310                    		`endif
4311                    		end
4312       1/1          		else if (dma0_ch_0_llp_wen) begin
4313       1/1          	 		ch_0_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4314                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4315       1/1          			ch_0_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4316                    		`endif
4317                    		end
4318                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4319       1/1          		else if (dma1_ch_0_llp_wen) begin
4320       <font color = "red">0/1     ==>  	 		ch_0_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4321                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4322       <font color = "red">0/1     ==>  			ch_0_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4323                    			`endif
4324                    		end
                        MISSING_ELSE
4325                    	 	`endif
4326                    	end
4327                    	assign ch_0_llp	= {ch_0_llp_reg, 2'b0, ch_0_lld_bus_inf_idx};
4328                    	  `endif
4329                    	`else
4330                    	assign ch_0_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4331                    	assign ch_0_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4332                    	`endif
4333                    
4334                    	`ifdef DMAC_CONFIG_CH1
4335                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_1_src_addr_l;
4336                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_1_dst_addr_l;
4337                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_1_llp_reg_l;
4338                    assign ch_1_src_addr = ch_1_src_addr_l;
4339                    assign ch_1_dst_addr = ch_1_dst_addr_l;
4340                    assign ch_1_llp_reg  = ch_1_llp_reg_l;
4341                    	always @(posedge aclk or negedge aresetn) begin
4342       1/1          		if (!aresetn) begin
4343       1/1          			ch_1_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4344                    		end
4345       1/1          		else if (ch_1_src_addr_w_sel) begin
4346       1/1          	 		ch_1_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4347                    		end
4348       1/1          		else if (dma0_ch_1_src_addr_wen) begin
4349       1/1          	 		ch_1_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4350                    		end
4351                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4352       1/1          		else if (dma1_ch_1_src_addr_wen) begin
4353       <font color = "red">0/1     ==>  	 		ch_1_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4354                    		end
                        MISSING_ELSE
4355                    	  `endif
4356                    	end
4357                    
4358                    	always @(posedge aclk or negedge aresetn) begin
4359       1/1          		if (!aresetn) begin
4360       1/1          			ch_1_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4361                    		end
4362       1/1          		else if (ch_1_dst_addr_w_sel) begin
4363       1/1          	 		ch_1_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4364                    		end
4365       1/1          		else if (dma0_ch_1_dst_addr_wen) begin
4366       1/1          	 		ch_1_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4367                    		end
4368                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4369       1/1          		else if (dma1_ch_1_dst_addr_wen) begin
4370       <font color = "red">0/1     ==>  	 		ch_1_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4371                    		end
                        MISSING_ELSE
4372                    	  `endif
4373                    	end
4374                    
4375                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4376                    	always @(posedge aclk or negedge aresetn) begin
4377       1/1          		if (!aresetn) begin
4378       1/1          			ch_1_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4379                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4380       1/1          			ch_1_lld_bus_inf_idx &lt;= 1'b0;
4381                    		`endif
4382                    		end
4383       1/1          		else if (ch_1_llp_w_sel) begin
4384       1/1          	 		ch_1_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4385                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4386       1/1          			ch_1_lld_bus_inf_idx &lt;= wdata[0];
4387                    		`endif
4388                    		end
4389       1/1          		else if (dma0_ch_1_llp_wen) begin
4390       1/1          	 		ch_1_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4391                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4392       1/1          			ch_1_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4393                    		`endif
4394                    		end
4395                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4396       1/1          		else if (dma1_ch_1_llp_wen) begin
4397       <font color = "red">0/1     ==>  	 		ch_1_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4398                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4399       <font color = "red">0/1     ==>  			ch_1_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4400                    			`endif
4401                    		end
                        MISSING_ELSE
4402                    	 	`endif
4403                    	end
4404                    	assign ch_1_llp	= {ch_1_llp_reg, 2'b0, ch_1_lld_bus_inf_idx};
4405                    	  `endif
4406                    	`else
4407                    	assign ch_1_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4408                    	assign ch_1_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4409                    	`endif
4410                    
4411                    	`ifdef DMAC_CONFIG_CH2
4412                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_2_src_addr_l;
4413                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_2_dst_addr_l;
4414                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_2_llp_reg_l;
4415                    assign ch_2_src_addr = ch_2_src_addr_l;
4416                    assign ch_2_dst_addr = ch_2_dst_addr_l;
4417                    assign ch_2_llp_reg  = ch_2_llp_reg_l;
4418                    	always @(posedge aclk or negedge aresetn) begin
4419       1/1          		if (!aresetn) begin
4420       1/1          			ch_2_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4421                    		end
4422       1/1          		else if (ch_2_src_addr_w_sel) begin
4423       1/1          	 		ch_2_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4424                    		end
4425       1/1          		else if (dma0_ch_2_src_addr_wen) begin
4426       1/1          	 		ch_2_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4427                    		end
4428                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4429       1/1          		else if (dma1_ch_2_src_addr_wen) begin
4430       <font color = "red">0/1     ==>  	 		ch_2_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4431                    		end
                        MISSING_ELSE
4432                    	  `endif
4433                    	end
4434                    
4435                    	always @(posedge aclk or negedge aresetn) begin
4436       1/1          		if (!aresetn) begin
4437       1/1          			ch_2_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4438                    		end
4439       1/1          		else if (ch_2_dst_addr_w_sel) begin
4440       1/1          	 		ch_2_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4441                    		end
4442       1/1          		else if (dma0_ch_2_dst_addr_wen) begin
4443       1/1          	 		ch_2_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4444                    		end
4445                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4446       1/1          		else if (dma1_ch_2_dst_addr_wen) begin
4447       <font color = "red">0/1     ==>  	 		ch_2_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4448                    		end
                        MISSING_ELSE
4449                    	  `endif
4450                    	end
4451                    
4452                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4453                    	always @(posedge aclk or negedge aresetn) begin
4454       1/1          		if (!aresetn) begin
4455       1/1          			ch_2_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4456                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4457       1/1          			ch_2_lld_bus_inf_idx &lt;= 1'b0;
4458                    		`endif
4459                    		end
4460       1/1          		else if (ch_2_llp_w_sel) begin
4461       1/1          	 		ch_2_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4462                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4463       1/1          			ch_2_lld_bus_inf_idx &lt;= wdata[0];
4464                    		`endif
4465                    		end
4466       1/1          		else if (dma0_ch_2_llp_wen) begin
4467       1/1          	 		ch_2_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4468                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4469       1/1          			ch_2_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4470                    		`endif
4471                    		end
4472                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4473       1/1          		else if (dma1_ch_2_llp_wen) begin
4474       <font color = "red">0/1     ==>  	 		ch_2_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4475                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4476       <font color = "red">0/1     ==>  			ch_2_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4477                    			`endif
4478                    		end
                        MISSING_ELSE
4479                    	 	`endif
4480                    	end
4481                    	assign ch_2_llp	= {ch_2_llp_reg, 2'b0, ch_2_lld_bus_inf_idx};
4482                    	  `endif
4483                    	`else
4484                    	assign ch_2_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4485                    	assign ch_2_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4486                    	`endif
4487                    
4488                    	`ifdef DMAC_CONFIG_CH3
4489                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_3_src_addr_l;
4490                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_3_dst_addr_l;
4491                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_3_llp_reg_l;
4492                    assign ch_3_src_addr = ch_3_src_addr_l;
4493                    assign ch_3_dst_addr = ch_3_dst_addr_l;
4494                    assign ch_3_llp_reg  = ch_3_llp_reg_l;
4495                    	always @(posedge aclk or negedge aresetn) begin
4496       1/1          		if (!aresetn) begin
4497       1/1          			ch_3_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4498                    		end
4499       1/1          		else if (ch_3_src_addr_w_sel) begin
4500       1/1          	 		ch_3_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4501                    		end
4502       1/1          		else if (dma0_ch_3_src_addr_wen) begin
4503       1/1          	 		ch_3_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4504                    		end
4505                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4506       1/1          		else if (dma1_ch_3_src_addr_wen) begin
4507       <font color = "red">0/1     ==>  	 		ch_3_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4508                    		end
                        MISSING_ELSE
4509                    	  `endif
4510                    	end
4511                    
4512                    	always @(posedge aclk or negedge aresetn) begin
4513       1/1          		if (!aresetn) begin
4514       1/1          			ch_3_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4515                    		end
4516       1/1          		else if (ch_3_dst_addr_w_sel) begin
4517       1/1          	 		ch_3_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4518                    		end
4519       1/1          		else if (dma0_ch_3_dst_addr_wen) begin
4520       1/1          	 		ch_3_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4521                    		end
4522                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4523       1/1          		else if (dma1_ch_3_dst_addr_wen) begin
4524       <font color = "red">0/1     ==>  	 		ch_3_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4525                    		end
                        MISSING_ELSE
4526                    	  `endif
4527                    	end
4528                    
4529                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4530                    	always @(posedge aclk or negedge aresetn) begin
4531       1/1          		if (!aresetn) begin
4532       1/1          			ch_3_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4533                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4534       1/1          			ch_3_lld_bus_inf_idx &lt;= 1'b0;
4535                    		`endif
4536                    		end
4537       1/1          		else if (ch_3_llp_w_sel) begin
4538       1/1          	 		ch_3_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4539                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4540       1/1          			ch_3_lld_bus_inf_idx &lt;= wdata[0];
4541                    		`endif
4542                    		end
4543       1/1          		else if (dma0_ch_3_llp_wen) begin
4544       1/1          	 		ch_3_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4545                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4546       1/1          			ch_3_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4547                    		`endif
4548                    		end
4549                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4550       1/1          		else if (dma1_ch_3_llp_wen) begin
4551       <font color = "red">0/1     ==>  	 		ch_3_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4552                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4553       <font color = "red">0/1     ==>  			ch_3_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4554                    			`endif
4555                    		end
                        MISSING_ELSE
4556                    	 	`endif
4557                    	end
4558                    	assign ch_3_llp	= {ch_3_llp_reg, 2'b0, ch_3_lld_bus_inf_idx};
4559                    	  `endif
4560                    	`else
4561                    	assign ch_3_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4562                    	assign ch_3_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4563                    	`endif
4564                    
4565                    	`ifdef DMAC_CONFIG_CH4
4566                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_4_src_addr_l;
4567                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_4_dst_addr_l;
4568                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_4_llp_reg_l;
4569                    assign ch_4_src_addr = ch_4_src_addr_l;
4570                    assign ch_4_dst_addr = ch_4_dst_addr_l;
4571                    assign ch_4_llp_reg  = ch_4_llp_reg_l;
4572                    	always @(posedge aclk or negedge aresetn) begin
4573       1/1          		if (!aresetn) begin
4574       1/1          			ch_4_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4575                    		end
4576       1/1          		else if (ch_4_src_addr_w_sel) begin
4577       1/1          	 		ch_4_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4578                    		end
4579       1/1          		else if (dma0_ch_4_src_addr_wen) begin
4580       1/1          	 		ch_4_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4581                    		end
4582                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4583       1/1          		else if (dma1_ch_4_src_addr_wen) begin
4584       1/1          	 		ch_4_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;
4585                    		end
                        MISSING_ELSE
4586                    	  `endif
4587                    	end
4588                    
4589                    	always @(posedge aclk or negedge aresetn) begin
4590       1/1          		if (!aresetn) begin
4591       1/1          			ch_4_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4592                    		end
4593       1/1          		else if (ch_4_dst_addr_w_sel) begin
4594       1/1          	 		ch_4_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4595                    		end
4596       1/1          		else if (dma0_ch_4_dst_addr_wen) begin
4597       1/1          	 		ch_4_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4598                    		end
4599                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4600       1/1          		else if (dma1_ch_4_dst_addr_wen) begin
4601       1/1          	 		ch_4_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;
4602                    		end
                        MISSING_ELSE
4603                    	  `endif
4604                    	end
4605                    
4606                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4607                    	always @(posedge aclk or negedge aresetn) begin
4608       1/1          		if (!aresetn) begin
4609       1/1          			ch_4_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4610                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4611       1/1          			ch_4_lld_bus_inf_idx &lt;= 1'b0;
4612                    		`endif
4613                    		end
4614       1/1          		else if (ch_4_llp_w_sel) begin
4615       1/1          	 		ch_4_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4616                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4617       1/1          			ch_4_lld_bus_inf_idx &lt;= wdata[0];
4618                    		`endif
4619                    		end
4620       1/1          		else if (dma0_ch_4_llp_wen) begin
4621       1/1          	 		ch_4_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4622                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4623       1/1          			ch_4_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4624                    		`endif
4625                    		end
4626                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4627       1/1          		else if (dma1_ch_4_llp_wen) begin
4628       <font color = "red">0/1     ==>  	 		ch_4_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4629                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4630       <font color = "red">0/1     ==>  			ch_4_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4631                    			`endif
4632                    		end
                        MISSING_ELSE
4633                    	 	`endif
4634                    	end
4635                    	assign ch_4_llp	= {ch_4_llp_reg, 2'b0, ch_4_lld_bus_inf_idx};
4636                    	  `endif
4637                    	`else
4638                    	assign ch_4_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4639                    	assign ch_4_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4640                    	`endif
4641                    
4642                    	`ifdef DMAC_CONFIG_CH5
4643                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_5_src_addr_l;
4644                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_5_dst_addr_l;
4645                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_5_llp_reg_l;
4646                    assign ch_5_src_addr = ch_5_src_addr_l;
4647                    assign ch_5_dst_addr = ch_5_dst_addr_l;
4648                    assign ch_5_llp_reg  = ch_5_llp_reg_l;
4649                    	always @(posedge aclk or negedge aresetn) begin
4650       1/1          		if (!aresetn) begin
4651       1/1          			ch_5_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4652                    		end
4653       1/1          		else if (ch_5_src_addr_w_sel) begin
4654       1/1          	 		ch_5_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4655                    		end
4656       1/1          		else if (dma0_ch_5_src_addr_wen) begin
4657       1/1          	 		ch_5_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4658                    		end
4659                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4660       1/1          		else if (dma1_ch_5_src_addr_wen) begin
4661       <font color = "red">0/1     ==>  	 		ch_5_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4662                    		end
                        MISSING_ELSE
4663                    	  `endif
4664                    	end
4665                    
4666                    	always @(posedge aclk or negedge aresetn) begin
4667       1/1          		if (!aresetn) begin
4668       1/1          			ch_5_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4669                    		end
4670       1/1          		else if (ch_5_dst_addr_w_sel) begin
4671       1/1          	 		ch_5_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4672                    		end
4673       1/1          		else if (dma0_ch_5_dst_addr_wen) begin
4674       1/1          	 		ch_5_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4675                    		end
4676                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4677       1/1          		else if (dma1_ch_5_dst_addr_wen) begin
4678       <font color = "red">0/1     ==>  	 		ch_5_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4679                    		end
                        MISSING_ELSE
4680                    	  `endif
4681                    	end
4682                    
4683                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4684                    	always @(posedge aclk or negedge aresetn) begin
4685       1/1          		if (!aresetn) begin
4686       1/1          			ch_5_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4687                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4688       1/1          			ch_5_lld_bus_inf_idx &lt;= 1'b0;
4689                    		`endif
4690                    		end
4691       1/1          		else if (ch_5_llp_w_sel) begin
4692       1/1          	 		ch_5_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4693                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4694       1/1          			ch_5_lld_bus_inf_idx &lt;= wdata[0];
4695                    		`endif
4696                    		end
4697       1/1          		else if (dma0_ch_5_llp_wen) begin
4698       1/1          	 		ch_5_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4699                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4700       1/1          			ch_5_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4701                    		`endif
4702                    		end
4703                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4704       1/1          		else if (dma1_ch_5_llp_wen) begin
4705       <font color = "red">0/1     ==>  	 		ch_5_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4706                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4707       <font color = "red">0/1     ==>  			ch_5_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4708                    			`endif
4709                    		end
                        MISSING_ELSE
4710                    	 	`endif
4711                    	end
4712                    	assign ch_5_llp	= {ch_5_llp_reg, 2'b0, ch_5_lld_bus_inf_idx};
4713                    	  `endif
4714                    	`else
4715                    	assign ch_5_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4716                    	assign ch_5_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4717                    	`endif
4718                    
4719                    	`ifdef DMAC_CONFIG_CH6
4720                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_6_src_addr_l;
4721                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_6_dst_addr_l;
4722                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_6_llp_reg_l;
4723                    assign ch_6_src_addr = ch_6_src_addr_l;
4724                    assign ch_6_dst_addr = ch_6_dst_addr_l;
4725                    assign ch_6_llp_reg  = ch_6_llp_reg_l;
4726                    	always @(posedge aclk or negedge aresetn) begin
4727       1/1          		if (!aresetn) begin
4728       1/1          			ch_6_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4729                    		end
4730       1/1          		else if (ch_6_src_addr_w_sel) begin
4731       1/1          	 		ch_6_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4732                    		end
4733       1/1          		else if (dma0_ch_6_src_addr_wen) begin
4734       1/1          	 		ch_6_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4735                    		end
4736                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4737       1/1          		else if (dma1_ch_6_src_addr_wen) begin
4738       1/1          	 		ch_6_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;
4739                    		end
                        MISSING_ELSE
4740                    	  `endif
4741                    	end
4742                    
4743                    	always @(posedge aclk or negedge aresetn) begin
4744       1/1          		if (!aresetn) begin
4745       1/1          			ch_6_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4746                    		end
4747       1/1          		else if (ch_6_dst_addr_w_sel) begin
4748       1/1          	 		ch_6_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4749                    		end
4750       1/1          		else if (dma0_ch_6_dst_addr_wen) begin
4751       1/1          	 		ch_6_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4752                    		end
4753                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4754       1/1          		else if (dma1_ch_6_dst_addr_wen) begin
4755       1/1          	 		ch_6_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;
4756                    		end
                        MISSING_ELSE
4757                    	  `endif
4758                    	end
4759                    
4760                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4761                    	always @(posedge aclk or negedge aresetn) begin
4762       1/1          		if (!aresetn) begin
4763       1/1          			ch_6_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4764                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4765       1/1          			ch_6_lld_bus_inf_idx &lt;= 1'b0;
4766                    		`endif
4767                    		end
4768       1/1          		else if (ch_6_llp_w_sel) begin
4769       1/1          	 		ch_6_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4770                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4771       1/1          			ch_6_lld_bus_inf_idx &lt;= wdata[0];
4772                    		`endif
4773                    		end
4774       1/1          		else if (dma0_ch_6_llp_wen) begin
4775       1/1          	 		ch_6_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4776                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4777       1/1          			ch_6_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4778                    		`endif
4779                    		end
4780                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4781       1/1          		else if (dma1_ch_6_llp_wen) begin
4782       <font color = "red">0/1     ==>  	 		ch_6_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4783                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4784       <font color = "red">0/1     ==>  			ch_6_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4785                    			`endif
4786                    		end
                        MISSING_ELSE
4787                    	 	`endif
4788                    	end
4789                    	assign ch_6_llp	= {ch_6_llp_reg, 2'b0, ch_6_lld_bus_inf_idx};
4790                    	  `endif
4791                    	`else
4792                    	assign ch_6_src_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4793                    	assign ch_6_dst_addr = {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4794                    	`endif
4795                    
4796                    	`ifdef DMAC_CONFIG_CH7
4797                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_7_src_addr_l;
4798                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):0]         	ch_7_dst_addr_l;
4799                    reg	[(`ATCDMAC300_ADDR_WIDTH-1):3]         	ch_7_llp_reg_l;
4800                    assign ch_7_src_addr = ch_7_src_addr_l;
4801                    assign ch_7_dst_addr = ch_7_dst_addr_l;
4802                    assign ch_7_llp_reg  = ch_7_llp_reg_l;
4803                    	always @(posedge aclk or negedge aresetn) begin
4804       1/1          		if (!aresetn) begin
4805       1/1          			ch_7_src_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4806                    		end
4807       1/1          		else if (ch_7_src_addr_w_sel) begin
4808       1/1          	 		ch_7_src_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4809                    		end
4810       1/1          		else if (dma0_ch_7_src_addr_wen) begin
4811       1/1          	 		ch_7_src_addr_l 	&lt;= dma0_ch_src_addr_wdata;
4812                    		end
4813                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4814       1/1          		else if (dma1_ch_7_src_addr_wen) begin
4815       <font color = "red">0/1     ==>  	 		ch_7_src_addr_l 	&lt;= dma1_ch_src_addr_wdata;</font>
4816                    		end
                        MISSING_ELSE
4817                    	  `endif
4818                    	end
4819                    
4820                    	always @(posedge aclk or negedge aresetn) begin
4821       1/1          		if (!aresetn) begin
4822       1/1          			ch_7_dst_addr_l	&lt;= {`ATCDMAC300_ADDR_WIDTH{1'b0}};
4823                    		end
4824       1/1          		else if (ch_7_dst_addr_w_sel) begin
4825       1/1          	 		ch_7_dst_addr_l 	&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):0];
4826                    		end
4827       1/1          		else if (dma0_ch_7_dst_addr_wen) begin
4828       1/1          	 		ch_7_dst_addr_l 	&lt;= dma0_ch_dst_addr_wdata;
4829                    		end
4830                    	  `ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4831       1/1          		else if (dma1_ch_7_dst_addr_wen) begin
4832       <font color = "red">0/1     ==>  	 		ch_7_dst_addr_l 	&lt;= dma1_ch_dst_addr_wdata;</font>
4833                    		end
                        MISSING_ELSE
4834                    	  `endif
4835                    	end
4836                    
4837                    	  `ifdef ATCDMAC300_CHAIN_TRANSFER_SUPPORT
4838                    	always @(posedge aclk or negedge aresetn) begin
4839       1/1          		if (!aresetn) begin
4840       1/1          			ch_7_llp_reg_l		&lt;= {(`ATCDMAC300_ADDR_WIDTH-3){1'b0}};
4841                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4842       1/1          			ch_7_lld_bus_inf_idx &lt;= 1'b0;
4843                    		`endif
4844                    		end
4845       1/1          		else if (ch_7_llp_w_sel) begin
4846       1/1          	 		ch_7_llp_reg_l		&lt;= wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4847                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4848       1/1          			ch_7_lld_bus_inf_idx &lt;= wdata[0];
4849                    		`endif
4850                    		end
4851       1/1          		else if (dma0_ch_7_llp_wen) begin
4852       1/1          	 		ch_7_llp_reg_l		&lt;= dma0_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];
4853                    		`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4854       1/1          			ch_7_lld_bus_inf_idx &lt;= dma0_ch_llp_wdata_idx;
4855                    		`endif
4856                    		end
4857                    		`ifdef ATCDMAC300_DUAL_DMA_CORE_SUPPORT
4858       1/1          		else if (dma1_ch_7_llp_wen) begin
4859       <font color = "red">0/1     ==>  	 		ch_7_llp_reg_l		&lt;= dma1_ch_llp_wdata[(`ATCDMAC300_ADDR_WIDTH-1):3];</font>
4860                    			`ifdef ATCDMAC300_DUAL_MASTER_IF_SUPPORT
4861       <font color = "red">0/1     ==>  			ch_7_lld_bus_inf_idx &lt;= dma1_ch_llp_wdata_idx;</font>
4862                    			`endif
4863                    		end
                        MISSING_ELSE
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
