// Seed: 2483499386
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  type_5(
      id_1, id_3
  );
endmodule
