$date
	Mon Apr 01 11:24:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module questwo_tb $end
$var wire 1 ! Out $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ I2 $end
$var reg 1 % S0 $end
$var reg 1 & S1 $end
$scope module dut $end
$var wire 1 ' D0 $end
$var wire 1 ( D1 $end
$var wire 1 ) I2 $end
$var wire 1 ! Out $end
$var wire 1 * S0 $end
$var wire 1 + S1 $end
$var wire 1 , m0_out $end
$scope module m0 $end
$var wire 1 ' I0 $end
$var wire 1 ( I1 $end
$var wire 1 , O $end
$var wire 1 * S $end
$upscope $end
$scope module m1 $end
$var wire 1 , I0 $end
$var wire 1 ) I1 $end
$var wire 1 ! O $end
$var wire 1 + S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
1(
0'
0&
0%
0$
1#
0"
0!
$end
#10
1!
1,
1%
1*
#20
0,
1$
1)
0%
0*
1&
1+
#30
1,
1%
1*
#40
