
Flash_Memory_Management.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00800200  00002682  2**0
                  ALLOC, LOAD, DATA
  1 .text         00000166  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000022a  00800200  00800200  00002682  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00002682  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000070  00000000  00000000  000026b1  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000150  00000000  00000000  00002721  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000023db  00000000  00000000  00002871  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001025  00000000  00000000  00004c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001074  00000000  00000000  00005c71  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000300  00000000  00000000  00006ce8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004a7  00000000  00000000  00006fe8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000510  00000000  00000000  0000748f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000140  00000000  00000000  0000799f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  000025e0  000025e0  00002674  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00007ae0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .progmemx.data 00000011  0000033c  0000033c  000003d0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 16 .text.main    00000042  00002160  00002160  000021f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.USART_Init 00000036  0000230a  0000230a  0000239e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.USART_TX_Data 0000000e  00002594  00002594  00002628  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.USART_Data 0000004c  0000208c  0000208c  00002120  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.USART_RX_Data 0000000e  000025a2  000025a2  00002636  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.LED_Init 00000016  00002534  00002534  000025c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.LED_Red_Toggle 0000000e  000025b0  000025b0  00002644  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.LED_Green_Toggle 0000000e  000025be  000025be  00002652  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.VOLTAGE_Translator_Init 00000026  000023f6  000023f6  0000248a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.SLAVE_CS_Deselect 00000062  00001f80  00001f80  00002014  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .progmemx.data 000000c9  0000025d  0000025d  000002f1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 27 .text.UserInput 0000006c  00001dda  00001dda  00001e6e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.ExecuteCommand 00000196  00000e0c  00000e0c  00000ea0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.CommandLine 0000009c  000019fa  000019fa  00001a8e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .bss.arr_address 00000002  0080042a  0080042a  00002682  2**0
                  ALLOC
 31 .text.CLEAR_ARR 00000044  000020d8  000020d8  0000216c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.SPI_MASTER_Init 00000024  00002442  00002442  000024d6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .progmemx.data 000000f7  00000166  00000166  000001fa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 34 .text.FLASH_Write_Enable 00000028  000023a6  000023a6  0000243a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.FLASH_Write_Disable 00000028  000023ce  000023ce  00002462  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.FLASH_ID 0000008c  00001c50  00001c50  00001ce4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.FLASH_Reset 00000022  0000248a  0000248a  0000251e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.FLASH_MainArray_Address 00000092  00001b2c  00001b2c  00001bc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.FLASH_Column_Address 00000066  00001f1a  00001f1a  00001fae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.FLASH_Status 00000096  00001a96  00001a96  00001b2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.FLASH_Transfer_Cache 0000003c  00002222  00002222  000022b6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.FLASH_Write_Data 00000072  00001d68  00001d68  00001dfc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.FLASH_Transfer_MainArray 00000038  0000229a  0000229a  0000232e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.FLASH_Erase 00000040  000021a2  000021a2  00002236  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.FLASH_Data_Storage 0000006a  00001e46  00001e46  00001eda  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.FLASH_Read 00000052  0000203a  0000203a  000020ce  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.FLASH_Para_Pg 00000058  00001fe2  00001fe2  00002076  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.libgcc  0000000e  000025cc  000025cc  00002660  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.__dummy_fini 00000002  000025e8  000025e8  0000267c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.__dummy_funcs_on_exit 00000002  000025ea  000025ea  0000267e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.__dummy_simulator_exit 00000002  000025ec  000025ec  00002680  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.exit    00000016  0000254a  0000254a  000025de  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.__wrap_sprintf 00000026  0000241c  0000241c  000024b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .progmemx.data 00000007  0000034d  0000034d  000003e1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 55 .text.__fmt_s 000000ca  00001696  00001696  0000172a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.__out   0000006a  00001eb0  00001eb0  00001f44  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.__pad   0000010e  000013dc  000013dc  00001470  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.__dummy_fmt4 00000006  000025da  000025da  0000266e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.__fmt_state 000000a4  00001810  00001810  000018a4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .progmemx.data 00000006  00000354  00000354  000003e8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 61 .text.__printf_core 00000832  0000035a  0000035a  000003ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .progmemx.data.state_table 00000016  00000326  00000326  000003ba  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 63 .text.fputc   00000092  00001bbe  00001bbe  00001c52  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.__fmt_d 0000017e  00000fa2  00000fa2  00001036  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.__fmt_o 000000d4  000015c2  000015c2  00001656  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.__cvt_u 0000014a  00001292  00001292  00001326  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.__fmt_u 000000b0  00001760  00001760  000017f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.__fmt_x 00000280  00000b8c  00000b8c  00000c20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.__pop_float 00000040  000021e2  000021e2  00002276  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.__pop_int 00000172  00001120  00001120  000011b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.__pop_ptr 000000d8  000014ea  000014ea  0000157e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.atoi    0000008c  00001cdc  00001cdc  00001d70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.memset  00000012  00002560  00002560  000025f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.strcmp  00000044  0000211c  0000211c  000021b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.strlen  00000024  00002466  00002466  000024fa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.tolower 00000010  00002584  00002584  00002618  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.toupper 00000012  00002572  00002572  00002606  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text._Exit   00000004  000025e4  000025e4  00002678  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.__vsprintf 00000018  00002504  00002504  00002598  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.__vsnprintf 000000a4  000018b4  000018b4  00001948  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.__vfprintf 00000030  00002376  00002376  0000240a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.libgcc.div 0000001c  000024cc  000024cc  00002560  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.libgcc.div 000000a2  00001958  00001958  000019ec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.libgcc  00000020  000024ac  000024ac  00002540  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.libgcc.prologue 00000038  000022d2  000022d2  00002366  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.libgcc.prologue 00000036  00002340  00002340  000023d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.libgcc  0000001c  000024e8  000024e8  0000257c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.libgcc.builtins 0000003c  0000225e  0000225e  000022f2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.libgcc  00000018  0000251c  0000251c  000025b0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 85 00 	jmp	0x10a	; 0x10a <__ctors_end>
   4:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
   8:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
   c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  10:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  14:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  18:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  1c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  20:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  24:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  28:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  2c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  30:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  34:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  38:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  3c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  40:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  44:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  48:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  4c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  50:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  54:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  58:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  5c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  60:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  64:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  68:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  6c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  70:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  74:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  78:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  7c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  80:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  84:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  88:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  8c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  90:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  94:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  98:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  9c:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  a0:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  a4:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  a8:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  ac:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  b0:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  b4:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  b8:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  bc:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  c0:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  c4:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  c8:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  cc:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  d0:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  d4:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  d8:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  dc:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>
  e0:	0c 94 f0 12 	jmp	0x25e0	; 0x25e0 <__bad_interrupt>

000000e4 <.dinit>:
  e4:	02 00       	.word	0x0002	; ????
  e6:	04 2c       	mov	r0, r4
  e8:	80 00       	.word	0x0080	; ????

000000ea <__trampolines_start>:
  ea:	0c 94 14 12 	jmp	0x2428	; 0x2428 <_sprintf_cdnopuxX+0xc>
  ee:	0c 94 c1 11 	jmp	0x2382	; 0x2382 <__vfprintf+0xc>
  f2:	0c 94 e7 0a 	jmp	0x15ce	; 0x15ce <__fmt_o+0xc>
  f6:	0c 94 b3 01 	jmp	0x366	; 0x366 <__printf_core+0xc>
  fa:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__cvt_u+0xc>
  fe:	0c 94 b6 0b 	jmp	0x176c	; 0x176c <__fmt_u+0xc>
 102:	0c 94 d7 07 	jmp	0xfae	; 0xfae <__fmt_d+0xc>
 106:	0c 94 cc 05 	jmp	0xb98	; 0xb98 <__fmt_x+0xc>

0000010a <__ctors_end>:
 10a:	11 24       	eor	r1, r1
 10c:	1f be       	out	0x3f, r1	; 63
 10e:	cf ef       	ldi	r28, 0xFF	; 255
 110:	d1 e2       	ldi	r29, 0x21	; 33
 112:	de bf       	out	0x3e, r29	; 62
 114:	cd bf       	out	0x3d, r28	; 61
 116:	00 e0       	ldi	r16, 0x00	; 0
 118:	0c bf       	out	0x3c, r16	; 60

0000011a <__do_copy_data>:
 11a:	e4 ee       	ldi	r30, 0xE4	; 228
 11c:	f0 e0       	ldi	r31, 0x00	; 0
 11e:	40 e0       	ldi	r20, 0x00	; 0
 120:	19 c0       	rjmp	.+50     	; 0x154 <__do_clear_bss+0x8>
 122:	b7 91       	elpm	r27, Z+
 124:	a7 91       	elpm	r26, Z+
 126:	37 91       	elpm	r19, Z+
 128:	27 91       	elpm	r18, Z+
 12a:	07 91       	elpm	r16, Z+
 12c:	07 fd       	sbrc	r16, 7
 12e:	0e c0       	rjmp	.+28     	; 0x14c <__do_clear_bss>
 130:	97 91       	elpm	r25, Z+
 132:	87 91       	elpm	r24, Z+
 134:	ef 01       	movw	r28, r30
 136:	f9 2f       	mov	r31, r25
 138:	e8 2f       	mov	r30, r24
 13a:	0b bf       	out	0x3b, r16	; 59
 13c:	07 90       	elpm	r0, Z+
 13e:	0d 92       	st	X+, r0
 140:	a2 17       	cp	r26, r18
 142:	b3 07       	cpc	r27, r19
 144:	d9 f7       	brne	.-10     	; 0x13c <__do_copy_data+0x22>
 146:	fe 01       	movw	r30, r28
 148:	1b be       	out	0x3b, r1	; 59
 14a:	04 c0       	rjmp	.+8      	; 0x154 <__do_clear_bss+0x8>

0000014c <__do_clear_bss>:
 14c:	1d 92       	st	X+, r1
 14e:	a2 17       	cp	r26, r18
 150:	b3 07       	cpc	r27, r19
 152:	e1 f7       	brne	.-8      	; 0x14c <__do_clear_bss>
 154:	e9 3e       	cpi	r30, 0xE9	; 233
 156:	f4 07       	cpc	r31, r20
 158:	21 f7       	brne	.-56     	; 0x122 <__do_copy_data+0x8>
 15a:	0e 94 b0 10 	call	0x2160	; 0x2160 <main>
 15e:	0c 94 a5 12 	jmp	0x254a	; 0x254a <exit>

00000162 <_exit>:
 162:	f8 94       	cli

00000164 <__stop_program>:
 164:	ff cf       	rjmp	.-2      	; 0x164 <__stop_program>

Disassembly of section .text:

000025e0 <__bad_interrupt>:
    25e0:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.main:

00002160 <main>:

//#include "MEGA_1284P_SPI.h" //adding MEGA_1284P SPI Testing code

int main(void)
{
	LED_Init();
    2160:	0e 94 9a 12 	call	0x2534	; 0x2534 <LED_Init>
	VOLTAGE_Translator_Init();
    2164:	0e 94 fb 11 	call	0x23f6	; 0x23f6 <VOLTAGE_Translator_Init>
	USART_Init();
    2168:	0e 94 85 11 	call	0x230a	; 0x230a <USART_Init>
	SLAVE_CS_Deselect();
    216c:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <SLAVE_CS_Deselect>
	SPI_MASTER_Init();
    2170:	0e 94 21 12 	call	0x2442	; 0x2442 <SPI_MASTER_Init>
	LED_Green_Toggle();
    2174:	0e 94 df 12 	call	0x25be	; 0x25be <LED_Green_Toggle>
	//PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
	
    while(1)
    {		
		CLEAR_ARR();
    2178:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		USART_Data("Arrays Cleared \n");
    217c:	6c e3       	ldi	r22, 0x3C	; 60
    217e:	73 e0       	ldi	r23, 0x03	; 3
    2180:	80 e0       	ldi	r24, 0x00	; 0
    2182:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		
		CommandLine(); //asking for user command line
    2186:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <CommandLine>
		
		LED_Red_Toggle();
    218a:	0e 94 d8 12 	call	0x25b0	; 0x25b0 <LED_Red_Toggle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    218e:	2f ef       	ldi	r18, 0xFF	; 255
    2190:	81 ee       	ldi	r24, 0xE1	; 225
    2192:	94 e0       	ldi	r25, 0x04	; 4
    2194:	21 50       	subi	r18, 0x01	; 1
    2196:	80 40       	sbci	r24, 0x00	; 0
    2198:	90 40       	sbci	r25, 0x00	; 0
    219a:	e1 f7       	brne	.-8      	; 0x2194 <main+0x34>
    219c:	00 c0       	rjmp	.+0      	; 0x219e <main+0x3e>
    219e:	00 00       	nop
    21a0:	eb cf       	rjmp	.-42     	; 0x2178 <main+0x18>

Disassembly of section .text.USART_Init:

0000230a <USART_Init>:
    230a:	87 e6       	ldi	r24, 0x67	; 103
    230c:	90 e0       	ldi	r25, 0x00	; 0
    230e:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
    2312:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
    2316:	8d b1       	in	r24, 0x0d	; 13
    2318:	82 60       	ori	r24, 0x02	; 2
    231a:	8d b9       	out	0x0d, r24	; 13
    231c:	e1 ec       	ldi	r30, 0xC1	; 193
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	88 60       	ori	r24, 0x08	; 8
    2324:	80 83       	st	Z, r24
    2326:	8d b1       	in	r24, 0x0d	; 13
    2328:	8e 7f       	andi	r24, 0xFE	; 254
    232a:	8d b9       	out	0x0d, r24	; 13
    232c:	80 81       	ld	r24, Z
    232e:	80 61       	ori	r24, 0x10	; 16
    2330:	80 83       	st	Z, r24
    2332:	81 b1       	in	r24, 0x01	; 1
    2334:	84 60       	ori	r24, 0x04	; 4
    2336:	81 b9       	out	0x01, r24	; 1
    2338:	82 b1       	in	r24, 0x02	; 2
    233a:	84 60       	ori	r24, 0x04	; 4
    233c:	82 b9       	out	0x02, r24	; 2
    233e:	08 95       	ret

Disassembly of section .text.USART_TX_Data:

00002594 <USART_TX_Data>:
    2594:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    2598:	95 ff       	sbrs	r25, 5
    259a:	fc cf       	rjmp	.-8      	; 0x2594 <USART_TX_Data>
    259c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    25a0:	08 95       	ret

Disassembly of section .text.USART_Data:

0000208c <USART_Data>:
    208c:	cf 92       	push	r12
    208e:	df 92       	push	r13
    2090:	ef 92       	push	r14
    2092:	cf 93       	push	r28
    2094:	df 93       	push	r29
    2096:	6b 01       	movw	r12, r22
    2098:	e8 2e       	mov	r14, r24
    209a:	c0 e0       	ldi	r28, 0x00	; 0
    209c:	d0 e0       	ldi	r29, 0x00	; 0
    209e:	0f c0       	rjmp	.+30     	; 0x20be <USART_Data+0x32>
    20a0:	ae 2d       	mov	r26, r14
    20a2:	c6 01       	movw	r24, r12
    20a4:	8c 0f       	add	r24, r28
    20a6:	9d 1f       	adc	r25, r29
    20a8:	a1 1d       	adc	r26, r1
    20aa:	d7 fd       	sbrc	r29, 7
    20ac:	aa 95       	dec	r26
    20ae:	fc 01       	movw	r30, r24
    20b0:	5a 2f       	mov	r21, r26
    20b2:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    20b6:	86 2f       	mov	r24, r22
    20b8:	0e 94 ca 12 	call	0x2594	; 0x2594 <USART_TX_Data>
    20bc:	21 96       	adiw	r28, 0x01	; 1
    20be:	8e 2d       	mov	r24, r14
    20c0:	b6 01       	movw	r22, r12
    20c2:	0e 94 33 12 	call	0x2466	; 0x2466 <strlen>
    20c6:	c8 17       	cp	r28, r24
    20c8:	d9 07       	cpc	r29, r25
    20ca:	50 f3       	brcs	.-44     	; 0x20a0 <USART_Data+0x14>
    20cc:	df 91       	pop	r29
    20ce:	cf 91       	pop	r28
    20d0:	ef 90       	pop	r14
    20d2:	df 90       	pop	r13
    20d4:	cf 90       	pop	r12
    20d6:	08 95       	ret

Disassembly of section .text.USART_RX_Data:

000025a2 <USART_RX_Data>:
    25a2:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7c00c0>
    25a6:	88 23       	and	r24, r24
    25a8:	e4 f7       	brge	.-8      	; 0x25a2 <USART_RX_Data>
    25aa:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
    25ae:	08 95       	ret

Disassembly of section .text.LED_Init:

00002534 <LED_Init>:
    2534:	e1 e0       	ldi	r30, 0x01	; 1
    2536:	f1 e0       	ldi	r31, 0x01	; 1
    2538:	80 81       	ld	r24, Z
    253a:	80 66       	ori	r24, 0x60	; 96
    253c:	80 83       	st	Z, r24
    253e:	e2 e0       	ldi	r30, 0x02	; 2
    2540:	f1 e0       	ldi	r31, 0x01	; 1
    2542:	80 81       	ld	r24, Z
    2544:	80 66       	ori	r24, 0x60	; 96
    2546:	80 83       	st	Z, r24
    2548:	08 95       	ret

Disassembly of section .text.LED_Red_Toggle:

000025b0 <LED_Red_Toggle>:
    25b0:	e2 e0       	ldi	r30, 0x02	; 2
    25b2:	f1 e0       	ldi	r31, 0x01	; 1
    25b4:	90 81       	ld	r25, Z
    25b6:	80 e4       	ldi	r24, 0x40	; 64
    25b8:	89 27       	eor	r24, r25
    25ba:	80 83       	st	Z, r24
    25bc:	08 95       	ret

Disassembly of section .text.LED_Green_Toggle:

000025be <LED_Green_Toggle>:
    25be:	e2 e0       	ldi	r30, 0x02	; 2
    25c0:	f1 e0       	ldi	r31, 0x01	; 1
    25c2:	90 81       	ld	r25, Z
    25c4:	80 e2       	ldi	r24, 0x20	; 32
    25c6:	89 27       	eor	r24, r25
    25c8:	80 83       	st	Z, r24
    25ca:	08 95       	ret

Disassembly of section .text.VOLTAGE_Translator_Init:

000023f6 <VOLTAGE_Translator_Init>:
    23f6:	87 b1       	in	r24, 0x07	; 7
    23f8:	80 64       	ori	r24, 0x40	; 64
    23fa:	87 b9       	out	0x07, r24	; 7
    23fc:	88 b1       	in	r24, 0x08	; 8
    23fe:	80 64       	ori	r24, 0x40	; 64
    2400:	88 b9       	out	0x08, r24	; 8
    2402:	83 b3       	in	r24, 0x13	; 19
    2404:	81 60       	ori	r24, 0x01	; 1
    2406:	83 bb       	out	0x13, r24	; 19
    2408:	84 b3       	in	r24, 0x14	; 20
    240a:	81 60       	ori	r24, 0x01	; 1
    240c:	84 bb       	out	0x14, r24	; 20
    240e:	83 b3       	in	r24, 0x13	; 19
    2410:	82 60       	ori	r24, 0x02	; 2
    2412:	83 bb       	out	0x13, r24	; 19
    2414:	84 b3       	in	r24, 0x14	; 20
    2416:	82 60       	ori	r24, 0x02	; 2
    2418:	84 bb       	out	0x14, r24	; 20
    241a:	08 95       	ret

Disassembly of section .text.SLAVE_CS_Deselect:

00001f80 <SLAVE_CS_Deselect>:
    1f80:	81 b1       	in	r24, 0x01	; 1
    1f82:	88 60       	ori	r24, 0x08	; 8
    1f84:	81 b9       	out	0x01, r24	; 1
    1f86:	82 b1       	in	r24, 0x02	; 2
    1f88:	88 60       	ori	r24, 0x08	; 8
    1f8a:	82 b9       	out	0x02, r24	; 2
    1f8c:	81 b1       	in	r24, 0x01	; 1
    1f8e:	80 61       	ori	r24, 0x10	; 16
    1f90:	81 b9       	out	0x01, r24	; 1
    1f92:	82 b1       	in	r24, 0x02	; 2
    1f94:	80 61       	ori	r24, 0x10	; 16
    1f96:	82 b9       	out	0x02, r24	; 2
    1f98:	81 b1       	in	r24, 0x01	; 1
    1f9a:	80 62       	ori	r24, 0x20	; 32
    1f9c:	81 b9       	out	0x01, r24	; 1
    1f9e:	82 b1       	in	r24, 0x02	; 2
    1fa0:	80 62       	ori	r24, 0x20	; 32
    1fa2:	82 b9       	out	0x02, r24	; 2
    1fa4:	81 b1       	in	r24, 0x01	; 1
    1fa6:	80 64       	ori	r24, 0x40	; 64
    1fa8:	81 b9       	out	0x01, r24	; 1
    1faa:	82 b1       	in	r24, 0x02	; 2
    1fac:	80 64       	ori	r24, 0x40	; 64
    1fae:	82 b9       	out	0x02, r24	; 2
    1fb0:	81 b1       	in	r24, 0x01	; 1
    1fb2:	80 68       	ori	r24, 0x80	; 128
    1fb4:	81 b9       	out	0x01, r24	; 1
    1fb6:	82 b1       	in	r24, 0x02	; 2
    1fb8:	80 68       	ori	r24, 0x80	; 128
    1fba:	82 b9       	out	0x02, r24	; 2
    1fbc:	81 b1       	in	r24, 0x01	; 1
    1fbe:	82 60       	ori	r24, 0x02	; 2
    1fc0:	81 b9       	out	0x01, r24	; 1
    1fc2:	82 b1       	in	r24, 0x02	; 2
    1fc4:	82 60       	ori	r24, 0x02	; 2
    1fc6:	82 b9       	out	0x02, r24	; 2
    1fc8:	81 b1       	in	r24, 0x01	; 1
    1fca:	84 60       	ori	r24, 0x04	; 4
    1fcc:	81 b9       	out	0x01, r24	; 1
    1fce:	82 b1       	in	r24, 0x02	; 2
    1fd0:	84 60       	ori	r24, 0x04	; 4
    1fd2:	82 b9       	out	0x02, r24	; 2
    1fd4:	81 b1       	in	r24, 0x01	; 1
    1fd6:	88 60       	ori	r24, 0x08	; 8
    1fd8:	81 b9       	out	0x01, r24	; 1
    1fda:	82 b1       	in	r24, 0x02	; 2
    1fdc:	88 60       	ori	r24, 0x08	; 8
    1fde:	82 b9       	out	0x02, r24	; 2
    1fe0:	08 95       	ret

Disassembly of section .text.UserInput:

00001dda <UserInput>:
	ExecuteCommand(CommandBuffer); //puts CommandLine into Execute Function...
}

void UserInput() //asking for user input
{
	USART_Data("User Input:\n"); //asking for User Input
    1dda:	6d e5       	ldi	r22, 0x5D	; 93
    1ddc:	72 e0       	ldi	r23, 0x02	; 2
    1dde:	80 e0       	ldi	r24, 0x00	; 0
    1de0:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	c = USART_RX_Data(); //receive user char data type input
    1de4:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <USART_RX_Data>
    1de8:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
	while ((c != '\r')) //(c != '\n') &&
    1dec:	1c c0       	rjmp	.+56     	; 0x1e26 <UserInput+0x4c>
	{
		CommandBuffer[arr_address] = c; //adding character into array at index, creating a string
    1dee:	20 91 2a 04 	lds	r18, 0x042A	; 0x80042a <arr_address>
    1df2:	30 91 2b 04 	lds	r19, 0x042B	; 0x80042b <arr_address+0x1>
    1df6:	f9 01       	movw	r30, r18
    1df8:	e0 50       	subi	r30, 0x00	; 0
    1dfa:	fe 4f       	sbci	r31, 0xFE	; 254
    1dfc:	80 83       	st	Z, r24
		if (arr_address >= sizeof(CommandBuffer)) //making this an endless array for command lines
    1dfe:	2e 3f       	cpi	r18, 0xFE	; 254
    1e00:	31 05       	cpc	r19, r1
    1e02:	20 f0       	brcs	.+8      	; 0x1e0c <UserInput+0x32>
		{
			arr_address = 0; //resets array at address 0
    1e04:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1e08:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
		}
		arr_address++;
    1e0c:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <arr_address>
    1e10:	90 91 2b 04 	lds	r25, 0x042B	; 0x80042b <arr_address+0x1>
    1e14:	01 96       	adiw	r24, 0x01	; 1
    1e16:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <arr_address+0x1>
    1e1a:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <arr_address>
		c = USART_RX_Data(); //receive user char data type input
    1e1e:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <USART_RX_Data>
    1e22:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
void UserInput() //asking for user input
{
	USART_Data("User Input:\n"); //asking for User Input
	
	c = USART_RX_Data(); //receive user char data type input
	while ((c != '\r')) //(c != '\n') &&
    1e26:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <c>
    1e2a:	8d 30       	cpi	r24, 0x0D	; 13
    1e2c:	01 f7       	brne	.-64     	; 0x1dee <UserInput+0x14>
			arr_address = 0; //resets array at address 0
		}
		arr_address++;
		c = USART_RX_Data(); //receive user char data type input
	}
	CommandBuffer[arr_address] = '\r'; //adding NULL '\0' to mark end of Command String...; adding carriage return '\r' until I can get NULL to work...
    1e2e:	e0 91 2a 04 	lds	r30, 0x042A	; 0x80042a <arr_address>
    1e32:	f0 91 2b 04 	lds	r31, 0x042B	; 0x80042b <arr_address+0x1>
    1e36:	e0 50       	subi	r30, 0x00	; 0
    1e38:	fe 4f       	sbci	r31, 0xFE	; 254
    1e3a:	80 83       	st	Z, r24
	arr_address = 0; //resets array at address 0
    1e3c:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1e40:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
    1e44:	08 95       	ret

Disassembly of section .text.ExecuteCommand:

00000e0c <ExecuteCommand>:
}

void ExecuteCommand(const char *str) //Execute Command Line function
{
 e0c:	cf 92       	push	r12
 e0e:	df 92       	push	r13
 e10:	ef 92       	push	r14
 e12:	0f 93       	push	r16
 e14:	1f 93       	push	r17
 e16:	cf 93       	push	r28
 e18:	df 93       	push	r29
 e1a:	6b 01       	movw	r12, r22
 e1c:	e8 2e       	mov	r14, r24
	if (strcmp(str, "Flash ID") == 0) //Flash ID Command
 e1e:	2a e6       	ldi	r18, 0x6A	; 106
 e20:	32 e0       	ldi	r19, 0x02	; 2
 e22:	40 e0       	ldi	r20, 0x00	; 0
 e24:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 e28:	89 2b       	or	r24, r25
 e2a:	29 f4       	brne	.+10     	; 0xe36 <ExecuteCommand+0x2a>
	{
		FLASH_ID(); //reads Device ID
 e2c:	0e 94 28 0e 	call	0x1c50	; 0x1c50 <FLASH_ID>
		CLEAR_ARR();
 e30:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
 e34:	ae c0       	rjmp	.+348    	; 0xf92 <ExecuteCommand+0x186>
	}
	
	else if (strcmp(str, "Erase Memory") == 0) //Erase Flash Memory Command
 e36:	23 e7       	ldi	r18, 0x73	; 115
 e38:	32 e0       	ldi	r19, 0x02	; 2
 e3a:	40 e0       	ldi	r20, 0x00	; 0
 e3c:	8e 2d       	mov	r24, r14
 e3e:	b6 01       	movw	r22, r12
 e40:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 e44:	89 2b       	or	r24, r25
 e46:	49 f4       	brne	.+18     	; 0xe5a <ExecuteCommand+0x4e>
	{
		s = 0; //sets main array address to normal operation
 e48:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 e4c:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 e50:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		FLASH_Erase(); //Erases Flash Block
 e54:	0e 94 d1 10 	call	0x21a2	; 0x21a2 <FLASH_Erase>
 e58:	9c c0       	rjmp	.+312    	; 0xf92 <ExecuteCommand+0x186>
	}
	
	else if (strcmp(str, "Write Test") == 0) //Basic Flash Test Command
 e5a:	20 e8       	ldi	r18, 0x80	; 128
 e5c:	32 e0       	ldi	r19, 0x02	; 2
 e5e:	40 e0       	ldi	r20, 0x00	; 0
 e60:	8e 2d       	mov	r24, r14
 e62:	b6 01       	movw	r22, r12
 e64:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 e68:	89 2b       	or	r24, r25
 e6a:	99 f4       	brne	.+38     	; 0xe92 <ExecuteCommand+0x86>
	{
		s = 0;
 e6c:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 e70:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 e74:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		
		UserInput(); //User Input is added into an array, which will be written to memory
 e78:	0e 94 ed 0e 	call	0x1dda	; 0x1dda <UserInput>
		USART_Data(CommandBuffer); //will show what is in the array in question...
 e7c:	60 e0       	ldi	r22, 0x00	; 0
 e7e:	72 e0       	ldi	r23, 0x02	; 2
 e80:	80 e8       	ldi	r24, 0x80	; 128
 e82:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_TX_Data('\n');
 e86:	8a e0       	ldi	r24, 0x0A	; 10
 e88:	0e 94 ca 12 	call	0x2594	; 0x2594 <USART_TX_Data>
		
		FLASH_Write_Data(); //adds user input into Flash Write Function, to memory...
 e8c:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <FLASH_Write_Data>
 e90:	80 c0       	rjmp	.+256    	; 0xf92 <ExecuteCommand+0x186>
		//CLEAR_ARR();
		//FLASH_Read();
		
		//USART_Data(data);
	}
	else if (strcmp(str, "Read Memory") == 0) //Basic Read Test Command
 e92:	2b e8       	ldi	r18, 0x8B	; 139
 e94:	32 e0       	ldi	r19, 0x02	; 2
 e96:	40 e0       	ldi	r20, 0x00	; 0
 e98:	8e 2d       	mov	r24, r14
 e9a:	b6 01       	movw	r22, r12
 e9c:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 ea0:	89 2b       	or	r24, r25
 ea2:	89 f4       	brne	.+34     	; 0xec6 <ExecuteCommand+0xba>
	{
		s = 0; //sets main array to normal operations
 ea4:	10 92 26 04 	sts	0x0426, r1	; 0x800426 <s+0x1>
 ea8:	10 92 25 04 	sts	0x0425, r1	; 0x800425 <s>
		CLEAR_ARR();
 eac:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		FLASH_Read();
 eb0:	0e 94 1d 10 	call	0x203a	; 0x203a <FLASH_Read>

		USART_Data(data);
 eb4:	6d e1       	ldi	r22, 0x1D	; 29
 eb6:	73 e0       	ldi	r23, 0x03	; 3
 eb8:	80 e8       	ldi	r24, 0x80	; 128
 eba:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_TX_Data('\n');
 ebe:	8a e0       	ldi	r24, 0x0A	; 10
 ec0:	0e 94 ca 12 	call	0x2594	; 0x2594 <USART_TX_Data>
 ec4:	66 c0       	rjmp	.+204    	; 0xf92 <ExecuteCommand+0x186>
	}
	else if (strcmp(str, "Parameter Page") == 0) //Basic Read Test Command
 ec6:	27 e9       	ldi	r18, 0x97	; 151
 ec8:	32 e0       	ldi	r19, 0x02	; 2
 eca:	40 e0       	ldi	r20, 0x00	; 0
 ecc:	8e 2d       	mov	r24, r14
 ece:	b6 01       	movw	r22, r12
 ed0:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 ed4:	89 2b       	or	r24, r25
 ed6:	89 f5       	brne	.+98     	; 0xf3a <ExecuteCommand+0x12e>
	{
		s = 2; //sets main array address to the correct place
 ed8:	82 e0       	ldi	r24, 0x02	; 2
 eda:	90 e0       	ldi	r25, 0x00	; 0
 edc:	90 93 26 04 	sts	0x0426, r25	; 0x800426 <s+0x1>
 ee0:	80 93 25 04 	sts	0x0425, r24	; 0x800425 <s>
		CLEAR_ARR();
 ee4:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		FLASH_Para_Pg();
 ee8:	0e 94 f1 0f 	call	0x1fe2	; 0x1fe2 <FLASH_Para_Pg>
		
		//reading data from Data array
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
 eec:	00 e0       	ldi	r16, 0x00	; 0
 eee:	10 e0       	ldi	r17, 0x00	; 0
 ef0:	20 c0       	rjmp	.+64     	; 0xf32 <ExecuteCommand+0x126>
		{
			sprintf(status_feature, "Data Received: (0x%02X) \n", data[i]); //hex data to string
 ef2:	f8 01       	movw	r30, r16
 ef4:	e3 5e       	subi	r30, 0xE3	; 227
 ef6:	fc 4f       	sbci	r31, 0xFC	; 252
 ef8:	80 81       	ld	r24, Z
 efa:	1f 92       	push	r1
 efc:	8f 93       	push	r24
 efe:	86 ea       	ldi	r24, 0xA6	; 166
 f00:	92 e0       	ldi	r25, 0x02	; 2
 f02:	a0 e0       	ldi	r26, 0x00	; 0
 f04:	af 93       	push	r26
 f06:	9f 93       	push	r25
 f08:	8f 93       	push	r24
 f0a:	ce ef       	ldi	r28, 0xFE	; 254
 f0c:	d2 e0       	ldi	r29, 0x02	; 2
 f0e:	df 93       	push	r29
 f10:	cf 93       	push	r28
 f12:	0e 94 0e 12 	call	0x241c	; 0x241c <_sprintf_cdnopuxX>
			USART_Data(status_feature);
 f16:	be 01       	movw	r22, r28
 f18:	80 e8       	ldi	r24, 0x80	; 128
 f1a:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		s = 2; //sets main array address to the correct place
		CLEAR_ARR();
		FLASH_Para_Pg();
		
		//reading data from Data array
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
 f1e:	0f 5f       	subi	r16, 0xFF	; 255
 f20:	1f 4f       	sbci	r17, 0xFF	; 255
 f22:	8d b7       	in	r24, 0x3d	; 61
 f24:	9e b7       	in	r25, 0x3e	; 62
 f26:	07 96       	adiw	r24, 0x07	; 7
 f28:	0f b6       	in	r0, 0x3f	; 63
 f2a:	f8 94       	cli
 f2c:	9e bf       	out	0x3e, r25	; 62
 f2e:	0f be       	out	0x3f, r0	; 63
 f30:	8d bf       	out	0x3d, r24	; 61
 f32:	0e 3f       	cpi	r16, 0xFE	; 254
 f34:	11 05       	cpc	r17, r1
 f36:	e8 f2       	brcs	.-70     	; 0xef2 <ExecuteCommand+0xe6>
 f38:	2c c0       	rjmp	.+88     	; 0xf92 <ExecuteCommand+0x186>
		{
			sprintf(status_feature, "Data Received: (0x%02X) \n", data[i]); //hex data to string
			USART_Data(status_feature);
		}	
	}
	else if (strcmp(str, "Reset") == 0) //Basic Read Test Command
 f3a:	20 ec       	ldi	r18, 0xC0	; 192
 f3c:	32 e0       	ldi	r19, 0x02	; 2
 f3e:	40 e0       	ldi	r20, 0x00	; 0
 f40:	8e 2d       	mov	r24, r14
 f42:	b6 01       	movw	r22, r12
 f44:	0e 94 8e 10 	call	0x211c	; 0x211c <strcmp>
 f48:	89 2b       	or	r24, r25
 f4a:	29 f4       	brne	.+10     	; 0xf56 <ExecuteCommand+0x14a>
	{
		CLEAR_ARR();
 f4c:	0e 94 6c 10 	call	0x20d8	; 0x20d8 <CLEAR_ARR>
		FLASH_Reset();
 f50:	0e 94 45 12 	call	0x248a	; 0x248a <FLASH_Reset>
 f54:	1e c0       	rjmp	.+60     	; 0xf92 <ExecuteCommand+0x186>
	}
	else
	{
		USART_Data("1) Flash ID \n");
 f56:	66 ec       	ldi	r22, 0xC6	; 198
 f58:	72 e0       	ldi	r23, 0x02	; 2
 f5a:	80 e0       	ldi	r24, 0x00	; 0
 f5c:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_Data("2) Erase Memory \n");
 f60:	64 ed       	ldi	r22, 0xD4	; 212
 f62:	72 e0       	ldi	r23, 0x02	; 2
 f64:	80 e0       	ldi	r24, 0x00	; 0
 f66:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_Data("3) Write Test \n");
 f6a:	66 ee       	ldi	r22, 0xE6	; 230
 f6c:	72 e0       	ldi	r23, 0x02	; 2
 f6e:	80 e0       	ldi	r24, 0x00	; 0
 f70:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_Data("4) Read Memory \n");
 f74:	66 ef       	ldi	r22, 0xF6	; 246
 f76:	72 e0       	ldi	r23, 0x02	; 2
 f78:	80 e0       	ldi	r24, 0x00	; 0
 f7a:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_Data("5) Parameter Page \n");
 f7e:	67 e0       	ldi	r22, 0x07	; 7
 f80:	73 e0       	ldi	r23, 0x03	; 3
 f82:	80 e0       	ldi	r24, 0x00	; 0
 f84:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
		USART_Data("6) Reset \n");
 f88:	6b e1       	ldi	r22, 0x1B	; 27
 f8a:	73 e0       	ldi	r23, 0x03	; 3
 f8c:	80 e0       	ldi	r24, 0x00	; 0
 f8e:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	}
}
 f92:	df 91       	pop	r29
 f94:	cf 91       	pop	r28
 f96:	1f 91       	pop	r17
 f98:	0f 91       	pop	r16
 f9a:	ef 90       	pop	r14
 f9c:	df 90       	pop	r13
 f9e:	cf 90       	pop	r12
 fa0:	08 95       	ret

Disassembly of section .text.CommandLine:

000019fa <CommandLine>:
#include "../include/AWS_Board_Operations.h"

int arr_address = 0; //for CommandBuffer array

void CommandLine()
{	
    19fa:	cf 92       	push	r12
    19fc:	df 92       	push	r13
    19fe:	ef 92       	push	r14
	USART_Data("User Input:\n"); //asking for User Input
    1a00:	6d e5       	ldi	r22, 0x5D	; 93
    1a02:	72 e0       	ldi	r23, 0x02	; 2
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	c = USART_RX_Data(); //receive user char data type input
    1a0a:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <USART_RX_Data>
    1a0e:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
	while ((c != '\r') && (c!= '\n'))
    1a12:	1c c0       	rjmp	.+56     	; 0x1a4c <CommandLine+0x52>
	{
		CommandBuffer[arr_address] = c; //adding character into array at index, creating a string
    1a14:	20 91 2a 04 	lds	r18, 0x042A	; 0x80042a <arr_address>
    1a18:	30 91 2b 04 	lds	r19, 0x042B	; 0x80042b <arr_address+0x1>
    1a1c:	f9 01       	movw	r30, r18
    1a1e:	e0 50       	subi	r30, 0x00	; 0
    1a20:	fe 4f       	sbci	r31, 0xFE	; 254
    1a22:	80 83       	st	Z, r24
		if (arr_address >= sizeof(CommandBuffer)) //making this an endless array for command lines
    1a24:	2e 3f       	cpi	r18, 0xFE	; 254
    1a26:	31 05       	cpc	r19, r1
    1a28:	20 f0       	brcs	.+8      	; 0x1a32 <CommandLine+0x38>
		{
			arr_address = 0; //resets array at address 0
    1a2a:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1a2e:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
		}
		arr_address++;
    1a32:	80 91 2a 04 	lds	r24, 0x042A	; 0x80042a <arr_address>
    1a36:	90 91 2b 04 	lds	r25, 0x042B	; 0x80042b <arr_address+0x1>
    1a3a:	01 96       	adiw	r24, 0x01	; 1
    1a3c:	90 93 2b 04 	sts	0x042B, r25	; 0x80042b <arr_address+0x1>
    1a40:	80 93 2a 04 	sts	0x042A, r24	; 0x80042a <arr_address>
		c = USART_RX_Data(); //receive user char data type input
    1a44:	0e 94 d1 12 	call	0x25a2	; 0x25a2 <USART_RX_Data>
    1a48:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <c>
void CommandLine()
{	
	USART_Data("User Input:\n"); //asking for User Input
	
	c = USART_RX_Data(); //receive user char data type input
	while ((c != '\r') && (c!= '\n'))
    1a4c:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <c>
    1a50:	8d 30       	cpi	r24, 0x0D	; 13
    1a52:	11 f0       	breq	.+4      	; 0x1a58 <CommandLine+0x5e>
    1a54:	8a 30       	cpi	r24, 0x0A	; 10
    1a56:	f1 f6       	brne	.-68     	; 0x1a14 <CommandLine+0x1a>
			arr_address = 0; //resets array at address 0
		}
		arr_address++;
		c = USART_RX_Data(); //receive user char data type input
	}
	CommandBuffer[arr_address] = '\0'; //adding NULL '\0' to mark end of Command String...; adding carriage return '\r' until I can get NULL to work...
    1a58:	e0 91 2a 04 	lds	r30, 0x042A	; 0x80042a <arr_address>
    1a5c:	f0 91 2b 04 	lds	r31, 0x042B	; 0x80042b <arr_address+0x1>
    1a60:	e0 50       	subi	r30, 0x00	; 0
    1a62:	fe 4f       	sbci	r31, 0xFE	; 254
    1a64:	10 82       	st	Z, r1
	arr_address = 0; //resets array at address 0
    1a66:	10 92 2b 04 	sts	0x042B, r1	; 0x80042b <arr_address+0x1>
    1a6a:	10 92 2a 04 	sts	0x042A, r1	; 0x80042a <arr_address>
	
	USART_Data(CommandBuffer); //shows what the user wrote on terminal
    1a6e:	80 e0       	ldi	r24, 0x00	; 0
    1a70:	92 e0       	ldi	r25, 0x02	; 2
    1a72:	6c 01       	movw	r12, r24
    1a74:	20 e8       	ldi	r18, 0x80	; 128
    1a76:	e2 2e       	mov	r14, r18
    1a78:	8e 2d       	mov	r24, r14
    1a7a:	b6 01       	movw	r22, r12
    1a7c:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	USART_TX_Data('\n');
    1a80:	8a e0       	ldi	r24, 0x0A	; 10
    1a82:	0e 94 ca 12 	call	0x2594	; 0x2594 <USART_TX_Data>
		
	ExecuteCommand(CommandBuffer); //puts CommandLine into Execute Function...
    1a86:	8e 2d       	mov	r24, r14
    1a88:	b6 01       	movw	r22, r12
    1a8a:	0e 94 06 07 	call	0xe0c	; 0xe0c <ExecuteCommand>
}
    1a8e:	ef 90       	pop	r14
    1a90:	df 90       	pop	r13
    1a92:	cf 90       	pop	r12
    1a94:	08 95       	ret

Disassembly of section .text.CLEAR_ARR:

000020d8 <CLEAR_ARR>:
-Data
*/

void CLEAR_ARR(void) //to clear all relevant arrays with null
{
	for(int i = 0; i < sizeof(HEX_ID); i++)
    20d8:	80 e0       	ldi	r24, 0x00	; 0
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	05 c0       	rjmp	.+10     	; 0x20e8 <CLEAR_ARR+0x10>
	{
		HEX_ID[i] = '\0';
    20de:	fc 01       	movw	r30, r24
    20e0:	e5 5e       	subi	r30, 0xE5	; 229
    20e2:	fb 4f       	sbci	r31, 0xFB	; 251
    20e4:	10 82       	st	Z, r1
-Data
*/

void CLEAR_ARR(void) //to clear all relevant arrays with null
{
	for(int i = 0; i < sizeof(HEX_ID); i++)
    20e6:	01 96       	adiw	r24, 0x01	; 1
    20e8:	8a 30       	cpi	r24, 0x0A	; 10
    20ea:	91 05       	cpc	r25, r1
    20ec:	c0 f3       	brcs	.-16     	; 0x20de <CLEAR_ARR+0x6>
    20ee:	80 e0       	ldi	r24, 0x00	; 0
    20f0:	90 e0       	ldi	r25, 0x00	; 0
    20f2:	05 c0       	rjmp	.+10     	; 0x20fe <CLEAR_ARR+0x26>
		HEX_ID[i] = '\0';
	}
	
	for(int i = 0; i < sizeof(data); i++)
	{
		data[i] = '\0';
    20f4:	fc 01       	movw	r30, r24
    20f6:	e3 5e       	subi	r30, 0xE3	; 227
    20f8:	fc 4f       	sbci	r31, 0xFC	; 252
    20fa:	10 82       	st	Z, r1
	for(int i = 0; i < sizeof(HEX_ID); i++)
	{
		HEX_ID[i] = '\0';
	}
	
	for(int i = 0; i < sizeof(data); i++)
    20fc:	01 96       	adiw	r24, 0x01	; 1
    20fe:	8e 3f       	cpi	r24, 0xFE	; 254
    2100:	91 05       	cpc	r25, r1
    2102:	c0 f3       	brcs	.-16     	; 0x20f4 <CLEAR_ARR+0x1c>
    2104:	80 e0       	ldi	r24, 0x00	; 0
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	05 c0       	rjmp	.+10     	; 0x2114 <CLEAR_ARR+0x3c>
		data[i] = '\0';
	}
	
	for (int i = 0; i < sizeof(CommandBuffer); i++)
	{
		CommandBuffer[i] = '\0';
    210a:	fc 01       	movw	r30, r24
    210c:	e0 50       	subi	r30, 0x00	; 0
    210e:	fe 4f       	sbci	r31, 0xFE	; 254
    2110:	10 82       	st	Z, r1
	for(int i = 0; i < sizeof(data); i++)
	{
		data[i] = '\0';
	}
	
	for (int i = 0; i < sizeof(CommandBuffer); i++)
    2112:	01 96       	adiw	r24, 0x01	; 1
    2114:	8e 3f       	cpi	r24, 0xFE	; 254
    2116:	91 05       	cpc	r25, r1
    2118:	c0 f3       	brcs	.-16     	; 0x210a <CLEAR_ARR+0x32>
	{
		CommandBuffer[i] = '\0';
	}
}
    211a:	08 95       	ret

Disassembly of section .text.SPI_MASTER_Init:

00002442 <SPI_MASTER_Init>:

//Master Mode (for ATmega 2560) allows full duplex communication between the ATmega 2560 to Flash NAND Memory chip
void SPI_MASTER_Init() //initializes Serial Peripheral Interference (SPI) operations in Master Mode
{
	//DDR pin assignment, ~CS, MOSI, SCK are outputs (1), and MISO is input (0) (in Master Mode)
	DDRB |= (1 << PB2) | (1 << PB1); //setting MASTER_MOSI (PB2) as output; setting MASTER_SCK (PB1) as output;
    2442:	84 b1       	in	r24, 0x04	; 4
    2444:	86 60       	ori	r24, 0x06	; 6
    2446:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PB3); //setting MASTER_MISO (PB3) as input;
    2448:	84 b1       	in	r24, 0x04	; 4
    244a:	87 7f       	andi	r24, 0xF7	; 247
    244c:	84 b9       	out	0x04, r24	; 4
	
	//MUST set ~SS on the ATmega 2560 in order to get SPI operations working...
	DDRB |= (1 << PB0); //setting ~SS pin (PB0) as output;
    244e:	84 b1       	in	r24, 0x04	; 4
    2450:	81 60       	ori	r24, 0x01	; 1
    2452:	84 b9       	out	0x04, r24	; 4
	PORTB |= (1 << PB0); //setting ~SS pin (PB0) high to "de-select" slave device (not connected to the Flash NAND anyway)
    2454:	85 b1       	in	r24, 0x05	; 5
    2456:	81 60       	ori	r24, 0x01	; 1
    2458:	85 b9       	out	0x05, r24	; 5
	//PORTB &= ~(1 << PB0); //setting ~SS pin (PB0) low to "select" slave device (not connected to the Flash NAND anyway)
	
	SPCR |= (1 << SPE) | (1 << MSTR) | (1 << SPR0); // SPE: enables the SPI; MSTR: sets SPI to Master SPI mode; SPR1 and SPR0: sets the SCK Frequency (divisor of 16);
    245a:	8c b5       	in	r24, 0x2c	; 44
    245c:	81 65       	ori	r24, 0x51	; 81
    245e:	8c bd       	out	0x2c, r24	; 44
	SPCR &= ~(1 << DORD) | ~(1 << CPOL) | ~(1 << CPHA) | ~(1 << SPR1);//DORD, Data order set to MSB transmitted first; SPI Timing Mode is 0, where CPOL and CPHA are both 0
    2460:	8c b5       	in	r24, 0x2c	; 44
    2462:	8c bd       	out	0x2c, r24	; 44
    2464:	08 95       	ret

Disassembly of section .text.FLASH_Write_Enable:

000023a6 <FLASH_Write_Enable>:
}

void FLASH_Write_Enable (void) //select Slave device and initializes Write operations onto Flash NAND
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    23a6:	82 b1       	in	r24, 0x02	; 2
    23a8:	87 7f       	andi	r24, 0xF7	; 247
    23aa:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = WRITE_ENABLED; //Flash NAND's Write Enable command into SPI Data Register (SPDR)
    23ac:	86 e0       	ldi	r24, 0x06	; 6
    23ae:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete; waits for SPIF to be logic high
    23b0:	0d b4       	in	r0, 0x2d	; 45
    23b2:	07 fe       	sbrs	r0, 7
    23b4:	fd cf       	rjmp	.-6      	; 0x23b0 <FLASH_Write_Enable+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    23b6:	8e b5       	in	r24, 0x2e	; 46
    23b8:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    23bc:	82 b1       	in	r24, 0x02	; 2
    23be:	88 60       	ori	r24, 0x08	; 8
    23c0:	82 b9       	out	0x02, r24	; 2
	//_delay_us(5); //change delay if it doesn't work....
	
	//FLASH_Status(); //reading the document, checking status may not be needed

	//sprintf(buffer, "Write Enable: Status (0x%02X) \n", HEX_ID[0]); //hex data to string
	USART_Data("Write Enable \n");
    23c2:	66 e6       	ldi	r22, 0x66	; 102
    23c4:	71 e0       	ldi	r23, 0x01	; 1
    23c6:	80 e0       	ldi	r24, 0x00	; 0
    23c8:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
    23cc:	08 95       	ret

Disassembly of section .text.FLASH_Write_Disable:

000023ce <FLASH_Write_Disable>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Write_Disable(void) //de-select Slave device and disable Write operations onto Flash NAND
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    23ce:	82 b1       	in	r24, 0x02	; 2
    23d0:	87 7f       	andi	r24, 0xF7	; 247
    23d2:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = WRITE_DISABLED; //Flash NAND's Write Disable command into SPI Data Register (SPDR)
    23d4:	84 e0       	ldi	r24, 0x04	; 4
    23d6:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    23d8:	0d b4       	in	r0, 0x2d	; 45
    23da:	07 fe       	sbrs	r0, 7
    23dc:	fd cf       	rjmp	.-6      	; 0x23d8 <FLASH_Write_Disable+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    23de:	8e b5       	in	r24, 0x2e	; 46
    23e0:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    23e4:	82 b1       	in	r24, 0x02	; 2
    23e6:	88 60       	ori	r24, 0x08	; 8
    23e8:	82 b9       	out	0x02, r24	; 2
	//_delay_us(5); //change delay if it doesn't work....
	
	//FLASH_Status(); //checking status may not be necessary according to datasheet
	
	//sprintf(status_feature, "Write Disable: Status (0x%02X) \n", HEX_ID[0]); //hex data to string
	USART_Data("Write Disable \n");
    23ea:	65 e7       	ldi	r22, 0x75	; 117
    23ec:	71 e0       	ldi	r23, 0x01	; 1
    23ee:	80 e0       	ldi	r24, 0x00	; 0
    23f0:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
    23f4:	08 95       	ret

Disassembly of section .text.FLASH_ID:

00001c50 <FLASH_ID>:
	
	FLASH_Write_Disable();
}

void FLASH_ID() //read device ID
{	
    1c50:	cf 93       	push	r28
    1c52:	df 93       	push	r29
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1c54:	82 b1       	in	r24, 0x02	; 2
    1c56:	87 7f       	andi	r24, 0xF7	; 247
    1c58:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = READ_ID; //Sending READ_ID Command into SPI Data Register (SPDR)
    1c5a:	8f e9       	ldi	r24, 0x9F	; 159
    1c5c:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c5e:	0d b4       	in	r0, 0x2d	; 45
    1c60:	07 fe       	sbrs	r0, 7
    1c62:	fd cf       	rjmp	.-6      	; 0x1c5e <FLASH_ID+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1c64:	8e b5       	in	r24, 0x2e	; 46
    1c66:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = 0x00; //send dummy byte
    1c6a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c6c:	0d b4       	in	r0, 0x2d	; 45
    1c6e:	07 fe       	sbrs	r0, 7
    1c70:	fd cf       	rjmp	.-6      	; 0x1c6c <FLASH_ID+0x1c>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1c72:	8e b5       	in	r24, 0x2e	; 46
    1c74:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = 0x00; //send dummy byte
    1c78:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c7a:	0d b4       	in	r0, 0x2d	; 45
    1c7c:	07 fe       	sbrs	r0, 7
    1c7e:	fd cf       	rjmp	.-6      	; 0x1c7a <FLASH_ID+0x2a>
	HEX_ID [0] = SPDR; //clears the SPIF flag; returns Micron ID
    1c80:	8e b5       	in	r24, 0x2e	; 46
    1c82:	80 93 1b 04 	sts	0x041B, r24	; 0x80041b <HEX_ID>
	
	SPDR = 0x00; //send dummy byte
    1c86:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1c88:	0d b4       	in	r0, 0x2d	; 45
    1c8a:	07 fe       	sbrs	r0, 7
    1c8c:	fd cf       	rjmp	.-6      	; 0x1c88 <FLASH_ID+0x38>
	HEX_ID [1] = SPDR; //clears the SPIF flag; returns 2Gb 3.3V Device ID
    1c8e:	9e b5       	in	r25, 0x2e	; 46
    1c90:	eb e1       	ldi	r30, 0x1B	; 27
    1c92:	f4 e0       	ldi	r31, 0x04	; 4
    1c94:	91 83       	std	Z+1, r25	; 0x01
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1c96:	82 b1       	in	r24, 0x02	; 2
    1c98:	88 60       	ori	r24, 0x08	; 8
    1c9a:	82 b9       	out	0x02, r24	; 2

	sprintf(status_feature, "Read Device ID: Micron ID (0x%02X) Device ID (0x%02X) \n", HEX_ID[0], HEX_ID[1]); //hex data to string
    1c9c:	80 81       	ld	r24, Z
    1c9e:	1f 92       	push	r1
    1ca0:	9f 93       	push	r25
    1ca2:	1f 92       	push	r1
    1ca4:	8f 93       	push	r24
    1ca6:	85 e8       	ldi	r24, 0x85	; 133
    1ca8:	91 e0       	ldi	r25, 0x01	; 1
    1caa:	a0 e0       	ldi	r26, 0x00	; 0
    1cac:	af 93       	push	r26
    1cae:	9f 93       	push	r25
    1cb0:	8f 93       	push	r24
    1cb2:	ce ef       	ldi	r28, 0xFE	; 254
    1cb4:	d2 e0       	ldi	r29, 0x02	; 2
    1cb6:	df 93       	push	r29
    1cb8:	cf 93       	push	r28
    1cba:	0e 94 0e 12 	call	0x241c	; 0x241c <_sprintf_cdnopuxX>
	USART_Data(status_feature);
    1cbe:	be 01       	movw	r22, r28
    1cc0:	80 e8       	ldi	r24, 0x80	; 128
    1cc2:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
}
    1cc6:	8d b7       	in	r24, 0x3d	; 61
    1cc8:	9e b7       	in	r25, 0x3e	; 62
    1cca:	09 96       	adiw	r24, 0x09	; 9
    1ccc:	0f b6       	in	r0, 0x3f	; 63
    1cce:	f8 94       	cli
    1cd0:	9e bf       	out	0x3e, r25	; 62
    1cd2:	0f be       	out	0x3f, r0	; 63
    1cd4:	8d bf       	out	0x3d, r24	; 61
    1cd6:	df 91       	pop	r29
    1cd8:	cf 91       	pop	r28
    1cda:	08 95       	ret

Disassembly of section .text.FLASH_Reset:

0000248a <FLASH_Reset>:

void FLASH_Reset() //reset memory device
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    248a:	82 b1       	in	r24, 0x02	; 2
    248c:	87 7f       	andi	r24, 0xF7	; 247
    248e:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = RESET; //Sending READ_ID Command into SPI Data Register (SPDR)
    2490:	8f ef       	ldi	r24, 0xFF	; 255
    2492:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2494:	0d b4       	in	r0, 0x2d	; 45
    2496:	07 fe       	sbrs	r0, 7
    2498:	fd cf       	rjmp	.-6      	; 0x2494 <FLASH_Reset+0xa>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    249a:	82 b1       	in	r24, 0x02	; 2
    249c:	88 60       	ori	r24, 0x08	; 8
    249e:	82 b9       	out	0x02, r24	; 2

	//_delay_us(5); //change delay if it doesn't work....
	
	USART_Data("Device Reseted \n");
    24a0:	6d eb       	ldi	r22, 0xBD	; 189
    24a2:	71 e0       	ldi	r23, 0x01	; 1
    24a4:	80 e0       	ldi	r24, 0x00	; 0
    24a6:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
    24aa:	08 95       	ret

Disassembly of section .text.FLASH_MainArray_Address:

00001b2c <FLASH_MainArray_Address>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_MainArray_Address(int s) //24-bit address 4,2Gbs (7 dummy bits, 17 bits block/page)
{
	if (s == 0) //normal memory operation
    1b2c:	00 97       	sbiw	r24, 0x00	; 0
    1b2e:	a9 f4       	brne	.+42     	; 0x1b5a <FLASH_MainArray_Address+0x2e>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b30:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b32:	0d b4       	in	r0, 0x2d	; 45
    1b34:	07 fe       	sbrs	r0, 7
    1b36:	fd cf       	rjmp	.-6      	; 0x1b32 <FLASH_MainArray_Address+0x6>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b38:	2e b5       	in	r18, 0x2e	; 46
    1b3a:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
				
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1b3e:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b40:	0d b4       	in	r0, 0x2d	; 45
    1b42:	07 fe       	sbrs	r0, 7
    1b44:	fd cf       	rjmp	.-6      	; 0x1b40 <FLASH_MainArray_Address+0x14>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b46:	2e b5       	in	r18, 0x2e	; 46
    1b48:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x00; //the low-byte of the 24-bit address; block/page address is 0x00
    1b4c:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b4e:	0d b4       	in	r0, 0x2d	; 45
    1b50:	07 fe       	sbrs	r0, 7
    1b52:	fd cf       	rjmp	.-6      	; 0x1b4e <FLASH_MainArray_Address+0x22>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b54:	2e b5       	in	r18, 0x2e	; 46
    1b56:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 1) //access to parameter page //to be determined what to use this for
    1b5a:	81 30       	cpi	r24, 0x01	; 1
    1b5c:	91 05       	cpc	r25, r1
    1b5e:	b1 f4       	brne	.+44     	; 0x1b8c <FLASH_MainArray_Address+0x60>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b60:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b62:	0d b4       	in	r0, 0x2d	; 45
    1b64:	07 fe       	sbrs	r0, 7
    1b66:	fd cf       	rjmp	.-6      	; 0x1b62 <FLASH_MainArray_Address+0x36>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b68:	2e b5       	in	r18, 0x2e	; 46
    1b6a:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1b6e:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b70:	0d b4       	in	r0, 0x2d	; 45
    1b72:	07 fe       	sbrs	r0, 7
    1b74:	fd cf       	rjmp	.-6      	; 0x1b70 <FLASH_MainArray_Address+0x44>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b76:	2e b5       	in	r18, 0x2e	; 46
    1b78:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
		
		SPDR = 0x01; //the low-byte of the 24-bit address; block/page address is 0x01 for Parameter pg.
    1b7c:	21 e0       	ldi	r18, 0x01	; 1
    1b7e:	2e bd       	out	0x2e, r18	; 46
		while (!(SPSR & (1 << SPIF)));
    1b80:	0d b4       	in	r0, 0x2d	; 45
    1b82:	07 fe       	sbrs	r0, 7
    1b84:	fd cf       	rjmp	.-6      	; 0x1b80 <FLASH_MainArray_Address+0x54>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b86:	2e b5       	in	r18, 0x2e	; 46
    1b88:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 2) //access to parameter page
    1b8c:	02 97       	sbiw	r24, 0x02	; 2
    1b8e:	b1 f4       	brne	.+44     	; 0x1bbc <FLASH_MainArray_Address+0x90>
	{
		SPDR = 0x00; //the high-byte of the 24-bit address
    1b90:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1b92:	0d b4       	in	r0, 0x2d	; 45
    1b94:	07 fe       	sbrs	r0, 7
    1b96:	fd cf       	rjmp	.-6      	; 0x1b92 <FLASH_MainArray_Address+0x66>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1b98:	8e b5       	in	r24, 0x2e	; 46
    1b9a:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
		
		SPDR = 0x00; //the mid-byte of the 24-bit address
    1b9e:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1 << SPIF)));
    1ba0:	0d b4       	in	r0, 0x2d	; 45
    1ba2:	07 fe       	sbrs	r0, 7
    1ba4:	fd cf       	rjmp	.-6      	; 0x1ba0 <FLASH_MainArray_Address+0x74>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1ba6:	8e b5       	in	r24, 0x2e	; 46
    1ba8:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
		
		SPDR = 0x01; //the low-byte of the 24-bit address; block/page address is 0x01 for Parameter pg.
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	8e bd       	out	0x2e, r24	; 46
		while (!(SPSR & (1 << SPIF)));
    1bb0:	0d b4       	in	r0, 0x2d	; 45
    1bb2:	07 fe       	sbrs	r0, 7
    1bb4:	fd cf       	rjmp	.-6      	; 0x1bb0 <FLASH_MainArray_Address+0x84>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1bb6:	8e b5       	in	r24, 0x2e	; 46
    1bb8:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
    1bbc:	08 95       	ret

Disassembly of section .text.FLASH_Column_Address:

00001f1a <FLASH_Column_Address>:

/*Wasn't complete correct, this is column address to show where to put the data to in memory...*/
void FLASH_Column_Address(int s) //16-bit address (actual address size is 12-bits)
{
	/*Will change to switch-case if necessary*/
	if (s == 0) //normal memory operations (sets plane bit to 1 for that address; odd plane)
    1f1a:	00 97       	sbiw	r24, 0x00	; 0
    1f1c:	79 f4       	brne	.+30     	; 0x1f3c <FLASH_Column_Address+0x22>
	{
		SPDR = 0x10; //the high-byte of the 16-bit address; 0x10 sets the plane select bit to 1
    1f1e:	20 e1       	ldi	r18, 0x10	; 16
    1f20:	2e bd       	out	0x2e, r18	; 46
		while(!(SPSR & (1 << SPIF)));
    1f22:	0d b4       	in	r0, 0x2d	; 45
    1f24:	07 fe       	sbrs	r0, 7
    1f26:	fd cf       	rjmp	.-6      	; 0x1f22 <FLASH_Column_Address+0x8>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f28:	2e b5       	in	r18, 0x2e	; 46
    1f2a:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f2e:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f30:	0d b4       	in	r0, 0x2d	; 45
    1f32:	07 fe       	sbrs	r0, 7
    1f34:	fd cf       	rjmp	.-6      	; 0x1f30 <FLASH_Column_Address+0x16>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f36:	2e b5       	in	r18, 0x2e	; 46
    1f38:	20 93 27 04 	sts	0x0427, r18	; 0x800427 <status>
	}
	
	if (s == 1) //normal memory operations (sets plane bit to 0 for that address; even plane)
    1f3c:	81 30       	cpi	r24, 0x01	; 1
    1f3e:	91 05       	cpc	r25, r1
    1f40:	71 f4       	brne	.+28     	; 0x1f5e <FLASH_Column_Address+0x44>
	{
		SPDR = 0x00; //the high-byte of the 16-bit address; setting plane bit to 0x00 because of parameter pg
    1f42:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF)));
    1f44:	0d b4       	in	r0, 0x2d	; 45
    1f46:	07 fe       	sbrs	r0, 7
    1f48:	fd cf       	rjmp	.-6      	; 0x1f44 <FLASH_Column_Address+0x2a>
		HEX_ID [0]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f4a:	2e b5       	in	r18, 0x2e	; 46
    1f4c:	20 93 1b 04 	sts	0x041B, r18	; 0x80041b <HEX_ID>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f50:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f52:	0d b4       	in	r0, 0x2d	; 45
    1f54:	07 fe       	sbrs	r0, 7
    1f56:	fd cf       	rjmp	.-6      	; 0x1f52 <FLASH_Column_Address+0x38>
		HEX_ID [1]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f58:	2e b5       	in	r18, 0x2e	; 46
    1f5a:	20 93 1c 04 	sts	0x041C, r18	; 0x80041c <HEX_ID+0x1>
	}
	if (s == 2) //this is where the parameter page is located, plane bit 0 (even)
    1f5e:	02 97       	sbiw	r24, 0x02	; 2
    1f60:	71 f4       	brne	.+28     	; 0x1f7e <FLASH_Column_Address+0x64>
	{
		SPDR = 0x00; //the high-byte of the 16-bit address; setting plane bit to 0x00 because of parameter pg
    1f62:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF)));
    1f64:	0d b4       	in	r0, 0x2d	; 45
    1f66:	07 fe       	sbrs	r0, 7
    1f68:	fd cf       	rjmp	.-6      	; 0x1f64 <FLASH_Column_Address+0x4a>
		HEX_ID [0]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f6a:	8e b5       	in	r24, 0x2e	; 46
    1f6c:	80 93 1b 04 	sts	0x041B, r24	; 0x80041b <HEX_ID>

		SPDR = 0x00; //the low-byte of the 16-bit address
    1f70:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1f72:	0d b4       	in	r0, 0x2d	; 45
    1f74:	07 fe       	sbrs	r0, 7
    1f76:	fd cf       	rjmp	.-6      	; 0x1f72 <FLASH_Column_Address+0x58>
		HEX_ID [1]= SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1f78:	8e b5       	in	r24, 0x2e	; 46
    1f7a:	80 93 1c 04 	sts	0x041C, r24	; 0x80041c <HEX_ID+0x1>
    1f7e:	08 95       	ret

Disassembly of section .text.FLASH_Status:

00001a96 <FLASH_Status>:
	}
}

void FLASH_Status() //this makes sure that data finishes transferring
{
    1a96:	cf 93       	push	r28
    1a98:	df 93       	push	r29
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1a9a:	82 b1       	in	r24, 0x02	; 2
    1a9c:	87 7f       	andi	r24, 0xF7	; 247
    1a9e:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = GET_FEATURES; //sending Get Features command into the SPI Data Register (SPDR)
    1aa0:	8f e0       	ldi	r24, 0x0F	; 15
    1aa2:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF)));
    1aa4:	0d b4       	in	r0, 0x2d	; 45
    1aa6:	07 fe       	sbrs	r0, 7
    1aa8:	fd cf       	rjmp	.-6      	; 0x1aa4 <FLASH_Status+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1aaa:	8e b5       	in	r24, 0x2e	; 46
    1aac:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	SPDR = STATUS_REGISTER_ADDRESS; //status register address for the feature operation
    1ab0:	80 ec       	ldi	r24, 0xC0	; 192
    1ab2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ab4:	0d b4       	in	r0, 0x2d	; 45
    1ab6:	07 fe       	sbrs	r0, 7
    1ab8:	fd cf       	rjmp	.-6      	; 0x1ab4 <FLASH_Status+0x1e>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1aba:	8e b5       	in	r24, 0x2e	; 46
    1abc:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	for (int i = 0; i < 2; i++ )
    1ac0:	80 e0       	ldi	r24, 0x00	; 0
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	0a c0       	rjmp	.+20     	; 0x1ada <FLASH_Status+0x44>
	{
		SPDR = 0x00; //sending dummy byte to continue to get status
    1ac6:	1e bc       	out	0x2e, r1	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ac8:	0d b4       	in	r0, 0x2d	; 45
    1aca:	07 fe       	sbrs	r0, 7
    1acc:	fd cf       	rjmp	.-6      	; 0x1ac8 <FLASH_Status+0x32>
		HEX_ID [i] = SPDR; //read incoming status data and puts it into an array
    1ace:	2e b5       	in	r18, 0x2e	; 46
    1ad0:	fc 01       	movw	r30, r24
    1ad2:	e5 5e       	subi	r30, 0xE5	; 229
    1ad4:	fb 4f       	sbci	r31, 0xFB	; 251
    1ad6:	20 83       	st	Z, r18
	
	SPDR = STATUS_REGISTER_ADDRESS; //status register address for the feature operation
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
	
	for (int i = 0; i < 2; i++ )
    1ad8:	01 96       	adiw	r24, 0x01	; 1
    1ada:	82 30       	cpi	r24, 0x02	; 2
    1adc:	91 05       	cpc	r25, r1
    1ade:	9c f3       	brlt	.-26     	; 0x1ac6 <FLASH_Status+0x30>
		SPDR = 0x00; //sending dummy byte to continue to get status
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
		HEX_ID [i] = SPDR; //read incoming status data and puts it into an array
	}
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1ae0:	82 b1       	in	r24, 0x02	; 2
    1ae2:	88 60       	ori	r24, 0x08	; 8
    1ae4:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Get Features: Status (0x%02X) Status Register (0x%02X) Status Cleared (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2]); //hex data to string
	sprintf(status_feature, "Get Features: Status Cleared (0x%02X), (0x%02X)\n", HEX_ID[0], HEX_ID[1]); //hex data to string
    1ae6:	eb e1       	ldi	r30, 0x1B	; 27
    1ae8:	f4 e0       	ldi	r31, 0x04	; 4
    1aea:	91 81       	ldd	r25, Z+1	; 0x01
    1aec:	80 81       	ld	r24, Z
    1aee:	1f 92       	push	r1
    1af0:	9f 93       	push	r25
    1af2:	1f 92       	push	r1
    1af4:	8f 93       	push	r24
    1af6:	8e ec       	ldi	r24, 0xCE	; 206
    1af8:	91 e0       	ldi	r25, 0x01	; 1
    1afa:	a0 e0       	ldi	r26, 0x00	; 0
    1afc:	af 93       	push	r26
    1afe:	9f 93       	push	r25
    1b00:	8f 93       	push	r24
    1b02:	ce ef       	ldi	r28, 0xFE	; 254
    1b04:	d2 e0       	ldi	r29, 0x02	; 2
    1b06:	df 93       	push	r29
    1b08:	cf 93       	push	r28
    1b0a:	0e 94 0e 12 	call	0x241c	; 0x241c <_sprintf_cdnopuxX>
	USART_Data(status_feature);
    1b0e:	be 01       	movw	r22, r28
    1b10:	80 e8       	ldi	r24, 0x80	; 128
    1b12:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
}
    1b16:	8d b7       	in	r24, 0x3d	; 61
    1b18:	9e b7       	in	r25, 0x3e	; 62
    1b1a:	09 96       	adiw	r24, 0x09	; 9
    1b1c:	0f b6       	in	r0, 0x3f	; 63
    1b1e:	f8 94       	cli
    1b20:	9e bf       	out	0x3e, r25	; 62
    1b22:	0f be       	out	0x3f, r0	; 63
    1b24:	8d bf       	out	0x3d, r24	; 61
    1b26:	df 91       	pop	r29
    1b28:	cf 91       	pop	r28
    1b2a:	08 95       	ret

Disassembly of section .text.FLASH_Transfer_Cache:

00002222 <FLASH_Transfer_Cache>:
	FLASH_Transfer_Cache();	
}

void FLASH_Transfer_Cache(void) //new command to transfer data from cache to main array
{	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2222:	82 b1       	in	r24, 0x02	; 2
    2224:	87 7f       	andi	r24, 0xF7	; 247
    2226:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	//code below sends Program_Execute command with the starting address of the main array
	SPDR = PROGRAM_EXECUTE; //Sending Program Execute Command into SPI Data Register (SPDR)
    2228:	80 e1       	ldi	r24, 0x10	; 16
    222a:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1 << SPIF))); 
    222c:	0d b4       	in	r0, 0x2d	; 45
    222e:	07 fe       	sbrs	r0, 7
    2230:	fd cf       	rjmp	.-6      	; 0x222c <FLASH_Transfer_Cache+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    2232:	8e b5       	in	r24, 0x2e	; 46
    2234:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to write data to in MainArray
    2238:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    223c:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    2240:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <FLASH_MainArray_Address>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    2244:	82 b1       	in	r24, 0x02	; 2
    2246:	88 60       	ori	r24, 0x08	; 8
    2248:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Program Execute: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2],  HEX_ID[3]); //hex data to string
	USART_Data("Program Execute \n");
    224a:	6f ef       	ldi	r22, 0xFF	; 255
    224c:	71 e0       	ldi	r23, 0x01	; 1
    224e:	80 e0       	ldi	r24, 0x00	; 0
    2250:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data transfer from cache to main array from program_execute command
    2254:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <FLASH_Status>

	FLASH_Write_Disable();
    2258:	0e 94 e7 11 	call	0x23ce	; 0x23ce <FLASH_Write_Disable>
    225c:	08 95       	ret

Disassembly of section .text.FLASH_Write_Data:

00001d68 <FLASH_Write_Data>:
	
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Write_Data() //const char *str) //writes String data via the addressed individual characters into Flash_NAND (SPI protocol)
{
    1d68:	cf 93       	push	r28
    1d6a:	df 93       	push	r29
	FLASH_Write_Enable();
    1d6c:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <FLASH_Write_Enable>
	
	//code below sends Program_Load command with the starting address of the cache register
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1d70:	82 b1       	in	r24, 0x02	; 2
    1d72:	87 7f       	andi	r24, 0xF7	; 247
    1d74:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = PROGRAM_LOAD; //Sending Program_Load Command into SPI Data Register (SPDR)
    1d76:	82 e0       	ldi	r24, 0x02	; 2
    1d78:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF)));
    1d7a:	0d b4       	in	r0, 0x2d	; 45
    1d7c:	07 fe       	sbrs	r0, 7
    1d7e:	fd cf       	rjmp	.-6      	; 0x1d7a <FLASH_Write_Data+0x12>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1d80:	8e b5       	in	r24, 0x2e	; 46
    1d82:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Column_Address(s); //determines where to write data to in Cache
    1d86:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    1d8a:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    1d8e:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <FLASH_Column_Address>
	
	for (int j = 0; j < strlen(CommandBuffer); j++) //each loop, the cache address pointer is incremented after each byte is shifted out...
    1d92:	c0 e0       	ldi	r28, 0x00	; 0
    1d94:	d0 e0       	ldi	r29, 0x00	; 0
    1d96:	0c c0       	rjmp	.+24     	; 0x1db0 <FLASH_Write_Data+0x48>
	{
		SPDR = CommandBuffer[j]; //write char data type (byte sized) data onto cache register's address
    1d98:	fe 01       	movw	r30, r28
    1d9a:	e0 50       	subi	r30, 0x00	; 0
    1d9c:	fe 4f       	sbci	r31, 0xFE	; 254
    1d9e:	80 81       	ld	r24, Z
    1da0:	8e bd       	out	0x2e, r24	; 46
		while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1da2:	0d b4       	in	r0, 0x2d	; 45
    1da4:	07 fe       	sbrs	r0, 7
    1da6:	fd cf       	rjmp	.-6      	; 0x1da2 <FLASH_Write_Data+0x3a>
		status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    1da8:	8e b5       	in	r24, 0x2e	; 46
    1daa:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	while(!(SPSR & (1 << SPIF)));
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
	
	FLASH_Column_Address(s); //determines where to write data to in Cache
	
	for (int j = 0; j < strlen(CommandBuffer); j++) //each loop, the cache address pointer is incremented after each byte is shifted out...
    1dae:	21 96       	adiw	r28, 0x01	; 1
    1db0:	60 e0       	ldi	r22, 0x00	; 0
    1db2:	72 e0       	ldi	r23, 0x02	; 2
    1db4:	80 e8       	ldi	r24, 0x80	; 128
    1db6:	0e 94 33 12 	call	0x2466	; 0x2466 <strlen>
    1dba:	c8 17       	cp	r28, r24
    1dbc:	d9 07       	cpc	r29, r25
    1dbe:	60 f3       	brcs	.-40     	; 0x1d98 <FLASH_Write_Data+0x30>
		
		//USART_TX_Data(write_test[i]);
	}
	*/
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    1dc0:	82 b1       	in	r24, 0x02	; 2
    1dc2:	88 60       	ori	r24, 0x08	; 8
    1dc4:	82 b9       	out	0x02, r24	; 2

	//sprintf(status_feature, "Program Load: Status (0x%02X) High-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2]); //hex data to string
	USART_Data("Program Load \n");
    1dc6:	61 e1       	ldi	r22, 0x11	; 17
    1dc8:	72 e0       	ldi	r23, 0x02	; 2
    1dca:	80 e0       	ldi	r24, 0x00	; 0
    1dcc:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....

	FLASH_Transfer_Cache();	
    1dd0:	0e 94 11 11 	call	0x2222	; 0x2222 <FLASH_Transfer_Cache>
}
    1dd4:	df 91       	pop	r29
    1dd6:	cf 91       	pop	r28
    1dd8:	08 95       	ret

Disassembly of section .text.FLASH_Transfer_MainArray:

0000229a <FLASH_Transfer_MainArray>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Transfer_MainArray(void) //new command to transfer data from main array to cache
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    229a:	82 b1       	in	r24, 0x02	; 2
    229c:	87 7f       	andi	r24, 0xF7	; 247
    229e:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = PAGE_READ; //Sending Page_Read Command into SPI Data Register (SPDR)
    22a0:	83 e1       	ldi	r24, 0x13	; 19
    22a2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    22a4:	0d b4       	in	r0, 0x2d	; 45
    22a6:	07 fe       	sbrs	r0, 7
    22a8:	fd cf       	rjmp	.-6      	; 0x22a4 <FLASH_Transfer_MainArray+0xa>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    22aa:	8e b5       	in	r24, 0x2e	; 46
    22ac:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to read data to in MainArray
    22b0:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    22b4:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    22b8:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <FLASH_MainArray_Address>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    22bc:	82 b1       	in	r24, 0x02	; 2
    22be:	88 60       	ori	r24, 0x08	; 8
    22c0:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data transfer from main array to cache from page_read command
    22c2:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <FLASH_Status>
	
	//sprintf(status_feature, "Page Read: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2],  HEX_ID[3]); //hex data to string
	USART_Data("Page Read \n");
    22c6:	60 e2       	ldi	r22, 0x20	; 32
    22c8:	72 e0       	ldi	r23, 0x02	; 2
    22ca:	80 e0       	ldi	r24, 0x00	; 0
    22cc:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
    22d0:	08 95       	ret

Disassembly of section .text.FLASH_Erase:

000021a2 <FLASH_Erase>:
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Erase() //erases data from Flash Nand Memory at the block level
{
	FLASH_Write_Enable();
    21a2:	0e 94 d3 11 	call	0x23a6	; 0x23a6 <FLASH_Write_Enable>
	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    21a6:	82 b1       	in	r24, 0x02	; 2
    21a8:	87 7f       	andi	r24, 0xF7	; 247
    21aa:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....	
	
	SPDR = BLOCK_ERASE; //Sending Block_Erase Command into SPI Data Register (SPDR)
    21ac:	88 ed       	ldi	r24, 0xD8	; 216
    21ae:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    21b0:	0d b4       	in	r0, 0x2d	; 45
    21b2:	07 fe       	sbrs	r0, 7
    21b4:	fd cf       	rjmp	.-6      	; 0x21b0 <FLASH_Erase+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    21b6:	8e b5       	in	r24, 0x2e	; 46
    21b8:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_MainArray_Address(s); //determines where to write/read data to in MainArray
    21bc:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    21c0:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    21c4:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <FLASH_MainArray_Address>

	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    21c8:	82 b1       	in	r24, 0x02	; 2
    21ca:	88 60       	ori	r24, 0x08	; 8
    21cc:	82 b9       	out	0x02, r24	; 2

	//sprintf(status_feature, "Block Erase: Status (0x%02X) High-Byte (0x%02X) Mid-Byte (0x%02X) Low-Byte (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2], HEX_ID[3]); //hex data to string
	USART_Data("Block Erase \n");
    21ce:	6c e2       	ldi	r22, 0x2C	; 44
    21d0:	72 e0       	ldi	r23, 0x02	; 2
    21d2:	80 e0       	ldi	r24, 0x00	; 0
    21d4:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
	
	//_delay_us(5); //change delay if it doesn't work....
	
	FLASH_Status(); //checks for the status of data deletion on the block level from Block_Erase command
    21d8:	0e 94 4b 0d 	call	0x1a96	; 0x1a96 <FLASH_Status>
	
	FLASH_Write_Disable();
    21dc:	0e 94 e7 11 	call	0x23ce	; 0x23ce <FLASH_Write_Disable>
    21e0:	08 95       	ret

Disassembly of section .text.FLASH_Data_Storage:

00001e46 <FLASH_Data_Storage>:
	
	//_delay_us(5); //change delay if it doesn't work....
}

void FLASH_Data_Storage(int s) //determines how to store FLASH NAND data in an array
{
    1e46:	cf 93       	push	r28
    1e48:	df 93       	push	r29
    1e4a:	ec 01       	movw	r28, r24
	if (s == 0) //normal method for strings
    1e4c:	89 2b       	or	r24, r25
    1e4e:	a9 f0       	breq	.+42     	; 0x1e7a <FLASH_Data_Storage+0x34>
    1e50:	19 c0       	rjmp	.+50     	; 0x1e84 <FLASH_Data_Storage+0x3e>
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
		{
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
    1e52:	1e bc       	out	0x2e, r1	; 46
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1e54:	0d b4       	in	r0, 0x2d	; 45
    1e56:	07 fe       	sbrs	r0, 7
    1e58:	fd cf       	rjmp	.-6      	; 0x1e54 <FLASH_Data_Storage+0xe>
			data[i] = SPDR; //read Data Register and adds it to data array
    1e5a:	2e b5       	in	r18, 0x2e	; 46
    1e5c:	fc 01       	movw	r30, r24
    1e5e:	e3 5e       	subi	r30, 0xE3	; 227
    1e60:	fc 4f       	sbci	r31, 0xFC	; 252
    1e62:	20 83       	st	Z, r18
		
			if (SPDR == '\r') //|| SPDR == '') // is 0xFF in character data type; adding carriage return '\r' until I can get NULL to work... 
    1e64:	2e b5       	in	r18, 0x2e	; 46
    1e66:	2d 30       	cpi	r18, 0x0D	; 13
    1e68:	31 f4       	brne	.+12     	; 0x1e76 <FLASH_Data_Storage+0x30>
			{
				USART_Data("Data Received \n");
    1e6a:	6a e3       	ldi	r22, 0x3A	; 58
    1e6c:	72 e0       	ldi	r23, 0x02	; 2
    1e6e:	80 e0       	ldi	r24, 0x00	; 0
    1e70:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
				break;
    1e74:	07 c0       	rjmp	.+14     	; 0x1e84 <FLASH_Data_Storage+0x3e>
void FLASH_Data_Storage(int s) //determines how to store FLASH NAND data in an array
{
	if (s == 0) //normal method for strings
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
    1e76:	01 96       	adiw	r24, 0x01	; 1
    1e78:	02 c0       	rjmp	.+4      	; 0x1e7e <FLASH_Data_Storage+0x38>
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	8e 3f       	cpi	r24, 0xFE	; 254
    1e80:	91 05       	cpc	r25, r1
    1e82:	38 f3       	brcs	.-50     	; 0x1e52 <FLASH_Data_Storage+0xc>
				break;
			}
		}
	}
	
	if (s == 2) //parameter page requires this
    1e84:	22 97       	sbiw	r28, 0x02	; 2
    1e86:	89 f4       	brne	.+34     	; 0x1eaa <FLASH_Data_Storage+0x64>
    1e88:	0b c0       	rjmp	.+22     	; 0x1ea0 <FLASH_Data_Storage+0x5a>
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
		{
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
    1e8a:	1e bc       	out	0x2e, r1	; 46
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1e8c:	0d b4       	in	r0, 0x2d	; 45
    1e8e:	07 fe       	sbrs	r0, 7
    1e90:	fd cf       	rjmp	.-6      	; 0x1e8c <FLASH_Data_Storage+0x46>
			data[i] = SPDR; //read Data Register and adds it to data array
    1e92:	2e b5       	in	r18, 0x2e	; 46
    1e94:	fc 01       	movw	r30, r24
    1e96:	e3 5e       	subi	r30, 0xE3	; 227
    1e98:	fc 4f       	sbci	r31, 0xFC	; 252
    1e9a:	20 83       	st	Z, r18
	}
	
	if (s == 2) //parameter page requires this
	{
		//reading and writing char data type into data[]
		for (int i = 0; i < sizeof(data); i++) //address is incremented automatically after each byte is shifted out
    1e9c:	01 96       	adiw	r24, 0x01	; 1
    1e9e:	02 c0       	rjmp	.+4      	; 0x1ea4 <FLASH_Data_Storage+0x5e>
    1ea0:	80 e0       	ldi	r24, 0x00	; 0
    1ea2:	90 e0       	ldi	r25, 0x00	; 0
    1ea4:	8e 3f       	cpi	r24, 0xFE	; 254
    1ea6:	91 05       	cpc	r25, r1
    1ea8:	80 f3       	brcs	.-32     	; 0x1e8a <FLASH_Data_Storage+0x44>
			SPDR = 0x00; //a dummy byte, ignored by the Flash NAND...to get data back
			while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
			data[i] = SPDR; //read Data Register and adds it to data array
		}
	}
    1eaa:	df 91       	pop	r29
    1eac:	cf 91       	pop	r28
    1eae:	08 95       	ret

Disassembly of section .text.FLASH_Read:

0000203a <FLASH_Read>:
	FLASH_Write_Disable();
}

void FLASH_Read() //reads data from FLASH_NAND Memory chip (SPI protocol)
{
	FLASH_Transfer_MainArray();
    203a:	0e 94 4d 11 	call	0x229a	; 0x229a <FLASH_Transfer_MainArray>
	
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    203e:	82 b1       	in	r24, 0x02	; 2
    2040:	87 7f       	andi	r24, 0xF7	; 247
    2042:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = READ_FROM_CACHE; //Sending Read_From_Cache Command into SPI Data Register (SPDR)
    2044:	8b e0       	ldi	r24, 0x0B	; 11
    2046:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2048:	0d b4       	in	r0, 0x2d	; 45
    204a:	07 fe       	sbrs	r0, 7
    204c:	fd cf       	rjmp	.-6      	; 0x2048 <FLASH_Read+0xe>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    204e:	8e b5       	in	r24, 0x2e	; 46
    2050:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Column_Address(s); //determines where to read data from the Column Array to Cache
    2054:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    2058:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    205c:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <FLASH_Column_Address>
	
	SPDR = 0x00; //a dummy byte sent
    2060:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2062:	0d b4       	in	r0, 0x2d	; 45
    2064:	07 fe       	sbrs	r0, 7
    2066:	fd cf       	rjmp	.-6      	; 0x2062 <FLASH_Read+0x28>
	status = SPDR; //makes sure to clear the SPIF flag in the 2560, useless byte
    2068:	8e b5       	in	r24, 0x2e	; 46
    206a:	80 93 27 04 	sts	0x0427, r24	; 0x800427 <status>
	
	FLASH_Data_Storage(s); //determines how to store data in an array
    206e:	80 91 25 04 	lds	r24, 0x0425	; 0x800425 <s>
    2072:	90 91 26 04 	lds	r25, 0x0426	; 0x800426 <s+0x1>
    2076:	0e 94 23 0f 	call	0x1e46	; 0x1e46 <FLASH_Data_Storage>
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    207a:	82 b1       	in	r24, 0x02	; 2
    207c:	88 60       	ori	r24, 0x08	; 8
    207e:	82 b9       	out	0x02, r24	; 2
	
	//sprintf(status_feature, "Read From Cache: Status (0x%02X) High-Byte (0x%02X) Low-Byte (0x%02X) Dummy (0x%02X) \n", HEX_ID[0], HEX_ID[1], HEX_ID[2], HEX_ID[3]); //hex data to string
	USART_Data("Read from Cache: \n");
    2080:	6a e4       	ldi	r22, 0x4A	; 74
    2082:	72 e0       	ldi	r23, 0x02	; 2
    2084:	80 e0       	ldi	r24, 0x00	; 0
    2086:	0e 94 46 10 	call	0x208c	; 0x208c <USART_Data>
    208a:	08 95       	ret

Disassembly of section .text.FLASH_Para_Pg:

00001fe2 <FLASH_Para_Pg>:
	USART_Data("Device Reseted \n");
}

void FLASH_Para_Pg() //reads from the FLASH NAND parameter page
{
	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    1fe2:	82 b1       	in	r24, 0x02	; 2
    1fe4:	87 7f       	andi	r24, 0xF7	; 247
    1fe6:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = SET_FEATURES; //Sending Set_Features Command into SPI Data Register (SPDR)
    1fe8:	8f e1       	ldi	r24, 0x1F	; 31
    1fea:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1fec:	0d b4       	in	r0, 0x2d	; 45
    1fee:	07 fe       	sbrs	r0, 7
    1ff0:	fd cf       	rjmp	.-6      	; 0x1fec <FLASH_Para_Pg+0xa>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = CONFIGURATION_REGISTER_ADDRESS; //Sending Set_Features Command into SPI Data Register (SPDR)
    1ff2:	80 eb       	ldi	r24, 0xB0	; 176
    1ff4:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    1ff6:	0d b4       	in	r0, 0x2d	; 45
    1ff8:	07 fe       	sbrs	r0, 7
    1ffa:	fd cf       	rjmp	.-6      	; 0x1ff6 <FLASH_Para_Pg+0x14>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = PARAMETER_PAGE_INIT; //Sending data byte, setting CFG1 = 1 (access Parameter page), into SPI Data Register (SPDR)
    1ffc:	80 e4       	ldi	r24, 0x40	; 64
    1ffe:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2000:	0d b4       	in	r0, 0x2d	; 45
    2002:	07 fe       	sbrs	r0, 7
    2004:	fd cf       	rjmp	.-6      	; 0x2000 <__DATA_REGION_LENGTH__>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    2006:	82 b1       	in	r24, 0x02	; 2
    2008:	88 60       	ori	r24, 0x08	; 8
    200a:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	//THIS is a PAGE READ FUNCTION....
	FLASH_Read(); //change plane bit and low byte from 24-bit address
    200c:	0e 94 1d 10 	call	0x203a	; 0x203a <FLASH_Read>

	PORTA &= ~(1 << PA3); //~CS pin set low for selecting slave device
    2010:	82 b1       	in	r24, 0x02	; 2
    2012:	87 7f       	andi	r24, 0xF7	; 247
    2014:	82 b9       	out	0x02, r24	; 2
	
	//_delay_us(5); //change delay if it doesn't work....
	
	SPDR = SET_FEATURES; //Sending Set_Features Command into SPI Data Register (SPDR)
    2016:	8f e1       	ldi	r24, 0x1F	; 31
    2018:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    201a:	0d b4       	in	r0, 0x2d	; 45
    201c:	07 fe       	sbrs	r0, 7
    201e:	fd cf       	rjmp	.-6      	; 0x201a <__DATA_REGION_LENGTH__+0x1a>
	//HEX_ID [0] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = CONFIGURATION_REGISTER_ADDRESS; //Sending Set_Features Command into SPI Data Register (SPDR)
    2020:	80 eb       	ldi	r24, 0xB0	; 176
    2022:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    2024:	0d b4       	in	r0, 0x2d	; 45
    2026:	07 fe       	sbrs	r0, 7
    2028:	fd cf       	rjmp	.-6      	; 0x2024 <__DATA_REGION_LENGTH__+0x24>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte

	SPDR = PARAMETER_PAGE_EXIT; //Sending data byte to exit Parameter page into SPI Data Register (SPDR)
    202a:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1 << SPIF))); //waiting until serial transfer is complete
    202c:	0d b4       	in	r0, 0x2d	; 45
    202e:	07 fe       	sbrs	r0, 7
    2030:	fd cf       	rjmp	.-6      	; 0x202c <__DATA_REGION_LENGTH__+0x2c>
	//HEX_ID [1] = SPDR; //no need to read because the while loop's purpose is to make sure the SPIF flag clears; useless byte
	
	PORTA |= (1 << PA3); //~CS pin set high for de-selecting slave device; to end the command sequence
    2032:	82 b1       	in	r24, 0x02	; 2
    2034:	88 60       	ori	r24, 0x08	; 8
    2036:	82 b9       	out	0x02, r24	; 2
    2038:	08 95       	ret

Disassembly of section .text.libgcc:

000025cc <__xload_1>:
    25cc:	57 fd       	sbrc	r21, 7
    25ce:	03 c0       	rjmp	.+6      	; 0x25d6 <__xload_1+0xa>
    25d0:	5b bf       	out	0x3b, r21	; 59
    25d2:	67 91       	elpm	r22, Z+
    25d4:	08 95       	ret
    25d6:	60 81       	ld	r22, Z
    25d8:	08 95       	ret

Disassembly of section .text.__dummy_fini:

000025e8 <_fini>:
    25e8:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

000025ea <__funcs_on_exit>:
    25ea:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

000025ec <__simulator_exit>:
    25ec:	08 95       	ret

Disassembly of section .text.exit:

0000254a <exit>:
    254a:	ec 01       	movw	r28, r24
    254c:	0e 94 f5 12 	call	0x25ea	; 0x25ea <__funcs_on_exit>
    2550:	0e 94 f4 12 	call	0x25e8	; 0x25e8 <_fini>
    2554:	ce 01       	movw	r24, r28
    2556:	0e 94 f6 12 	call	0x25ec	; 0x25ec <__simulator_exit>
    255a:	ce 01       	movw	r24, r28
    255c:	0e 94 f2 12 	call	0x25e4	; 0x25e4 <_Exit>

Disassembly of section .text.__wrap_sprintf:

0000241c <_sprintf_cdnopuxX>:
    241c:	a0 e0       	ldi	r26, 0x00	; 0
    241e:	b0 e0       	ldi	r27, 0x00	; 0
    2420:	e4 e1       	ldi	r30, 0x14	; 20
    2422:	f2 e1       	ldi	r31, 0x12	; 18
    2424:	0c 94 79 11 	jmp	0x22f2	; 0x22f2 <__prologue_saves__+0x20>
    2428:	9e 01       	movw	r18, r28
    242a:	25 5f       	subi	r18, 0xF5	; 245
    242c:	3f 4f       	sbci	r19, 0xFF	; 255
    242e:	48 85       	ldd	r20, Y+8	; 0x08
    2430:	59 85       	ldd	r21, Y+9	; 0x09
    2432:	6a 85       	ldd	r22, Y+10	; 0x0a
    2434:	8e 81       	ldd	r24, Y+6	; 0x06
    2436:	9f 81       	ldd	r25, Y+7	; 0x07
    2438:	0e 94 82 12 	call	0x2504	; 0x2504 <__vsprintf>
    243c:	e2 e0       	ldi	r30, 0x02	; 2
    243e:	0c 94 b0 11 	jmp	0x2360	; 0x2360 <__epilogue_restores__+0x20>

Disassembly of section .text.__fmt_s:

00001696 <__fmt_s>:
    1696:	2f 92       	push	r2
    1698:	3f 92       	push	r3
    169a:	4f 92       	push	r4
    169c:	6f 92       	push	r6
    169e:	7f 92       	push	r7
    16a0:	8f 92       	push	r8
    16a2:	af 92       	push	r10
    16a4:	bf 92       	push	r11
    16a6:	cf 92       	push	r12
    16a8:	df 92       	push	r13
    16aa:	ef 92       	push	r14
    16ac:	ff 92       	push	r15
    16ae:	0f 93       	push	r16
    16b0:	1f 93       	push	r17
    16b2:	cf 93       	push	r28
    16b4:	df 93       	push	r29
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
    16ba:	27 97       	sbiw	r28, 0x07	; 7
    16bc:	0f b6       	in	r0, 0x3f	; 63
    16be:	f8 94       	cli
    16c0:	de bf       	out	0x3e, r29	; 62
    16c2:	0f be       	out	0x3f, r0	; 63
    16c4:	cd bf       	out	0x3d, r28	; 61
    16c6:	6c 01       	movw	r12, r24
    16c8:	7b 01       	movw	r14, r22
    16ca:	39 01       	movw	r6, r18
    16cc:	84 2e       	mov	r8, r20
    16ce:	98 01       	movw	r18, r16
    16d0:	8d e4       	ldi	r24, 0x4D	; 77
    16d2:	28 2e       	mov	r2, r24
    16d4:	83 e0       	ldi	r24, 0x03	; 3
    16d6:	38 2e       	mov	r3, r24
    16d8:	80 e0       	ldi	r24, 0x00	; 0
    16da:	48 2e       	mov	r4, r24
    16dc:	87 e0       	ldi	r24, 0x07	; 7
    16de:	f1 01       	movw	r30, r2
    16e0:	ae 01       	movw	r20, r28
    16e2:	4f 5f       	subi	r20, 0xFF	; 255
    16e4:	5f 4f       	sbci	r21, 0xFF	; 255
    16e6:	da 01       	movw	r26, r20
    16e8:	74 2d       	mov	r23, r4
    16ea:	0e 94 74 12 	call	0x24e8	; 0x24e8 <__movmemx_qi>
    16ee:	f7 01       	movw	r30, r14
    16f0:	02 81       	ldd	r16, Z+2	; 0x02
    16f2:	13 81       	ldd	r17, Z+3	; 0x03
    16f4:	a4 80       	ldd	r10, Z+4	; 0x04
    16f6:	b5 80       	ldd	r11, Z+5	; 0x05
    16f8:	e0 80       	ld	r14, Z
    16fa:	f1 80       	ldd	r15, Z+1	; 0x01
    16fc:	61 14       	cp	r6, r1
    16fe:	71 04       	cpc	r7, r1
    1700:	81 04       	cpc	r8, r1
    1702:	19 f4       	brne	.+6      	; 0x170a <__fmt_s+0x74>
    1704:	3a 01       	movw	r6, r20
    1706:	f0 e8       	ldi	r31, 0x80	; 128
    1708:	8f 2e       	mov	r8, r31
    170a:	21 15       	cp	r18, r1
    170c:	31 05       	cpc	r19, r1
    170e:	29 f4       	brne	.+10     	; 0x171a <__fmt_s+0x84>
    1710:	88 2d       	mov	r24, r8
    1712:	b3 01       	movw	r22, r6
    1714:	0e 94 33 12 	call	0x2466	; 0x2466 <strlen>
    1718:	9c 01       	movw	r18, r24
    171a:	17 fd       	sbrc	r17, 7
    171c:	04 c0       	rjmp	.+8      	; 0x1726 <__fmt_s+0x90>
    171e:	02 17       	cp	r16, r18
    1720:	13 07       	cpc	r17, r19
    1722:	08 f4       	brcc	.+2      	; 0x1726 <__fmt_s+0x90>
    1724:	98 01       	movw	r18, r16
    1726:	85 01       	movw	r16, r10
    1728:	68 2d       	mov	r22, r8
    172a:	a3 01       	movw	r20, r6
    172c:	c6 01       	movw	r24, r12
    172e:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__pad>
    1732:	27 96       	adiw	r28, 0x07	; 7
    1734:	0f b6       	in	r0, 0x3f	; 63
    1736:	f8 94       	cli
    1738:	de bf       	out	0x3e, r29	; 62
    173a:	0f be       	out	0x3f, r0	; 63
    173c:	cd bf       	out	0x3d, r28	; 61
    173e:	df 91       	pop	r29
    1740:	cf 91       	pop	r28
    1742:	1f 91       	pop	r17
    1744:	0f 91       	pop	r16
    1746:	ff 90       	pop	r15
    1748:	ef 90       	pop	r14
    174a:	df 90       	pop	r13
    174c:	cf 90       	pop	r12
    174e:	bf 90       	pop	r11
    1750:	af 90       	pop	r10
    1752:	8f 90       	pop	r8
    1754:	7f 90       	pop	r7
    1756:	6f 90       	pop	r6
    1758:	4f 90       	pop	r4
    175a:	3f 90       	pop	r3
    175c:	2f 90       	pop	r2
    175e:	08 95       	ret

Disassembly of section .text.__out:

00001eb0 <__out>:
    1eb0:	6f 92       	push	r6
    1eb2:	7f 92       	push	r7
    1eb4:	8f 92       	push	r8
    1eb6:	cf 92       	push	r12
    1eb8:	df 92       	push	r13
    1eba:	ef 92       	push	r14
    1ebc:	0f 93       	push	r16
    1ebe:	1f 93       	push	r17
    1ec0:	cf 93       	push	r28
    1ec2:	df 93       	push	r29
    1ec4:	8c 01       	movw	r16, r24
    1ec6:	6a 01       	movw	r12, r20
    1ec8:	e6 2e       	mov	r14, r22
    1eca:	e9 01       	movw	r28, r18
    1ecc:	3a 01       	movw	r6, r20
    1ece:	86 2e       	mov	r8, r22
    1ed0:	62 0e       	add	r6, r18
    1ed2:	73 1e       	adc	r7, r19
    1ed4:	81 1c       	adc	r8, r1
    1ed6:	37 fd       	sbrc	r19, 7
    1ed8:	8a 94       	dec	r8
    1eda:	c6 14       	cp	r12, r6
    1edc:	d7 04       	cpc	r13, r7
    1ede:	e8 04       	cpc	r14, r8
    1ee0:	81 f0       	breq	.+32     	; 0x1f02 <__out+0x52>
    1ee2:	f6 01       	movw	r30, r12
    1ee4:	5e 2d       	mov	r21, r14
    1ee6:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    1eea:	86 2f       	mov	r24, r22
    1eec:	b8 01       	movw	r22, r16
    1eee:	08 2e       	mov	r0, r24
    1ef0:	00 0c       	add	r0, r0
    1ef2:	99 0b       	sbc	r25, r25
    1ef4:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <fputc>
    1ef8:	8f ef       	ldi	r24, 0xFF	; 255
    1efa:	c8 1a       	sub	r12, r24
    1efc:	d8 0a       	sbc	r13, r24
    1efe:	e8 0a       	sbc	r14, r24
    1f00:	ec cf       	rjmp	.-40     	; 0x1eda <__out+0x2a>
    1f02:	ce 01       	movw	r24, r28
    1f04:	df 91       	pop	r29
    1f06:	cf 91       	pop	r28
    1f08:	1f 91       	pop	r17
    1f0a:	0f 91       	pop	r16
    1f0c:	ef 90       	pop	r14
    1f0e:	df 90       	pop	r13
    1f10:	cf 90       	pop	r12
    1f12:	8f 90       	pop	r8
    1f14:	7f 90       	pop	r7
    1f16:	6f 90       	pop	r6
    1f18:	08 95       	ret

Disassembly of section .text.__pad:

000013dc <__pad>:
    13dc:	2f 92       	push	r2
    13de:	3f 92       	push	r3
    13e0:	4f 92       	push	r4
    13e2:	6f 92       	push	r6
    13e4:	7f 92       	push	r7
    13e6:	8f 92       	push	r8
    13e8:	af 92       	push	r10
    13ea:	bf 92       	push	r11
    13ec:	cf 92       	push	r12
    13ee:	df 92       	push	r13
    13f0:	ef 92       	push	r14
    13f2:	ff 92       	push	r15
    13f4:	0f 93       	push	r16
    13f6:	1f 93       	push	r17
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	cd b7       	in	r28, 0x3d	; 61
    13fe:	de b7       	in	r29, 0x3e	; 62
    1400:	66 97       	sbiw	r28, 0x16	; 22
    1402:	0f b6       	in	r0, 0x3f	; 63
    1404:	f8 94       	cli
    1406:	de bf       	out	0x3e, r29	; 62
    1408:	0f be       	out	0x3f, r0	; 63
    140a:	cd bf       	out	0x3d, r28	; 61
    140c:	5c 01       	movw	r10, r24
    140e:	3a 01       	movw	r6, r20
    1410:	86 2e       	mov	r8, r22
    1412:	69 01       	movw	r12, r18
    1414:	c7 01       	movw	r24, r14
    1416:	81 70       	andi	r24, 0x01	; 1
    1418:	99 27       	eor	r25, r25
    141a:	9c 8b       	std	Y+20, r25	; 0x14
    141c:	8b 8b       	std	Y+19, r24	; 0x13
    141e:	e0 fc       	sbrc	r14, 0
    1420:	1d c0       	rjmp	.+58     	; 0x145c <__pad+0x80>
    1422:	20 17       	cp	r18, r16
    1424:	31 07       	cpc	r19, r17
    1426:	d4 f4       	brge	.+52     	; 0x145c <__pad+0x80>
    1428:	78 01       	movw	r14, r16
    142a:	ec 18       	sub	r14, r12
    142c:	fd 08       	sbc	r15, r13
    142e:	fe 8a       	std	Y+22, r15	; 0x16
    1430:	ed 8a       	std	Y+21, r14	; 0x15
    1432:	a7 01       	movw	r20, r14
    1434:	91 e1       	ldi	r25, 0x11	; 17
    1436:	e9 16       	cp	r14, r25
    1438:	f1 04       	cpc	r15, r1
    143a:	10 f0       	brcs	.+4      	; 0x1440 <__pad+0x64>
    143c:	40 e1       	ldi	r20, 0x10	; 16
    143e:	50 e0       	ldi	r21, 0x00	; 0
    1440:	60 e2       	ldi	r22, 0x20	; 32
    1442:	70 e0       	ldi	r23, 0x00	; 0
    1444:	ce 01       	movw	r24, r28
    1446:	01 96       	adiw	r24, 0x01	; 1
    1448:	9a 8b       	std	Y+18, r25	; 0x12
    144a:	89 8b       	std	Y+17, r24	; 0x11
    144c:	0e 94 b0 12 	call	0x2560	; 0x2560 <memset>
    1450:	89 89       	ldd	r24, Y+17	; 0x11
    1452:	9a 89       	ldd	r25, Y+18	; 0x12
    1454:	1c 01       	movw	r2, r24
    1456:	20 e8       	ldi	r18, 0x80	; 128
    1458:	42 2e       	mov	r4, r18
    145a:	0b c0       	rjmp	.+22     	; 0x1472 <__pad+0x96>
    145c:	96 01       	movw	r18, r12
    145e:	68 2d       	mov	r22, r8
    1460:	a3 01       	movw	r20, r6
    1462:	c5 01       	movw	r24, r10
    1464:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__out>
    1468:	c0 16       	cp	r12, r16
    146a:	d1 06       	cpc	r13, r17
    146c:	ec f2       	brlt	.-70     	; 0x1428 <__pad+0x4c>
    146e:	c6 01       	movw	r24, r12
    1470:	25 c0       	rjmp	.+74     	; 0x14bc <__pad+0xe0>
    1472:	90 e1       	ldi	r25, 0x10	; 16
    1474:	e9 16       	cp	r14, r25
    1476:	f1 04       	cpc	r15, r1
    1478:	58 f0       	brcs	.+22     	; 0x1490 <__pad+0xb4>
    147a:	20 e1       	ldi	r18, 0x10	; 16
    147c:	30 e0       	ldi	r19, 0x00	; 0
    147e:	64 2d       	mov	r22, r4
    1480:	a1 01       	movw	r20, r2
    1482:	c5 01       	movw	r24, r10
    1484:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__out>
    1488:	80 e1       	ldi	r24, 0x10	; 16
    148a:	e8 1a       	sub	r14, r24
    148c:	f1 08       	sbc	r15, r1
    148e:	f1 cf       	rjmp	.-30     	; 0x1472 <__pad+0x96>
    1490:	2d 89       	ldd	r18, Y+21	; 0x15
    1492:	3e 89       	ldd	r19, Y+22	; 0x16
    1494:	2f 70       	andi	r18, 0x0F	; 15
    1496:	33 27       	eor	r19, r19
    1498:	89 89       	ldd	r24, Y+17	; 0x11
    149a:	9a 89       	ldd	r25, Y+18	; 0x12
    149c:	ac 01       	movw	r20, r24
    149e:	60 e8       	ldi	r22, 0x80	; 128
    14a0:	c5 01       	movw	r24, r10
    14a2:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__out>
    14a6:	8b 89       	ldd	r24, Y+19	; 0x13
    14a8:	9c 89       	ldd	r25, Y+20	; 0x14
    14aa:	89 2b       	or	r24, r25
    14ac:	31 f4       	brne	.+12     	; 0x14ba <__pad+0xde>
    14ae:	96 01       	movw	r18, r12
    14b0:	68 2d       	mov	r22, r8
    14b2:	a3 01       	movw	r20, r6
    14b4:	c5 01       	movw	r24, r10
    14b6:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__out>
    14ba:	c8 01       	movw	r24, r16
    14bc:	66 96       	adiw	r28, 0x16	; 22
    14be:	0f b6       	in	r0, 0x3f	; 63
    14c0:	f8 94       	cli
    14c2:	de bf       	out	0x3e, r29	; 62
    14c4:	0f be       	out	0x3f, r0	; 63
    14c6:	cd bf       	out	0x3d, r28	; 61
    14c8:	df 91       	pop	r29
    14ca:	cf 91       	pop	r28
    14cc:	1f 91       	pop	r17
    14ce:	0f 91       	pop	r16
    14d0:	ff 90       	pop	r15
    14d2:	ef 90       	pop	r14
    14d4:	df 90       	pop	r13
    14d6:	cf 90       	pop	r12
    14d8:	bf 90       	pop	r11
    14da:	af 90       	pop	r10
    14dc:	8f 90       	pop	r8
    14de:	7f 90       	pop	r7
    14e0:	6f 90       	pop	r6
    14e2:	4f 90       	pop	r4
    14e4:	3f 90       	pop	r3
    14e6:	2f 90       	pop	r2
    14e8:	08 95       	ret

Disassembly of section .text.__dummy_fmt4:

000025da <__fmt_a>:
    25da:	80 e0       	ldi	r24, 0x00	; 0
    25dc:	90 e0       	ldi	r25, 0x00	; 0
    25de:	08 95       	ret

Disassembly of section .text.__fmt_state:

00001810 <__fmt_state>:
    1810:	cf 92       	push	r12
    1812:	df 92       	push	r13
    1814:	ef 92       	push	r14
    1816:	dc 01       	movw	r26, r24
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	29 2f       	mov	r18, r25
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	22 0f       	add	r18, r18
    1820:	33 1f       	adc	r19, r19
    1822:	69 01       	movw	r12, r18
    1824:	03 2e       	mov	r0, r19
    1826:	00 0c       	add	r0, r0
    1828:	ee 08       	sbc	r14, r14
    182a:	6e 2d       	mov	r22, r14
    182c:	a6 01       	movw	r20, r12
    182e:	4a 5d       	subi	r20, 0xDA	; 218
    1830:	5c 4f       	sbci	r21, 0xFC	; 252
    1832:	6f 4f       	sbci	r22, 0xFF	; 255
    1834:	6a 01       	movw	r12, r20
    1836:	e6 2e       	mov	r14, r22
    1838:	fa 01       	movw	r30, r20
    183a:	5e 2d       	mov	r21, r14
    183c:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    1840:	86 2f       	mov	r24, r22
    1842:	61 11       	cpse	r22, r1
    1844:	0e c0       	rjmp	.+28     	; 0x1862 <__fmt_state+0x52>
    1846:	2f 5f       	subi	r18, 0xFF	; 255
    1848:	3f 4f       	sbci	r19, 0xFF	; 255
    184a:	03 2e       	mov	r0, r19
    184c:	00 0c       	add	r0, r0
    184e:	44 0b       	sbc	r20, r20
    1850:	2a 5d       	subi	r18, 0xDA	; 218
    1852:	3c 4f       	sbci	r19, 0xFC	; 252
    1854:	4f 4f       	sbci	r20, 0xFF	; 255
    1856:	f9 01       	movw	r30, r18
    1858:	54 2f       	mov	r21, r20
    185a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    185e:	86 2f       	mov	r24, r22
    1860:	25 c0       	rjmp	.+74     	; 0x18ac <__fmt_state+0x9c>
    1862:	cd 90       	ld	r12, X+
    1864:	dd 90       	ld	r13, X+
    1866:	ec 90       	ld	r14, X
    1868:	12 97       	sbiw	r26, 0x02	; 2
    186a:	f6 01       	movw	r30, r12
    186c:	5e 2d       	mov	r21, r14
    186e:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    1872:	86 13       	cpse	r24, r22
    1874:	16 c0       	rjmp	.+44     	; 0x18a2 <__fmt_state+0x92>
    1876:	2f 5f       	subi	r18, 0xFF	; 255
    1878:	3f 4f       	sbci	r19, 0xFF	; 255
    187a:	03 2e       	mov	r0, r19
    187c:	00 0c       	add	r0, r0
    187e:	44 0b       	sbc	r20, r20
    1880:	2a 5d       	subi	r18, 0xDA	; 218
    1882:	3c 4f       	sbci	r19, 0xFC	; 252
    1884:	4f 4f       	sbci	r20, 0xFF	; 255
    1886:	f9 01       	movw	r30, r18
    1888:	54 2f       	mov	r21, r20
    188a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    188e:	96 2f       	mov	r25, r22
    1890:	5f ef       	ldi	r21, 0xFF	; 255
    1892:	c5 1a       	sub	r12, r21
    1894:	d5 0a       	sbc	r13, r21
    1896:	e5 0a       	sbc	r14, r21
    1898:	cd 92       	st	X+, r12
    189a:	dd 92       	st	X+, r13
    189c:	ec 92       	st	X, r14
    189e:	12 97       	sbiw	r26, 0x02	; 2
    18a0:	01 c0       	rjmp	.+2      	; 0x18a4 <__fmt_state+0x94>
    18a2:	9f 5f       	subi	r25, 0xFF	; 255
    18a4:	9b 30       	cpi	r25, 0x0B	; 11
    18a6:	08 f4       	brcc	.+2      	; 0x18aa <__fmt_state+0x9a>
    18a8:	b8 cf       	rjmp	.-144    	; 0x181a <__fmt_state+0xa>
    18aa:	89 2f       	mov	r24, r25
    18ac:	ef 90       	pop	r14
    18ae:	df 90       	pop	r13
    18b0:	cf 90       	pop	r12
    18b2:	08 95       	ret

Disassembly of section .text.__printf_core:

0000035a <__printf_core>:
 35a:	a3 ea       	ldi	r26, 0xA3	; 163
 35c:	b0 e0       	ldi	r27, 0x00	; 0
 35e:	e3 eb       	ldi	r30, 0xB3	; 179
 360:	f1 e0       	ldi	r31, 0x01	; 1
 362:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
 366:	4c 01       	movw	r8, r24
 368:	59 01       	movw	r10, r18
 36a:	c7 56       	subi	r28, 0x67	; 103
 36c:	df 4f       	sbci	r29, 0xFF	; 255
 36e:	48 83       	st	Y, r20
 370:	59 83       	std	Y+1, r21	; 0x01
 372:	6a 83       	std	Y+2, r22	; 0x02
 374:	c9 59       	subi	r28, 0x99	; 153
 376:	d0 40       	sbci	r29, 0x00	; 0
 378:	21 2c       	mov	r2, r1
 37a:	31 2c       	mov	r3, r1
 37c:	6e 01       	movw	r12, r28
 37e:	2b e8       	ldi	r18, 0x8B	; 139
 380:	c2 0e       	add	r12, r18
 382:	d1 1c       	adc	r13, r1
 384:	85 e2       	ldi	r24, 0x25	; 37
 386:	78 2e       	mov	r7, r24
 388:	26 01       	movw	r4, r12
 38a:	30 e8       	ldi	r19, 0x80	; 128
 38c:	63 2e       	mov	r6, r19
 38e:	ce 01       	movw	r24, r28
 390:	8d 56       	subi	r24, 0x6D	; 109
 392:	9f 4f       	sbci	r25, 0xFF	; 255
 394:	c4 56       	subi	r28, 0x64	; 100
 396:	df 4f       	sbci	r29, 0xFF	; 255
 398:	99 83       	std	Y+1, r25	; 0x01
 39a:	88 83       	st	Y, r24
 39c:	cc 59       	subi	r28, 0x9C	; 156
 39e:	d0 40       	sbci	r29, 0x00	; 0
 3a0:	9c 01       	movw	r18, r24
 3a2:	40 e8       	ldi	r20, 0x80	; 128
 3a4:	cf 55       	subi	r28, 0x5F	; 95
 3a6:	df 4f       	sbci	r29, 0xFF	; 255
 3a8:	28 83       	st	Y, r18
 3aa:	39 83       	std	Y+1, r19	; 0x01
 3ac:	4a 83       	std	Y+2, r20	; 0x02
 3ae:	c1 5a       	subi	r28, 0xA1	; 161
 3b0:	d0 40       	sbci	r29, 0x00	; 0
 3b2:	c7 56       	subi	r28, 0x67	; 103
 3b4:	df 4f       	sbci	r29, 0xFF	; 255
 3b6:	48 81       	ld	r20, Y
 3b8:	c9 59       	subi	r28, 0x99	; 153
 3ba:	d0 40       	sbci	r29, 0x00	; 0
 3bc:	c6 56       	subi	r28, 0x66	; 102
 3be:	df 4f       	sbci	r29, 0xFF	; 255
 3c0:	b8 81       	ld	r27, Y
 3c2:	ca 59       	subi	r28, 0x9A	; 154
 3c4:	d0 40       	sbci	r29, 0x00	; 0
 3c6:	c5 56       	subi	r28, 0x65	; 101
 3c8:	df 4f       	sbci	r29, 0xFF	; 255
 3ca:	78 81       	ld	r23, Y
 3cc:	cb 59       	subi	r28, 0x9B	; 155
 3ce:	d0 40       	sbci	r29, 0x00	; 0
 3d0:	e4 2f       	mov	r30, r20
 3d2:	fb 2f       	mov	r31, r27
 3d4:	57 2f       	mov	r21, r23
 3d6:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 3da:	66 23       	and	r22, r22
 3dc:	09 f4       	brne	.+2      	; 0x3e0 <__printf_core+0x86>
 3de:	d0 c3       	rjmp	.+1952   	; 0xb80 <__LOCK_REGION_LENGTH__+0x780>
 3e0:	cf 57       	subi	r28, 0x7F	; 127
 3e2:	df 4f       	sbci	r29, 0xFF	; 255
 3e4:	19 82       	std	Y+1, r1	; 0x01
 3e6:	18 82       	st	Y, r1
 3e8:	c1 58       	subi	r28, 0x81	; 129
 3ea:	d0 40       	sbci	r29, 0x00	; 0
 3ec:	8f ef       	ldi	r24, 0xFF	; 255
 3ee:	9f ef       	ldi	r25, 0xFF	; 255
 3f0:	cd 57       	subi	r28, 0x7D	; 125
 3f2:	df 4f       	sbci	r29, 0xFF	; 255
 3f4:	99 83       	std	Y+1, r25	; 0x01
 3f6:	88 83       	st	Y, r24
 3f8:	c3 58       	subi	r28, 0x83	; 131
 3fa:	d0 40       	sbci	r29, 0x00	; 0
 3fc:	cb 57       	subi	r28, 0x7B	; 123
 3fe:	df 4f       	sbci	r29, 0xFF	; 255
 400:	19 82       	std	Y+1, r1	; 0x01
 402:	18 82       	st	Y, r1
 404:	c5 58       	subi	r28, 0x85	; 133
 406:	d0 40       	sbci	r29, 0x00	; 0
 408:	e1 e0       	ldi	r30, 0x01	; 1
 40a:	f0 e0       	ldi	r31, 0x00	; 0
 40c:	ec 0f       	add	r30, r28
 40e:	fd 1f       	adc	r31, r29
 410:	c9 57       	subi	r28, 0x79	; 121
 412:	df 4f       	sbci	r29, 0xFF	; 255
 414:	f9 83       	std	Y+1, r31	; 0x01
 416:	e8 83       	st	Y, r30
 418:	c7 58       	subi	r28, 0x87	; 135
 41a:	d0 40       	sbci	r29, 0x00	; 0
 41c:	20 e8       	ldi	r18, 0x80	; 128
 41e:	30 e0       	ldi	r19, 0x00	; 0
 420:	c7 57       	subi	r28, 0x77	; 119
 422:	df 4f       	sbci	r29, 0xFF	; 255
 424:	39 83       	std	Y+1, r19	; 0x01
 426:	28 83       	st	Y, r18
 428:	c9 58       	subi	r28, 0x89	; 137
 42a:	d0 40       	sbci	r29, 0x00	; 0
 42c:	84 2f       	mov	r24, r20
 42e:	9b 2f       	mov	r25, r27
 430:	a7 2f       	mov	r26, r23
 432:	e1 2c       	mov	r14, r1
 434:	f1 2c       	mov	r15, r1
 436:	fc 01       	movw	r30, r24
 438:	5a 2f       	mov	r21, r26
 43a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 43e:	61 11       	cpse	r22, r1
 440:	1d c0       	rjmp	.+58     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
 442:	e1 14       	cp	r14, r1
 444:	f1 04       	cpc	r15, r1
 446:	11 f1       	breq	.+68     	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
 448:	97 01       	movw	r18, r14
 44a:	5b 2f       	mov	r21, r27
 44c:	67 2f       	mov	r22, r23
 44e:	c4 01       	movw	r24, r8
 450:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__out>
 454:	c7 56       	subi	r28, 0x67	; 103
 456:	df 4f       	sbci	r29, 0xFF	; 255
 458:	88 81       	ld	r24, Y
 45a:	99 81       	ldd	r25, Y+1	; 0x01
 45c:	aa 81       	ldd	r26, Y+2	; 0x02
 45e:	c9 59       	subi	r28, 0x99	; 153
 460:	d0 40       	sbci	r29, 0x00	; 0
 462:	8e 0d       	add	r24, r14
 464:	9f 1d       	adc	r25, r15
 466:	a1 1d       	adc	r26, r1
 468:	f7 fc       	sbrc	r15, 7
 46a:	aa 95       	dec	r26
 46c:	c7 56       	subi	r28, 0x67	; 103
 46e:	df 4f       	sbci	r29, 0xFF	; 255
 470:	88 83       	st	Y, r24
 472:	99 83       	std	Y+1, r25	; 0x01
 474:	aa 83       	std	Y+2, r26	; 0x02
 476:	c9 59       	subi	r28, 0x99	; 153
 478:	d0 40       	sbci	r29, 0x00	; 0
 47a:	08 c0       	rjmp	.+16     	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
 47c:	01 96       	adiw	r24, 0x01	; 1
 47e:	a1 1d       	adc	r26, r1
 480:	65 32       	cpi	r22, 0x25	; 37
 482:	f9 f2       	breq	.-66     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
 484:	3f ef       	ldi	r19, 0xFF	; 255
 486:	e3 1a       	sub	r14, r19
 488:	f3 0a       	sbc	r15, r19
 48a:	d5 cf       	rjmp	.-86     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
 48c:	c7 56       	subi	r28, 0x67	; 103
 48e:	df 4f       	sbci	r29, 0xFF	; 255
 490:	88 81       	ld	r24, Y
 492:	99 81       	ldd	r25, Y+1	; 0x01
 494:	aa 81       	ldd	r26, Y+2	; 0x02
 496:	c9 59       	subi	r28, 0x99	; 153
 498:	d0 40       	sbci	r29, 0x00	; 0
 49a:	fc 01       	movw	r30, r24
 49c:	5a 2f       	mov	r21, r26
 49e:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 4a2:	65 32       	cpi	r22, 0x25	; 37
 4a4:	09 f0       	breq	.+2      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
 4a6:	5a c3       	rjmp	.+1716   	; 0xb5c <__LOCK_REGION_LENGTH__+0x75c>
 4a8:	9c 01       	movw	r18, r24
 4aa:	4a 2f       	mov	r20, r26
 4ac:	2f 5f       	subi	r18, 0xFF	; 255
 4ae:	3f 4f       	sbci	r19, 0xFF	; 255
 4b0:	4f 4f       	sbci	r20, 0xFF	; 255
 4b2:	c2 56       	subi	r28, 0x62	; 98
 4b4:	df 4f       	sbci	r29, 0xFF	; 255
 4b6:	28 83       	st	Y, r18
 4b8:	39 83       	std	Y+1, r19	; 0x01
 4ba:	4a 83       	std	Y+2, r20	; 0x02
 4bc:	ce 59       	subi	r28, 0x9E	; 158
 4be:	d0 40       	sbci	r29, 0x00	; 0
 4c0:	c7 56       	subi	r28, 0x67	; 103
 4c2:	df 4f       	sbci	r29, 0xFF	; 255
 4c4:	28 83       	st	Y, r18
 4c6:	39 83       	std	Y+1, r19	; 0x01
 4c8:	4a 83       	std	Y+2, r20	; 0x02
 4ca:	c9 59       	subi	r28, 0x99	; 153
 4cc:	d0 40       	sbci	r29, 0x00	; 0
 4ce:	c7 56       	subi	r28, 0x67	; 103
 4d0:	df 4f       	sbci	r29, 0xFF	; 255
 4d2:	88 81       	ld	r24, Y
 4d4:	99 81       	ldd	r25, Y+1	; 0x01
 4d6:	aa 81       	ldd	r26, Y+2	; 0x02
 4d8:	c9 59       	subi	r28, 0x99	; 153
 4da:	d0 40       	sbci	r29, 0x00	; 0
 4dc:	fc 01       	movw	r30, r24
 4de:	5a 2f       	mov	r21, r26
 4e0:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 4e4:	6b 32       	cpi	r22, 0x2B	; 43
 4e6:	41 f4       	brne	.+16     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
 4e8:	cf 57       	subi	r28, 0x7F	; 127
 4ea:	df 4f       	sbci	r29, 0xFF	; 255
 4ec:	28 81       	ld	r18, Y
 4ee:	39 81       	ldd	r19, Y+1	; 0x01
 4f0:	c1 58       	subi	r28, 0x81	; 129
 4f2:	d0 40       	sbci	r29, 0x00	; 0
 4f4:	24 60       	ori	r18, 0x04	; 4
 4f6:	0b c0       	rjmp	.+22     	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
 4f8:	6c 32       	cpi	r22, 0x2C	; 44
 4fa:	cc f0       	brlt	.+50     	; 0x52e <__LOCK_REGION_LENGTH__+0x12e>
 4fc:	6d 32       	cpi	r22, 0x2D	; 45
 4fe:	59 f5       	brne	.+86     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
 500:	cf 57       	subi	r28, 0x7F	; 127
 502:	df 4f       	sbci	r29, 0xFF	; 255
 504:	28 81       	ld	r18, Y
 506:	39 81       	ldd	r19, Y+1	; 0x01
 508:	c1 58       	subi	r28, 0x81	; 129
 50a:	d0 40       	sbci	r29, 0x00	; 0
 50c:	21 60       	ori	r18, 0x01	; 1
 50e:	cf 57       	subi	r28, 0x7F	; 127
 510:	df 4f       	sbci	r29, 0xFF	; 255
 512:	39 83       	std	Y+1, r19	; 0x01
 514:	28 83       	st	Y, r18
 516:	c1 58       	subi	r28, 0x81	; 129
 518:	d0 40       	sbci	r29, 0x00	; 0
 51a:	01 96       	adiw	r24, 0x01	; 1
 51c:	a1 1d       	adc	r26, r1
 51e:	c7 56       	subi	r28, 0x67	; 103
 520:	df 4f       	sbci	r29, 0xFF	; 255
 522:	88 83       	st	Y, r24
 524:	99 83       	std	Y+1, r25	; 0x01
 526:	aa 83       	std	Y+2, r26	; 0x02
 528:	c9 59       	subi	r28, 0x99	; 153
 52a:	d0 40       	sbci	r29, 0x00	; 0
 52c:	d0 cf       	rjmp	.-96     	; 0x4ce <__LOCK_REGION_LENGTH__+0xce>
 52e:	60 32       	cpi	r22, 0x20	; 32
 530:	41 f4       	brne	.+16     	; 0x542 <__LOCK_REGION_LENGTH__+0x142>
 532:	cf 57       	subi	r28, 0x7F	; 127
 534:	df 4f       	sbci	r29, 0xFF	; 255
 536:	28 81       	ld	r18, Y
 538:	39 81       	ldd	r19, Y+1	; 0x01
 53a:	c1 58       	subi	r28, 0x81	; 129
 53c:	d0 40       	sbci	r29, 0x00	; 0
 53e:	28 60       	ori	r18, 0x08	; 8
 540:	e6 cf       	rjmp	.-52     	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
 542:	63 32       	cpi	r22, 0x23	; 35
 544:	91 f4       	brne	.+36     	; 0x56a <__LOCK_REGION_LENGTH__+0x16a>
 546:	cf 57       	subi	r28, 0x7F	; 127
 548:	df 4f       	sbci	r29, 0xFF	; 255
 54a:	28 81       	ld	r18, Y
 54c:	39 81       	ldd	r19, Y+1	; 0x01
 54e:	c1 58       	subi	r28, 0x81	; 129
 550:	d0 40       	sbci	r29, 0x00	; 0
 552:	20 61       	ori	r18, 0x10	; 16
 554:	dc cf       	rjmp	.-72     	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
 556:	60 33       	cpi	r22, 0x30	; 48
 558:	41 f4       	brne	.+16     	; 0x56a <__LOCK_REGION_LENGTH__+0x16a>
 55a:	cf 57       	subi	r28, 0x7F	; 127
 55c:	df 4f       	sbci	r29, 0xFF	; 255
 55e:	28 81       	ld	r18, Y
 560:	39 81       	ldd	r19, Y+1	; 0x01
 562:	c1 58       	subi	r28, 0x81	; 129
 564:	d0 40       	sbci	r29, 0x00	; 0
 566:	22 60       	ori	r18, 0x02	; 2
 568:	d2 cf       	rjmp	.-92     	; 0x50e <__LOCK_REGION_LENGTH__+0x10e>
 56a:	6a 32       	cpi	r22, 0x2A	; 42
 56c:	99 f5       	brne	.+102    	; 0x5d4 <__LOCK_REGION_LENGTH__+0x1d4>
 56e:	01 96       	adiw	r24, 0x01	; 1
 570:	a1 1d       	adc	r26, r1
 572:	c7 56       	subi	r28, 0x67	; 103
 574:	df 4f       	sbci	r29, 0xFF	; 255
 576:	88 83       	st	Y, r24
 578:	99 83       	std	Y+1, r25	; 0x01
 57a:	aa 83       	std	Y+2, r26	; 0x02
 57c:	c9 59       	subi	r28, 0x99	; 153
 57e:	d0 40       	sbci	r29, 0x00	; 0
 580:	d5 01       	movw	r26, r10
 582:	ed 91       	ld	r30, X+
 584:	fc 91       	ld	r31, X
 586:	11 97       	sbiw	r26, 0x01	; 1
 588:	cf 01       	movw	r24, r30
 58a:	02 96       	adiw	r24, 0x02	; 2
 58c:	8d 93       	st	X+, r24
 58e:	9c 93       	st	X, r25
 590:	80 81       	ld	r24, Z
 592:	91 81       	ldd	r25, Z+1	; 0x01
 594:	cb 57       	subi	r28, 0x7B	; 123
 596:	df 4f       	sbci	r29, 0xFF	; 255
 598:	99 83       	std	Y+1, r25	; 0x01
 59a:	88 83       	st	Y, r24
 59c:	c5 58       	subi	r28, 0x85	; 133
 59e:	d0 40       	sbci	r29, 0x00	; 0
 5a0:	97 ff       	sbrs	r25, 7
 5a2:	3f c0       	rjmp	.+126    	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 5a4:	cf 57       	subi	r28, 0x7F	; 127
 5a6:	df 4f       	sbci	r29, 0xFF	; 255
 5a8:	28 81       	ld	r18, Y
 5aa:	39 81       	ldd	r19, Y+1	; 0x01
 5ac:	c1 58       	subi	r28, 0x81	; 129
 5ae:	d0 40       	sbci	r29, 0x00	; 0
 5b0:	b1 e0       	ldi	r27, 0x01	; 1
 5b2:	2b 27       	eor	r18, r27
 5b4:	cf 57       	subi	r28, 0x7F	; 127
 5b6:	df 4f       	sbci	r29, 0xFF	; 255
 5b8:	39 83       	std	Y+1, r19	; 0x01
 5ba:	28 83       	st	Y, r18
 5bc:	c1 58       	subi	r28, 0x81	; 129
 5be:	d0 40       	sbci	r29, 0x00	; 0
 5c0:	91 95       	neg	r25
 5c2:	81 95       	neg	r24
 5c4:	91 09       	sbc	r25, r1
 5c6:	cb 57       	subi	r28, 0x7B	; 123
 5c8:	df 4f       	sbci	r29, 0xFF	; 255
 5ca:	99 83       	std	Y+1, r25	; 0x01
 5cc:	88 83       	st	Y, r24
 5ce:	c5 58       	subi	r28, 0x85	; 133
 5d0:	d0 40       	sbci	r29, 0x00	; 0
 5d2:	27 c0       	rjmp	.+78     	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 5d4:	bc 01       	movw	r22, r24
 5d6:	8a 2f       	mov	r24, r26
 5d8:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <atoi>
 5dc:	cb 57       	subi	r28, 0x7B	; 123
 5de:	df 4f       	sbci	r29, 0xFF	; 255
 5e0:	99 83       	std	Y+1, r25	; 0x01
 5e2:	88 83       	st	Y, r24
 5e4:	c5 58       	subi	r28, 0x85	; 133
 5e6:	d0 40       	sbci	r29, 0x00	; 0
 5e8:	c7 56       	subi	r28, 0x67	; 103
 5ea:	df 4f       	sbci	r29, 0xFF	; 255
 5ec:	88 81       	ld	r24, Y
 5ee:	99 81       	ldd	r25, Y+1	; 0x01
 5f0:	aa 81       	ldd	r26, Y+2	; 0x02
 5f2:	c9 59       	subi	r28, 0x99	; 153
 5f4:	d0 40       	sbci	r29, 0x00	; 0
 5f6:	fc 01       	movw	r30, r24
 5f8:	5a 2f       	mov	r21, r26
 5fa:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 5fe:	06 2e       	mov	r0, r22
 600:	00 0c       	add	r0, r0
 602:	77 0b       	sbc	r23, r23
 604:	60 53       	subi	r22, 0x30	; 48
 606:	71 09       	sbc	r23, r1
 608:	6a 30       	cpi	r22, 0x0A	; 10
 60a:	71 05       	cpc	r23, r1
 60c:	50 f4       	brcc	.+20     	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
 60e:	01 96       	adiw	r24, 0x01	; 1
 610:	a1 1d       	adc	r26, r1
 612:	c7 56       	subi	r28, 0x67	; 103
 614:	df 4f       	sbci	r29, 0xFF	; 255
 616:	88 83       	st	Y, r24
 618:	99 83       	std	Y+1, r25	; 0x01
 61a:	aa 83       	std	Y+2, r26	; 0x02
 61c:	c9 59       	subi	r28, 0x99	; 153
 61e:	d0 40       	sbci	r29, 0x00	; 0
 620:	e3 cf       	rjmp	.-58     	; 0x5e8 <__LOCK_REGION_LENGTH__+0x1e8>
 622:	cf 57       	subi	r28, 0x7F	; 127
 624:	df 4f       	sbci	r29, 0xFF	; 255
 626:	88 81       	ld	r24, Y
 628:	99 81       	ldd	r25, Y+1	; 0x01
 62a:	c1 58       	subi	r28, 0x81	; 129
 62c:	d0 40       	sbci	r29, 0x00	; 0
 62e:	80 ff       	sbrs	r24, 0
 630:	07 c0       	rjmp	.+14     	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
 632:	8d 7f       	andi	r24, 0xFD	; 253
 634:	cf 57       	subi	r28, 0x7F	; 127
 636:	df 4f       	sbci	r29, 0xFF	; 255
 638:	99 83       	std	Y+1, r25	; 0x01
 63a:	88 83       	st	Y, r24
 63c:	c1 58       	subi	r28, 0x81	; 129
 63e:	d0 40       	sbci	r29, 0x00	; 0
 640:	c7 56       	subi	r28, 0x67	; 103
 642:	df 4f       	sbci	r29, 0xFF	; 255
 644:	88 81       	ld	r24, Y
 646:	99 81       	ldd	r25, Y+1	; 0x01
 648:	aa 81       	ldd	r26, Y+2	; 0x02
 64a:	c9 59       	subi	r28, 0x99	; 153
 64c:	d0 40       	sbci	r29, 0x00	; 0
 64e:	fc 01       	movw	r30, r24
 650:	5a 2f       	mov	r21, r26
 652:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 656:	6e 32       	cpi	r22, 0x2E	; 46
 658:	09 f0       	breq	.+2      	; 0x65c <__LOCK_REGION_LENGTH__+0x25c>
 65a:	59 c0       	rjmp	.+178    	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 65c:	cd 57       	subi	r28, 0x7D	; 125
 65e:	df 4f       	sbci	r29, 0xFF	; 255
 660:	19 82       	std	Y+1, r1	; 0x01
 662:	18 82       	st	Y, r1
 664:	c3 58       	subi	r28, 0x83	; 131
 666:	d0 40       	sbci	r29, 0x00	; 0
 668:	9c 01       	movw	r18, r24
 66a:	4a 2f       	mov	r20, r26
 66c:	2f 5f       	subi	r18, 0xFF	; 255
 66e:	3f 4f       	sbci	r19, 0xFF	; 255
 670:	4f 4f       	sbci	r20, 0xFF	; 255
 672:	c7 56       	subi	r28, 0x67	; 103
 674:	df 4f       	sbci	r29, 0xFF	; 255
 676:	28 83       	st	Y, r18
 678:	39 83       	std	Y+1, r19	; 0x01
 67a:	4a 83       	std	Y+2, r20	; 0x02
 67c:	c9 59       	subi	r28, 0x99	; 153
 67e:	d0 40       	sbci	r29, 0x00	; 0
 680:	f9 01       	movw	r30, r18
 682:	54 2f       	mov	r21, r20
 684:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 688:	6a 32       	cpi	r22, 0x2A	; 42
 68a:	d1 f4       	brne	.+52     	; 0x6c0 <__LOCK_REGION_LENGTH__+0x2c0>
 68c:	02 96       	adiw	r24, 0x02	; 2
 68e:	a1 1d       	adc	r26, r1
 690:	c7 56       	subi	r28, 0x67	; 103
 692:	df 4f       	sbci	r29, 0xFF	; 255
 694:	88 83       	st	Y, r24
 696:	99 83       	std	Y+1, r25	; 0x01
 698:	aa 83       	std	Y+2, r26	; 0x02
 69a:	c9 59       	subi	r28, 0x99	; 153
 69c:	d0 40       	sbci	r29, 0x00	; 0
 69e:	d5 01       	movw	r26, r10
 6a0:	ed 91       	ld	r30, X+
 6a2:	fc 91       	ld	r31, X
 6a4:	11 97       	sbiw	r26, 0x01	; 1
 6a6:	cf 01       	movw	r24, r30
 6a8:	02 96       	adiw	r24, 0x02	; 2
 6aa:	8d 93       	st	X+, r24
 6ac:	9c 93       	st	X, r25
 6ae:	80 81       	ld	r24, Z
 6b0:	91 81       	ldd	r25, Z+1	; 0x01
 6b2:	cd 57       	subi	r28, 0x7D	; 125
 6b4:	df 4f       	sbci	r29, 0xFF	; 255
 6b6:	99 83       	std	Y+1, r25	; 0x01
 6b8:	88 83       	st	Y, r24
 6ba:	c3 58       	subi	r28, 0x83	; 131
 6bc:	d0 40       	sbci	r29, 0x00	; 0
 6be:	27 c0       	rjmp	.+78     	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 6c0:	84 2f       	mov	r24, r20
 6c2:	b9 01       	movw	r22, r18
 6c4:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <atoi>
 6c8:	cd 57       	subi	r28, 0x7D	; 125
 6ca:	df 4f       	sbci	r29, 0xFF	; 255
 6cc:	99 83       	std	Y+1, r25	; 0x01
 6ce:	88 83       	st	Y, r24
 6d0:	c3 58       	subi	r28, 0x83	; 131
 6d2:	d0 40       	sbci	r29, 0x00	; 0
 6d4:	c7 56       	subi	r28, 0x67	; 103
 6d6:	df 4f       	sbci	r29, 0xFF	; 255
 6d8:	88 81       	ld	r24, Y
 6da:	99 81       	ldd	r25, Y+1	; 0x01
 6dc:	aa 81       	ldd	r26, Y+2	; 0x02
 6de:	c9 59       	subi	r28, 0x99	; 153
 6e0:	d0 40       	sbci	r29, 0x00	; 0
 6e2:	fc 01       	movw	r30, r24
 6e4:	5a 2f       	mov	r21, r26
 6e6:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 6ea:	06 2e       	mov	r0, r22
 6ec:	00 0c       	add	r0, r0
 6ee:	77 0b       	sbc	r23, r23
 6f0:	60 53       	subi	r22, 0x30	; 48
 6f2:	71 09       	sbc	r23, r1
 6f4:	6a 30       	cpi	r22, 0x0A	; 10
 6f6:	71 05       	cpc	r23, r1
 6f8:	50 f4       	brcc	.+20     	; 0x70e <__LOCK_REGION_LENGTH__+0x30e>
 6fa:	01 96       	adiw	r24, 0x01	; 1
 6fc:	a1 1d       	adc	r26, r1
 6fe:	c7 56       	subi	r28, 0x67	; 103
 700:	df 4f       	sbci	r29, 0xFF	; 255
 702:	88 83       	st	Y, r24
 704:	99 83       	std	Y+1, r25	; 0x01
 706:	aa 83       	std	Y+2, r26	; 0x02
 708:	c9 59       	subi	r28, 0x99	; 153
 70a:	d0 40       	sbci	r29, 0x00	; 0
 70c:	e3 cf       	rjmp	.-58     	; 0x6d4 <__LOCK_REGION_LENGTH__+0x2d4>
 70e:	ce 01       	movw	r24, r28
 710:	87 56       	subi	r24, 0x67	; 103
 712:	9f 4f       	sbci	r25, 0xFF	; 255
 714:	0e 94 08 0c 	call	0x1810	; 0x1810 <__fmt_state>
 718:	18 2f       	mov	r17, r24
 71a:	c7 56       	subi	r28, 0x67	; 103
 71c:	df 4f       	sbci	r29, 0xFF	; 255
 71e:	98 81       	ld	r25, Y
 720:	c9 59       	subi	r28, 0x99	; 153
 722:	d0 40       	sbci	r29, 0x00	; 0
 724:	c6 56       	subi	r28, 0x66	; 102
 726:	df 4f       	sbci	r29, 0xFF	; 255
 728:	88 81       	ld	r24, Y
 72a:	ca 59       	subi	r28, 0x9A	; 154
 72c:	d0 40       	sbci	r29, 0x00	; 0
 72e:	c5 56       	subi	r28, 0x65	; 101
 730:	df 4f       	sbci	r29, 0xFF	; 255
 732:	58 81       	ld	r21, Y
 734:	cb 59       	subi	r28, 0x9B	; 155
 736:	d0 40       	sbci	r29, 0x00	; 0
 738:	e9 2f       	mov	r30, r25
 73a:	f8 2f       	mov	r31, r24
 73c:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 740:	86 2f       	mov	r24, r22
 742:	66 0f       	add	r22, r22
 744:	99 0b       	sbc	r25, r25
 746:	0e 94 c2 12 	call	0x2584	; 0x2584 <tolower>
 74a:	89 36       	cpi	r24, 0x69	; 105
 74c:	91 05       	cpc	r25, r1
 74e:	09 f4       	brne	.+2      	; 0x752 <__LOCK_REGION_LENGTH__+0x352>
 750:	5b c0       	rjmp	.+182    	; 0x808 <__LOCK_REGION_LENGTH__+0x408>
 752:	b4 f4       	brge	.+44     	; 0x780 <__LOCK_REGION_LENGTH__+0x380>
 754:	83 36       	cpi	r24, 0x63	; 99
 756:	91 05       	cpc	r25, r1
 758:	09 f4       	brne	.+2      	; 0x75c <__LOCK_REGION_LENGTH__+0x35c>
 75a:	69 c1       	rjmp	.+722    	; 0xa2e <__LOCK_REGION_LENGTH__+0x62e>
 75c:	44 f4       	brge	.+16     	; 0x76e <__LOCK_REGION_LENGTH__+0x36e>
 75e:	85 32       	cpi	r24, 0x25	; 37
 760:	91 05       	cpc	r25, r1
 762:	09 f4       	brne	.+2      	; 0x766 <__LOCK_REGION_LENGTH__+0x366>
 764:	a4 c1       	rjmp	.+840    	; 0xaae <__LOCK_REGION_LENGTH__+0x6ae>
 766:	81 36       	cpi	r24, 0x61	; 97
 768:	91 05       	cpc	r25, r1
 76a:	29 f1       	breq	.+74     	; 0x7b6 <__LOCK_REGION_LENGTH__+0x3b6>
 76c:	b6 c1       	rjmp	.+876    	; 0xada <__LOCK_REGION_LENGTH__+0x6da>
 76e:	84 36       	cpi	r24, 0x64	; 100
 770:	91 05       	cpc	r25, r1
 772:	09 f4       	brne	.+2      	; 0x776 <__LOCK_REGION_LENGTH__+0x376>
 774:	49 c0       	rjmp	.+146    	; 0x808 <__LOCK_REGION_LENGTH__+0x408>
 776:	88 36       	cpi	r24, 0x68	; 104
 778:	91 05       	cpc	r25, r1
 77a:	0c f4       	brge	.+2      	; 0x77e <__LOCK_REGION_LENGTH__+0x37e>
 77c:	2f c1       	rjmp	.+606    	; 0x9dc <__LOCK_REGION_LENGTH__+0x5dc>
 77e:	ad c1       	rjmp	.+858    	; 0xada <__LOCK_REGION_LENGTH__+0x6da>
 780:	80 37       	cpi	r24, 0x70	; 112
 782:	91 05       	cpc	r25, r1
 784:	09 f4       	brne	.+2      	; 0x788 <__LOCK_REGION_LENGTH__+0x388>
 786:	cd c0       	rjmp	.+410    	; 0x922 <__LOCK_REGION_LENGTH__+0x522>
 788:	4c f4       	brge	.+18     	; 0x79c <__LOCK_REGION_LENGTH__+0x39c>
 78a:	8e 36       	cpi	r24, 0x6E	; 110
 78c:	91 05       	cpc	r25, r1
 78e:	09 f4       	brne	.+2      	; 0x792 <__LOCK_REGION_LENGTH__+0x392>
 790:	1b c1       	rjmp	.+566    	; 0x9c8 <__LOCK_REGION_LENGTH__+0x5c8>
 792:	8f 36       	cpi	r24, 0x6F	; 111
 794:	91 05       	cpc	r25, r1
 796:	09 f4       	brne	.+2      	; 0x79a <__LOCK_REGION_LENGTH__+0x39a>
 798:	7d c0       	rjmp	.+250    	; 0x894 <__LOCK_REGION_LENGTH__+0x494>
 79a:	9f c1       	rjmp	.+830    	; 0xada <__LOCK_REGION_LENGTH__+0x6da>
 79c:	85 37       	cpi	r24, 0x75	; 117
 79e:	91 05       	cpc	r25, r1
 7a0:	09 f4       	brne	.+2      	; 0x7a4 <__LOCK_REGION_LENGTH__+0x3a4>
 7a2:	55 c0       	rjmp	.+170    	; 0x84e <__LOCK_REGION_LENGTH__+0x44e>
 7a4:	88 37       	cpi	r24, 0x78	; 120
 7a6:	91 05       	cpc	r25, r1
 7a8:	09 f4       	brne	.+2      	; 0x7ac <__LOCK_REGION_LENGTH__+0x3ac>
 7aa:	97 c0       	rjmp	.+302    	; 0x8da <__LOCK_REGION_LENGTH__+0x4da>
 7ac:	83 37       	cpi	r24, 0x73	; 115
 7ae:	91 05       	cpc	r25, r1
 7b0:	09 f0       	breq	.+2      	; 0x7b4 <__LOCK_REGION_LENGTH__+0x3b4>
 7b2:	93 c1       	rjmp	.+806    	; 0xada <__LOCK_REGION_LENGTH__+0x6da>
 7b4:	5b c1       	rjmp	.+694    	; 0xa6c <__LOCK_REGION_LENGTH__+0x66c>
 7b6:	61 2f       	mov	r22, r17
 7b8:	70 e0       	ldi	r23, 0x00	; 0
 7ba:	a5 01       	movw	r20, r10
 7bc:	c6 01       	movw	r24, r12
 7be:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <__pop_float>
 7c2:	89 2b       	or	r24, r25
 7c4:	09 f4       	brne	.+2      	; 0x7c8 <__LOCK_REGION_LENGTH__+0x3c8>
 7c6:	ba c1       	rjmp	.+884    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 7c8:	c7 56       	subi	r28, 0x67	; 103
 7ca:	df 4f       	sbci	r29, 0xFF	; 255
 7cc:	88 81       	ld	r24, Y
 7ce:	99 81       	ldd	r25, Y+1	; 0x01
 7d0:	aa 81       	ldd	r26, Y+2	; 0x02
 7d2:	c9 59       	subi	r28, 0x99	; 153
 7d4:	d0 40       	sbci	r29, 0x00	; 0
 7d6:	9c 01       	movw	r18, r24
 7d8:	4a 2f       	mov	r20, r26
 7da:	2f 5f       	subi	r18, 0xFF	; 255
 7dc:	3f 4f       	sbci	r19, 0xFF	; 255
 7de:	4f 4f       	sbci	r20, 0xFF	; 255
 7e0:	c7 56       	subi	r28, 0x67	; 103
 7e2:	df 4f       	sbci	r29, 0xFF	; 255
 7e4:	28 83       	st	Y, r18
 7e6:	39 83       	std	Y+1, r19	; 0x01
 7e8:	4a 83       	std	Y+2, r20	; 0x02
 7ea:	c9 59       	subi	r28, 0x99	; 153
 7ec:	d0 40       	sbci	r29, 0x00	; 0
 7ee:	fc 01       	movw	r30, r24
 7f0:	5a 2f       	mov	r21, r26
 7f2:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 7f6:	26 2f       	mov	r18, r22
 7f8:	a6 01       	movw	r20, r12
 7fa:	be 01       	movw	r22, r28
 7fc:	6f 57       	subi	r22, 0x7F	; 127
 7fe:	7f 4f       	sbci	r23, 0xFF	; 255
 800:	c4 01       	movw	r24, r8
 802:	0e 94 ed 12 	call	0x25da	; 0x25da <__fmt_a>
 806:	97 c1       	rjmp	.+814    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 808:	61 2f       	mov	r22, r17
 80a:	70 e0       	ldi	r23, 0x00	; 0
 80c:	95 01       	movw	r18, r10
 80e:	41 e0       	ldi	r20, 0x01	; 1
 810:	50 e0       	ldi	r21, 0x00	; 0
 812:	c6 01       	movw	r24, r12
 814:	0e 94 90 08 	call	0x1120	; 0x1120 <__pop_int>
 818:	89 2b       	or	r24, r25
 81a:	09 f4       	brne	.+2      	; 0x81e <__LOCK_REGION_LENGTH__+0x41e>
 81c:	8f c1       	rjmp	.+798    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 81e:	c7 56       	subi	r28, 0x67	; 103
 820:	df 4f       	sbci	r29, 0xFF	; 255
 822:	88 81       	ld	r24, Y
 824:	99 81       	ldd	r25, Y+1	; 0x01
 826:	aa 81       	ldd	r26, Y+2	; 0x02
 828:	c9 59       	subi	r28, 0x99	; 153
 82a:	d0 40       	sbci	r29, 0x00	; 0
 82c:	01 96       	adiw	r24, 0x01	; 1
 82e:	a1 1d       	adc	r26, r1
 830:	c7 56       	subi	r28, 0x67	; 103
 832:	df 4f       	sbci	r29, 0xFF	; 255
 834:	88 83       	st	Y, r24
 836:	99 83       	std	Y+1, r25	; 0x01
 838:	aa 83       	std	Y+2, r26	; 0x02
 83a:	c9 59       	subi	r28, 0x99	; 153
 83c:	d0 40       	sbci	r29, 0x00	; 0
 83e:	a6 01       	movw	r20, r12
 840:	be 01       	movw	r22, r28
 842:	6f 57       	subi	r22, 0x7F	; 127
 844:	7f 4f       	sbci	r23, 0xFF	; 255
 846:	c4 01       	movw	r24, r8
 848:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <__fmt_d>
 84c:	74 c1       	rjmp	.+744    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 84e:	61 2f       	mov	r22, r17
 850:	70 e0       	ldi	r23, 0x00	; 0
 852:	95 01       	movw	r18, r10
 854:	40 e0       	ldi	r20, 0x00	; 0
 856:	50 e0       	ldi	r21, 0x00	; 0
 858:	c6 01       	movw	r24, r12
 85a:	0e 94 90 08 	call	0x1120	; 0x1120 <__pop_int>
 85e:	89 2b       	or	r24, r25
 860:	09 f4       	brne	.+2      	; 0x864 <__LOCK_REGION_LENGTH__+0x464>
 862:	6c c1       	rjmp	.+728    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 864:	c7 56       	subi	r28, 0x67	; 103
 866:	df 4f       	sbci	r29, 0xFF	; 255
 868:	88 81       	ld	r24, Y
 86a:	99 81       	ldd	r25, Y+1	; 0x01
 86c:	aa 81       	ldd	r26, Y+2	; 0x02
 86e:	c9 59       	subi	r28, 0x99	; 153
 870:	d0 40       	sbci	r29, 0x00	; 0
 872:	01 96       	adiw	r24, 0x01	; 1
 874:	a1 1d       	adc	r26, r1
 876:	c7 56       	subi	r28, 0x67	; 103
 878:	df 4f       	sbci	r29, 0xFF	; 255
 87a:	88 83       	st	Y, r24
 87c:	99 83       	std	Y+1, r25	; 0x01
 87e:	aa 83       	std	Y+2, r26	; 0x02
 880:	c9 59       	subi	r28, 0x99	; 153
 882:	d0 40       	sbci	r29, 0x00	; 0
 884:	a6 01       	movw	r20, r12
 886:	be 01       	movw	r22, r28
 888:	6f 57       	subi	r22, 0x7F	; 127
 88a:	7f 4f       	sbci	r23, 0xFF	; 255
 88c:	c4 01       	movw	r24, r8
 88e:	0e 94 b0 0b 	call	0x1760	; 0x1760 <__fmt_u>
 892:	51 c1       	rjmp	.+674    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 894:	61 2f       	mov	r22, r17
 896:	70 e0       	ldi	r23, 0x00	; 0
 898:	95 01       	movw	r18, r10
 89a:	40 e0       	ldi	r20, 0x00	; 0
 89c:	50 e0       	ldi	r21, 0x00	; 0
 89e:	c6 01       	movw	r24, r12
 8a0:	0e 94 90 08 	call	0x1120	; 0x1120 <__pop_int>
 8a4:	89 2b       	or	r24, r25
 8a6:	09 f4       	brne	.+2      	; 0x8aa <__LOCK_REGION_LENGTH__+0x4aa>
 8a8:	49 c1       	rjmp	.+658    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 8aa:	c7 56       	subi	r28, 0x67	; 103
 8ac:	df 4f       	sbci	r29, 0xFF	; 255
 8ae:	88 81       	ld	r24, Y
 8b0:	99 81       	ldd	r25, Y+1	; 0x01
 8b2:	aa 81       	ldd	r26, Y+2	; 0x02
 8b4:	c9 59       	subi	r28, 0x99	; 153
 8b6:	d0 40       	sbci	r29, 0x00	; 0
 8b8:	01 96       	adiw	r24, 0x01	; 1
 8ba:	a1 1d       	adc	r26, r1
 8bc:	c7 56       	subi	r28, 0x67	; 103
 8be:	df 4f       	sbci	r29, 0xFF	; 255
 8c0:	88 83       	st	Y, r24
 8c2:	99 83       	std	Y+1, r25	; 0x01
 8c4:	aa 83       	std	Y+2, r26	; 0x02
 8c6:	c9 59       	subi	r28, 0x99	; 153
 8c8:	d0 40       	sbci	r29, 0x00	; 0
 8ca:	a6 01       	movw	r20, r12
 8cc:	be 01       	movw	r22, r28
 8ce:	6f 57       	subi	r22, 0x7F	; 127
 8d0:	7f 4f       	sbci	r23, 0xFF	; 255
 8d2:	c4 01       	movw	r24, r8
 8d4:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <__fmt_o>
 8d8:	2e c1       	rjmp	.+604    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 8da:	61 2f       	mov	r22, r17
 8dc:	70 e0       	ldi	r23, 0x00	; 0
 8de:	95 01       	movw	r18, r10
 8e0:	40 e0       	ldi	r20, 0x00	; 0
 8e2:	50 e0       	ldi	r21, 0x00	; 0
 8e4:	c6 01       	movw	r24, r12
 8e6:	0e 94 90 08 	call	0x1120	; 0x1120 <__pop_int>
 8ea:	89 2b       	or	r24, r25
 8ec:	09 f4       	brne	.+2      	; 0x8f0 <__LOCK_REGION_LENGTH__+0x4f0>
 8ee:	26 c1       	rjmp	.+588    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 8f0:	c7 56       	subi	r28, 0x67	; 103
 8f2:	df 4f       	sbci	r29, 0xFF	; 255
 8f4:	88 81       	ld	r24, Y
 8f6:	99 81       	ldd	r25, Y+1	; 0x01
 8f8:	aa 81       	ldd	r26, Y+2	; 0x02
 8fa:	c9 59       	subi	r28, 0x99	; 153
 8fc:	d0 40       	sbci	r29, 0x00	; 0
 8fe:	9c 01       	movw	r18, r24
 900:	4a 2f       	mov	r20, r26
 902:	2f 5f       	subi	r18, 0xFF	; 255
 904:	3f 4f       	sbci	r19, 0xFF	; 255
 906:	4f 4f       	sbci	r20, 0xFF	; 255
 908:	c7 56       	subi	r28, 0x67	; 103
 90a:	df 4f       	sbci	r29, 0xFF	; 255
 90c:	28 83       	st	Y, r18
 90e:	39 83       	std	Y+1, r19	; 0x01
 910:	4a 83       	std	Y+2, r20	; 0x02
 912:	c9 59       	subi	r28, 0x99	; 153
 914:	d0 40       	sbci	r29, 0x00	; 0
 916:	fc 01       	movw	r30, r24
 918:	5a 2f       	mov	r21, r26
 91a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 91e:	26 2f       	mov	r18, r22
 920:	4b c0       	rjmp	.+150    	; 0x9b8 <__LOCK_REGION_LENGTH__+0x5b8>
 922:	95 01       	movw	r18, r10
 924:	40 e0       	ldi	r20, 0x00	; 0
 926:	50 e0       	ldi	r21, 0x00	; 0
 928:	60 ef       	ldi	r22, 0xF0	; 240
 92a:	70 e0       	ldi	r23, 0x00	; 0
 92c:	c6 01       	movw	r24, r12
 92e:	0e 94 90 08 	call	0x1120	; 0x1120 <__pop_int>
 932:	89 2b       	or	r24, r25
 934:	09 f4       	brne	.+2      	; 0x938 <__LOCK_REGION_LENGTH__+0x538>
 936:	02 c1       	rjmp	.+516    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 938:	c7 56       	subi	r28, 0x67	; 103
 93a:	df 4f       	sbci	r29, 0xFF	; 255
 93c:	88 81       	ld	r24, Y
 93e:	99 81       	ldd	r25, Y+1	; 0x01
 940:	aa 81       	ldd	r26, Y+2	; 0x02
 942:	c9 59       	subi	r28, 0x99	; 153
 944:	d0 40       	sbci	r29, 0x00	; 0
 946:	01 96       	adiw	r24, 0x01	; 1
 948:	a1 1d       	adc	r26, r1
 94a:	c7 56       	subi	r28, 0x67	; 103
 94c:	df 4f       	sbci	r29, 0xFF	; 255
 94e:	88 83       	st	Y, r24
 950:	99 83       	std	Y+1, r25	; 0x01
 952:	aa 83       	std	Y+2, r26	; 0x02
 954:	c9 59       	subi	r28, 0x99	; 153
 956:	d0 40       	sbci	r29, 0x00	; 0
 958:	86 e0       	ldi	r24, 0x06	; 6
 95a:	24 e5       	ldi	r18, 0x54	; 84
 95c:	33 e0       	ldi	r19, 0x03	; 3
 95e:	40 e0       	ldi	r20, 0x00	; 0
 960:	f9 01       	movw	r30, r18
 962:	de 01       	movw	r26, r28
 964:	ad 56       	subi	r26, 0x6D	; 109
 966:	bf 4f       	sbci	r27, 0xFF	; 255
 968:	74 2f       	mov	r23, r20
 96a:	0e 94 74 12 	call	0x24e8	; 0x24e8 <__movmemx_qi>
 96e:	d6 01       	movw	r26, r12
 970:	2c 91       	ld	r18, X
 972:	11 96       	adiw	r26, 0x01	; 1
 974:	3c 91       	ld	r19, X
 976:	11 97       	sbiw	r26, 0x01	; 1
 978:	12 96       	adiw	r26, 0x02	; 2
 97a:	4c 91       	ld	r20, X
 97c:	12 97       	sbiw	r26, 0x02	; 2
 97e:	13 96       	adiw	r26, 0x03	; 3
 980:	5c 91       	ld	r21, X
 982:	13 97       	sbiw	r26, 0x03	; 3
 984:	14 96       	adiw	r26, 0x04	; 4
 986:	6c 91       	ld	r22, X
 988:	14 97       	sbiw	r26, 0x04	; 4
 98a:	15 96       	adiw	r26, 0x05	; 5
 98c:	7c 91       	ld	r23, X
 98e:	15 97       	sbiw	r26, 0x05	; 5
 990:	16 96       	adiw	r26, 0x06	; 6
 992:	8c 91       	ld	r24, X
 994:	16 97       	sbiw	r26, 0x06	; 6
 996:	17 96       	adiw	r26, 0x07	; 7
 998:	9c 91       	ld	r25, X
 99a:	a0 e0       	ldi	r26, 0x00	; 0
 99c:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
 9a0:	51 f4       	brne	.+20     	; 0x9b6 <__LOCK_REGION_LENGTH__+0x5b6>
 9a2:	00 e0       	ldi	r16, 0x00	; 0
 9a4:	10 e0       	ldi	r17, 0x00	; 0
 9a6:	cf 55       	subi	r28, 0x5F	; 95
 9a8:	df 4f       	sbci	r29, 0xFF	; 255
 9aa:	28 81       	ld	r18, Y
 9ac:	39 81       	ldd	r19, Y+1	; 0x01
 9ae:	4a 81       	ldd	r20, Y+2	; 0x02
 9b0:	c1 5a       	subi	r28, 0xA1	; 161
 9b2:	d0 40       	sbci	r29, 0x00	; 0
 9b4:	ba c0       	rjmp	.+372    	; 0xb2a <__LOCK_REGION_LENGTH__+0x72a>
 9b6:	28 e7       	ldi	r18, 0x78	; 120
 9b8:	a6 01       	movw	r20, r12
 9ba:	be 01       	movw	r22, r28
 9bc:	6f 57       	subi	r22, 0x7F	; 127
 9be:	7f 4f       	sbci	r23, 0xFF	; 255
 9c0:	c4 01       	movw	r24, r8
 9c2:	0e 94 c6 05 	call	0xb8c	; 0xb8c <__fmt_x>
 9c6:	b7 c0       	rjmp	.+366    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 9c8:	61 2f       	mov	r22, r17
 9ca:	70 e0       	ldi	r23, 0x00	; 0
 9cc:	95 01       	movw	r18, r10
 9ce:	a1 01       	movw	r20, r2
 9d0:	4e 0d       	add	r20, r14
 9d2:	5f 1d       	adc	r21, r15
 9d4:	c6 01       	movw	r24, r12
 9d6:	0e 94 75 0a 	call	0x14ea	; 0x14ea <__pop_ptr>
 9da:	b0 c0       	rjmp	.+352    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 9dc:	61 2f       	mov	r22, r17
 9de:	70 e0       	ldi	r23, 0x00	; 0
 9e0:	a5 01       	movw	r20, r10
 9e2:	c6 01       	movw	r24, r12
 9e4:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <__pop_float>
 9e8:	89 2b       	or	r24, r25
 9ea:	09 f4       	brne	.+2      	; 0x9ee <__LOCK_REGION_LENGTH__+0x5ee>
 9ec:	a7 c0       	rjmp	.+334    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 9ee:	c7 56       	subi	r28, 0x67	; 103
 9f0:	df 4f       	sbci	r29, 0xFF	; 255
 9f2:	88 81       	ld	r24, Y
 9f4:	99 81       	ldd	r25, Y+1	; 0x01
 9f6:	aa 81       	ldd	r26, Y+2	; 0x02
 9f8:	c9 59       	subi	r28, 0x99	; 153
 9fa:	d0 40       	sbci	r29, 0x00	; 0
 9fc:	9c 01       	movw	r18, r24
 9fe:	4a 2f       	mov	r20, r26
 a00:	2f 5f       	subi	r18, 0xFF	; 255
 a02:	3f 4f       	sbci	r19, 0xFF	; 255
 a04:	4f 4f       	sbci	r20, 0xFF	; 255
 a06:	c7 56       	subi	r28, 0x67	; 103
 a08:	df 4f       	sbci	r29, 0xFF	; 255
 a0a:	28 83       	st	Y, r18
 a0c:	39 83       	std	Y+1, r19	; 0x01
 a0e:	4a 83       	std	Y+2, r20	; 0x02
 a10:	c9 59       	subi	r28, 0x99	; 153
 a12:	d0 40       	sbci	r29, 0x00	; 0
 a14:	fc 01       	movw	r30, r24
 a16:	5a 2f       	mov	r21, r26
 a18:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
 a1c:	26 2f       	mov	r18, r22
 a1e:	a6 01       	movw	r20, r12
 a20:	be 01       	movw	r22, r28
 a22:	6f 57       	subi	r22, 0x7F	; 127
 a24:	7f 4f       	sbci	r23, 0xFF	; 255
 a26:	c4 01       	movw	r24, r8
 a28:	0e 94 ed 12 	call	0x25da	; 0x25da <__fmt_a>
 a2c:	84 c0       	rjmp	.+264    	; 0xb36 <__LOCK_REGION_LENGTH__+0x736>
 a2e:	10 38       	cpi	r17, 0x80	; 128
 a30:	09 f0       	breq	.+2      	; 0xa34 <__LOCK_REGION_LENGTH__+0x634>
 a32:	84 c0       	rjmp	.+264    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 a34:	c7 56       	subi	r28, 0x67	; 103
 a36:	df 4f       	sbci	r29, 0xFF	; 255
 a38:	88 81       	ld	r24, Y
 a3a:	99 81       	ldd	r25, Y+1	; 0x01
 a3c:	aa 81       	ldd	r26, Y+2	; 0x02
 a3e:	c9 59       	subi	r28, 0x99	; 153
 a40:	d0 40       	sbci	r29, 0x00	; 0
 a42:	01 96       	adiw	r24, 0x01	; 1
 a44:	a1 1d       	adc	r26, r1
 a46:	c7 56       	subi	r28, 0x67	; 103
 a48:	df 4f       	sbci	r29, 0xFF	; 255
 a4a:	88 83       	st	Y, r24
 a4c:	99 83       	std	Y+1, r25	; 0x01
 a4e:	aa 83       	std	Y+2, r26	; 0x02
 a50:	c9 59       	subi	r28, 0x99	; 153
 a52:	d0 40       	sbci	r29, 0x00	; 0
 a54:	d5 01       	movw	r26, r10
 a56:	ed 91       	ld	r30, X+
 a58:	fc 91       	ld	r31, X
 a5a:	11 97       	sbiw	r26, 0x01	; 1
 a5c:	cf 01       	movw	r24, r30
 a5e:	02 96       	adiw	r24, 0x02	; 2
 a60:	8d 93       	st	X+, r24
 a62:	9c 93       	st	X, r25
 a64:	80 81       	ld	r24, Z
 a66:	f6 01       	movw	r30, r12
 a68:	80 83       	st	Z, r24
 a6a:	5b c0       	rjmp	.+182    	; 0xb22 <__LOCK_REGION_LENGTH__+0x722>
 a6c:	10 38       	cpi	r17, 0x80	; 128
 a6e:	09 f0       	breq	.+2      	; 0xa72 <__LOCK_REGION_LENGTH__+0x672>
 a70:	65 c0       	rjmp	.+202    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 a72:	c7 56       	subi	r28, 0x67	; 103
 a74:	df 4f       	sbci	r29, 0xFF	; 255
 a76:	88 81       	ld	r24, Y
 a78:	99 81       	ldd	r25, Y+1	; 0x01
 a7a:	aa 81       	ldd	r26, Y+2	; 0x02
 a7c:	c9 59       	subi	r28, 0x99	; 153
 a7e:	d0 40       	sbci	r29, 0x00	; 0
 a80:	01 96       	adiw	r24, 0x01	; 1
 a82:	a1 1d       	adc	r26, r1
 a84:	c7 56       	subi	r28, 0x67	; 103
 a86:	df 4f       	sbci	r29, 0xFF	; 255
 a88:	88 83       	st	Y, r24
 a8a:	99 83       	std	Y+1, r25	; 0x01
 a8c:	aa 83       	std	Y+2, r26	; 0x02
 a8e:	c9 59       	subi	r28, 0x99	; 153
 a90:	d0 40       	sbci	r29, 0x00	; 0
 a92:	d5 01       	movw	r26, r10
 a94:	ed 91       	ld	r30, X+
 a96:	fc 91       	ld	r31, X
 a98:	11 97       	sbiw	r26, 0x01	; 1
 a9a:	cf 01       	movw	r24, r30
 a9c:	03 96       	adiw	r24, 0x03	; 3
 a9e:	8d 93       	st	X+, r24
 aa0:	9c 93       	st	X, r25
 aa2:	20 81       	ld	r18, Z
 aa4:	31 81       	ldd	r19, Z+1	; 0x01
 aa6:	42 81       	ldd	r20, Z+2	; 0x02
 aa8:	00 e0       	ldi	r16, 0x00	; 0
 aaa:	10 e0       	ldi	r17, 0x00	; 0
 aac:	3e c0       	rjmp	.+124    	; 0xb2a <__LOCK_REGION_LENGTH__+0x72a>
 aae:	10 38       	cpi	r17, 0x80	; 128
 ab0:	09 f0       	breq	.+2      	; 0xab4 <__LOCK_REGION_LENGTH__+0x6b4>
 ab2:	44 c0       	rjmp	.+136    	; 0xb3c <__LOCK_REGION_LENGTH__+0x73c>
 ab4:	c7 56       	subi	r28, 0x67	; 103
 ab6:	df 4f       	sbci	r29, 0xFF	; 255
 ab8:	88 81       	ld	r24, Y
 aba:	99 81       	ldd	r25, Y+1	; 0x01
 abc:	aa 81       	ldd	r26, Y+2	; 0x02
 abe:	c9 59       	subi	r28, 0x99	; 153
 ac0:	d0 40       	sbci	r29, 0x00	; 0
 ac2:	01 96       	adiw	r24, 0x01	; 1
 ac4:	a1 1d       	adc	r26, r1
 ac6:	c7 56       	subi	r28, 0x67	; 103
 ac8:	df 4f       	sbci	r29, 0xFF	; 255
 aca:	88 83       	st	Y, r24
 acc:	99 83       	std	Y+1, r25	; 0x01
 ace:	aa 83       	std	Y+2, r26	; 0x02
 ad0:	c9 59       	subi	r28, 0x99	; 153
 ad2:	d0 40       	sbci	r29, 0x00	; 0
 ad4:	f6 01       	movw	r30, r12
 ad6:	70 82       	st	Z, r7
 ad8:	24 c0       	rjmp	.+72     	; 0xb22 <__LOCK_REGION_LENGTH__+0x722>
 ada:	d6 01       	movw	r26, r12
 adc:	7c 92       	st	X, r7
 ade:	c2 56       	subi	r28, 0x62	; 98
 ae0:	df 4f       	sbci	r29, 0xFF	; 255
 ae2:	28 81       	ld	r18, Y
 ae4:	39 81       	ldd	r19, Y+1	; 0x01
 ae6:	4a 81       	ldd	r20, Y+2	; 0x02
 ae8:	ce 59       	subi	r28, 0x9E	; 158
 aea:	d0 40       	sbci	r29, 0x00	; 0
 aec:	c7 56       	subi	r28, 0x67	; 103
 aee:	df 4f       	sbci	r29, 0xFF	; 255
 af0:	28 83       	st	Y, r18
 af2:	39 83       	std	Y+1, r19	; 0x01
 af4:	4a 83       	std	Y+2, r20	; 0x02
 af6:	c9 59       	subi	r28, 0x99	; 153
 af8:	d0 40       	sbci	r29, 0x00	; 0
 afa:	cf 57       	subi	r28, 0x7F	; 127
 afc:	df 4f       	sbci	r29, 0xFF	; 255
 afe:	19 82       	std	Y+1, r1	; 0x01
 b00:	18 82       	st	Y, r1
 b02:	c1 58       	subi	r28, 0x81	; 129
 b04:	d0 40       	sbci	r29, 0x00	; 0
 b06:	cb 57       	subi	r28, 0x7B	; 123
 b08:	df 4f       	sbci	r29, 0xFF	; 255
 b0a:	19 82       	std	Y+1, r1	; 0x01
 b0c:	18 82       	st	Y, r1
 b0e:	c5 58       	subi	r28, 0x85	; 133
 b10:	d0 40       	sbci	r29, 0x00	; 0
 b12:	8f ef       	ldi	r24, 0xFF	; 255
 b14:	9f ef       	ldi	r25, 0xFF	; 255
 b16:	cd 57       	subi	r28, 0x7D	; 125
 b18:	df 4f       	sbci	r29, 0xFF	; 255
 b1a:	99 83       	std	Y+1, r25	; 0x01
 b1c:	88 83       	st	Y, r24
 b1e:	c3 58       	subi	r28, 0x83	; 131
 b20:	d0 40       	sbci	r29, 0x00	; 0
 b22:	01 e0       	ldi	r16, 0x01	; 1
 b24:	10 e0       	ldi	r17, 0x00	; 0
 b26:	46 2d       	mov	r20, r6
 b28:	92 01       	movw	r18, r4
 b2a:	be 01       	movw	r22, r28
 b2c:	6f 57       	subi	r22, 0x7F	; 127
 b2e:	7f 4f       	sbci	r23, 0xFF	; 255
 b30:	c4 01       	movw	r24, r8
 b32:	0e 94 4b 0b 	call	0x1696	; 0x1696 <__fmt_s>
 b36:	8e 0d       	add	r24, r14
 b38:	9f 1d       	adc	r25, r15
 b3a:	11 c0       	rjmp	.+34     	; 0xb5e <__LOCK_REGION_LENGTH__+0x75e>
 b3c:	c7 56       	subi	r28, 0x67	; 103
 b3e:	df 4f       	sbci	r29, 0xFF	; 255
 b40:	88 81       	ld	r24, Y
 b42:	99 81       	ldd	r25, Y+1	; 0x01
 b44:	aa 81       	ldd	r26, Y+2	; 0x02
 b46:	c9 59       	subi	r28, 0x99	; 153
 b48:	d0 40       	sbci	r29, 0x00	; 0
 b4a:	01 96       	adiw	r24, 0x01	; 1
 b4c:	a1 1d       	adc	r26, r1
 b4e:	c7 56       	subi	r28, 0x67	; 103
 b50:	df 4f       	sbci	r29, 0xFF	; 255
 b52:	88 83       	st	Y, r24
 b54:	99 83       	std	Y+1, r25	; 0x01
 b56:	aa 83       	std	Y+2, r26	; 0x02
 b58:	c9 59       	subi	r28, 0x99	; 153
 b5a:	d0 40       	sbci	r29, 0x00	; 0
 b5c:	c7 01       	movw	r24, r14
 b5e:	71 01       	movw	r14, r2
 b60:	e8 0e       	add	r14, r24
 b62:	f9 1e       	adc	r15, r25
 b64:	e2 14       	cp	r14, r2
 b66:	f3 04       	cpc	r15, r3
 b68:	4c f4       	brge	.+18     	; 0xb7c <__LOCK_REGION_LENGTH__+0x77c>
 b6a:	8f e4       	ldi	r24, 0x4F	; 79
 b6c:	90 e0       	ldi	r25, 0x00	; 0
 b6e:	90 93 29 04 	sts	0x0429, r25	; 0x800429 <__errno_val+0x1>
 b72:	80 93 28 04 	sts	0x0428, r24	; 0x800428 <__errno_val>
 b76:	8f ef       	ldi	r24, 0xFF	; 255
 b78:	9f ef       	ldi	r25, 0xFF	; 255
 b7a:	03 c0       	rjmp	.+6      	; 0xb82 <__LOCK_REGION_LENGTH__+0x782>
 b7c:	17 01       	movw	r2, r14
 b7e:	19 cc       	rjmp	.-1998   	; 0x3b2 <__printf_core+0x58>
 b80:	c1 01       	movw	r24, r2
 b82:	cd 55       	subi	r28, 0x5D	; 93
 b84:	df 4f       	sbci	r29, 0xFF	; 255
 b86:	e2 e1       	ldi	r30, 0x12	; 18
 b88:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.fputc:

00001bbe <fputc>:
    1bbe:	0f 93       	push	r16
    1bc0:	1f 93       	push	r17
    1bc2:	cf 93       	push	r28
    1bc4:	df 93       	push	r29
    1bc6:	db 01       	movw	r26, r22
    1bc8:	2d 91       	ld	r18, X+
    1bca:	3c 91       	ld	r19, X
    1bcc:	11 97       	sbiw	r26, 0x01	; 1
    1bce:	30 ff       	sbrs	r19, 0
    1bd0:	25 c0       	rjmp	.+74     	; 0x1c1c <fputc+0x5e>
    1bd2:	17 96       	adiw	r26, 0x07	; 7
    1bd4:	4d 91       	ld	r20, X+
    1bd6:	5c 91       	ld	r21, X
    1bd8:	18 97       	sbiw	r26, 0x08	; 8
    1bda:	15 96       	adiw	r26, 0x05	; 5
    1bdc:	2d 91       	ld	r18, X+
    1bde:	3c 91       	ld	r19, X
    1be0:	16 97       	sbiw	r26, 0x06	; 6
    1be2:	42 17       	cp	r20, r18
    1be4:	53 07       	cpc	r21, r19
    1be6:	78 f4       	brcc	.+30     	; 0x1c06 <fputc+0x48>
    1be8:	12 96       	adiw	r26, 0x02	; 2
    1bea:	ed 91       	ld	r30, X+
    1bec:	fc 91       	ld	r31, X
    1bee:	13 97       	sbiw	r26, 0x03	; 3
    1bf0:	80 83       	st	Z, r24
    1bf2:	12 96       	adiw	r26, 0x02	; 2
    1bf4:	2d 91       	ld	r18, X+
    1bf6:	3c 91       	ld	r19, X
    1bf8:	13 97       	sbiw	r26, 0x03	; 3
    1bfa:	2f 5f       	subi	r18, 0xFF	; 255
    1bfc:	3f 4f       	sbci	r19, 0xFF	; 255
    1bfe:	13 96       	adiw	r26, 0x03	; 3
    1c00:	3c 93       	st	X, r19
    1c02:	2e 93       	st	-X, r18
    1c04:	12 97       	sbiw	r26, 0x02	; 2
    1c06:	17 96       	adiw	r26, 0x07	; 7
    1c08:	2d 91       	ld	r18, X+
    1c0a:	3c 91       	ld	r19, X
    1c0c:	18 97       	sbiw	r26, 0x08	; 8
    1c0e:	2f 5f       	subi	r18, 0xFF	; 255
    1c10:	3f 4f       	sbci	r19, 0xFF	; 255
    1c12:	18 96       	adiw	r26, 0x08	; 8
    1c14:	3c 93       	st	X, r19
    1c16:	2e 93       	st	-X, r18
    1c18:	17 97       	sbiw	r26, 0x07	; 7
    1c1a:	15 c0       	rjmp	.+42     	; 0x1c46 <fputc+0x88>
    1c1c:	1d 96       	adiw	r26, 0x0d	; 13
    1c1e:	ed 91       	ld	r30, X+
    1c20:	fc 91       	ld	r31, X
    1c22:	1e 97       	sbiw	r26, 0x0e	; 14
    1c24:	30 97       	sbiw	r30, 0x00	; 0
    1c26:	19 f4       	brne	.+6      	; 0x1c2e <fputc+0x70>
    1c28:	8f ef       	ldi	r24, 0xFF	; 255
    1c2a:	9f ef       	ldi	r25, 0xFF	; 255
    1c2c:	0c c0       	rjmp	.+24     	; 0x1c46 <fputc+0x88>
    1c2e:	8b 01       	movw	r16, r22
    1c30:	ec 01       	movw	r28, r24
    1c32:	19 95       	eicall
    1c34:	89 2b       	or	r24, r25
    1c36:	c1 f7       	brne	.-16     	; 0x1c28 <fputc+0x6a>
    1c38:	f8 01       	movw	r30, r16
    1c3a:	87 81       	ldd	r24, Z+7	; 0x07
    1c3c:	90 85       	ldd	r25, Z+8	; 0x08
    1c3e:	01 96       	adiw	r24, 0x01	; 1
    1c40:	90 87       	std	Z+8, r25	; 0x08
    1c42:	87 83       	std	Z+7, r24	; 0x07
    1c44:	ce 01       	movw	r24, r28
    1c46:	df 91       	pop	r29
    1c48:	cf 91       	pop	r28
    1c4a:	1f 91       	pop	r17
    1c4c:	0f 91       	pop	r16
    1c4e:	08 95       	ret

Disassembly of section .text.__fmt_d:

00000fa2 <__fmt_d>:
     fa2:	ad e0       	ldi	r26, 0x0D	; 13
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	e7 ed       	ldi	r30, 0xD7	; 215
     fa8:	f7 e0       	ldi	r31, 0x07	; 7
     faa:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
     fae:	9a 87       	std	Y+10, r25	; 0x0a
     fb0:	89 87       	std	Y+9, r24	; 0x09
     fb2:	7c 83       	std	Y+4, r23	; 0x04
     fb4:	6b 83       	std	Y+3, r22	; 0x03
     fb6:	fa 01       	movw	r30, r20
     fb8:	db 01       	movw	r26, r22
     fba:	12 96       	adiw	r26, 0x02	; 2
     fbc:	cd 90       	ld	r12, X+
     fbe:	dc 90       	ld	r13, X
     fc0:	13 97       	sbiw	r26, 0x03	; 3
     fc2:	14 96       	adiw	r26, 0x04	; 4
     fc4:	8d 91       	ld	r24, X+
     fc6:	9c 91       	ld	r25, X
     fc8:	15 97       	sbiw	r26, 0x05	; 5
     fca:	9e 83       	std	Y+6, r25	; 0x06
     fcc:	8d 83       	std	Y+5, r24	; 0x05
     fce:	ed 90       	ld	r14, X+
     fd0:	fc 90       	ld	r15, X
     fd2:	11 97       	sbiw	r26, 0x01	; 1
     fd4:	fa 82       	std	Y+2, r15	; 0x02
     fd6:	e9 82       	std	Y+1, r14	; 0x01
     fd8:	16 96       	adiw	r26, 0x06	; 6
     fda:	0d 90       	ld	r0, X+
     fdc:	bc 91       	ld	r27, X
     fde:	a0 2d       	mov	r26, r0
     fe0:	b8 87       	std	Y+8, r27	; 0x08
     fe2:	af 83       	std	Y+7, r26	; 0x07
     fe4:	20 80       	ld	r2, Z
     fe6:	31 80       	ldd	r3, Z+1	; 0x01
     fe8:	42 80       	ldd	r4, Z+2	; 0x02
     fea:	53 80       	ldd	r5, Z+3	; 0x03
     fec:	64 80       	ldd	r6, Z+4	; 0x04
     fee:	75 80       	ldd	r7, Z+5	; 0x05
     ff0:	86 80       	ldd	r8, Z+6	; 0x06
     ff2:	97 80       	ldd	r9, Z+7	; 0x07
     ff4:	81 01       	movw	r16, r2
     ff6:	b4 2d       	mov	r27, r4
     ff8:	f5 2d       	mov	r31, r5
     ffa:	e6 2d       	mov	r30, r6
     ffc:	7b 86       	std	Y+11, r7	; 0x0b
     ffe:	8c 86       	std	Y+12, r8	; 0x0c
    1000:	9d 86       	std	Y+13, r9	; 0x0d
    1002:	91 01       	movw	r18, r2
    1004:	a2 01       	movw	r20, r4
    1006:	b3 01       	movw	r22, r6
    1008:	c4 01       	movw	r24, r8
    100a:	a0 e0       	ldi	r26, 0x00	; 0
    100c:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
    1010:	4c f4       	brge	.+18     	; 0x1024 <__EEPROM_REGION_LENGTH__+0x24>
    1012:	0e 94 56 12 	call	0x24ac	; 0x24ac <__negdi2>
    1016:	89 01       	movw	r16, r18
    1018:	b4 2f       	mov	r27, r20
    101a:	f5 2f       	mov	r31, r21
    101c:	e6 2f       	mov	r30, r22
    101e:	7b 87       	std	Y+11, r23	; 0x0b
    1020:	8c 87       	std	Y+12, r24	; 0x0c
    1022:	9d 87       	std	Y+13, r25	; 0x0d
    1024:	d7 fc       	sbrc	r13, 7
    1026:	04 c0       	rjmp	.+8      	; 0x1030 <__EEPROM_REGION_LENGTH__+0x30>
    1028:	e8 94       	clt
    102a:	e1 f8       	bld	r14, 1
    102c:	fa 82       	std	Y+2, r15	; 0x02
    102e:	e9 82       	std	Y+1, r14	; 0x01
    1030:	91 01       	movw	r18, r2
    1032:	a2 01       	movw	r20, r4
    1034:	b3 01       	movw	r22, r6
    1036:	c4 01       	movw	r24, r8
    1038:	a0 e0       	ldi	r26, 0x00	; 0
    103a:	ed 80       	ldd	r14, Y+5	; 0x05
    103c:	fe 80       	ldd	r15, Y+6	; 0x06
    103e:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
    1042:	1c f0       	brlt	.+6      	; 0x104a <__EEPROM_REGION_LENGTH__+0x4a>
    1044:	89 81       	ldd	r24, Y+1	; 0x01
    1046:	82 ff       	sbrs	r24, 2
    1048:	04 c0       	rjmp	.+8      	; 0x1052 <__EEPROM_REGION_LENGTH__+0x52>
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	e8 1a       	sub	r14, r24
    104e:	f1 08       	sbc	r15, r1
    1050:	05 c0       	rjmp	.+10     	; 0x105c <__EEPROM_REGION_LENGTH__+0x5c>
    1052:	83 ff       	sbrs	r24, 3
    1054:	03 c0       	rjmp	.+6      	; 0x105c <__EEPROM_REGION_LENGTH__+0x5c>
    1056:	91 e0       	ldi	r25, 0x01	; 1
    1058:	e9 1a       	sub	r14, r25
    105a:	f1 08       	sbc	r15, r1
    105c:	ce 01       	movw	r24, r28
    105e:	01 96       	adiw	r24, 0x01	; 1
    1060:	5c 01       	movw	r10, r24
    1062:	8a e0       	ldi	r24, 0x0A	; 10
    1064:	c8 2e       	mov	r12, r24
    1066:	d1 2c       	mov	r13, r1
    1068:	2b 2f       	mov	r18, r27
    106a:	3f 2f       	mov	r19, r31
    106c:	4e 2f       	mov	r20, r30
    106e:	5b 85       	ldd	r21, Y+11	; 0x0b
    1070:	6c 85       	ldd	r22, Y+12	; 0x0c
    1072:	7d 85       	ldd	r23, Y+13	; 0x0d
    1074:	8b 81       	ldd	r24, Y+3	; 0x03
    1076:	9c 81       	ldd	r25, Y+4	; 0x04
    1078:	0e 94 49 09 	call	0x1292	; 0x1292 <__cvt_u>
    107c:	fc 01       	movw	r30, r24
    107e:	91 01       	movw	r18, r2
    1080:	a2 01       	movw	r20, r4
    1082:	b3 01       	movw	r22, r6
    1084:	c4 01       	movw	r24, r8
    1086:	a0 e0       	ldi	r26, 0x00	; 0
    1088:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
    108c:	1c f0       	brlt	.+6      	; 0x1094 <__EEPROM_REGION_LENGTH__+0x94>
    108e:	89 81       	ldd	r24, Y+1	; 0x01
    1090:	82 ff       	sbrs	r24, 2
    1092:	12 c0       	rjmp	.+36     	; 0x10b8 <__EEPROM_REGION_LENGTH__+0xb8>
    1094:	31 97       	sbiw	r30, 0x01	; 1
    1096:	0f 81       	ldd	r16, Y+7	; 0x07
    1098:	18 85       	ldd	r17, Y+8	; 0x08
    109a:	0e 0f       	add	r16, r30
    109c:	1f 1f       	adc	r17, r31
    109e:	91 01       	movw	r18, r2
    10a0:	a2 01       	movw	r20, r4
    10a2:	b3 01       	movw	r22, r6
    10a4:	c4 01       	movw	r24, r8
    10a6:	a0 e0       	ldi	r26, 0x00	; 0
    10a8:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
    10ac:	14 f0       	brlt	.+4      	; 0x10b2 <__EEPROM_REGION_LENGTH__+0xb2>
    10ae:	8b e2       	ldi	r24, 0x2B	; 43
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <__EEPROM_REGION_LENGTH__+0xb4>
    10b2:	8d e2       	ldi	r24, 0x2D	; 45
    10b4:	d8 01       	movw	r26, r16
    10b6:	08 c0       	rjmp	.+16     	; 0x10c8 <__EEPROM_REGION_LENGTH__+0xc8>
    10b8:	83 ff       	sbrs	r24, 3
    10ba:	07 c0       	rjmp	.+14     	; 0x10ca <__EEPROM_REGION_LENGTH__+0xca>
    10bc:	31 97       	sbiw	r30, 0x01	; 1
    10be:	af 81       	ldd	r26, Y+7	; 0x07
    10c0:	b8 85       	ldd	r27, Y+8	; 0x08
    10c2:	ae 0f       	add	r26, r30
    10c4:	bf 1f       	adc	r27, r31
    10c6:	80 e2       	ldi	r24, 0x20	; 32
    10c8:	8c 93       	st	X, r24
    10ca:	e9 80       	ldd	r14, Y+1	; 0x01
    10cc:	fa 80       	ldd	r15, Y+2	; 0x02
    10ce:	ab 81       	ldd	r26, Y+3	; 0x03
    10d0:	bc 81       	ldd	r27, Y+4	; 0x04
    10d2:	18 96       	adiw	r26, 0x08	; 8
    10d4:	2d 91       	ld	r18, X+
    10d6:	3c 91       	ld	r19, X
    10d8:	19 97       	sbiw	r26, 0x09	; 9
    10da:	21 50       	subi	r18, 0x01	; 1
    10dc:	31 09       	sbc	r19, r1
    10de:	2e 1b       	sub	r18, r30
    10e0:	3f 0b       	sbc	r19, r31
    10e2:	8f 81       	ldd	r24, Y+7	; 0x07
    10e4:	98 85       	ldd	r25, Y+8	; 0x08
    10e6:	e8 0f       	add	r30, r24
    10e8:	f9 1f       	adc	r31, r25
    10ea:	af 01       	movw	r20, r30
    10ec:	60 e8       	ldi	r22, 0x80	; 128
    10ee:	0d 81       	ldd	r16, Y+5	; 0x05
    10f0:	1e 81       	ldd	r17, Y+6	; 0x06
    10f2:	89 85       	ldd	r24, Y+9	; 0x09
    10f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    10f6:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__pad>
    10fa:	9c 01       	movw	r18, r24
    10fc:	a9 85       	ldd	r26, Y+9	; 0x09
    10fe:	ba 85       	ldd	r27, Y+10	; 0x0a
    1100:	8d 91       	ld	r24, X+
    1102:	9c 91       	ld	r25, X
    1104:	90 ff       	sbrs	r25, 0
    1106:	07 c0       	rjmp	.+14     	; 0x1116 <__EEPROM_REGION_LENGTH__+0x116>
    1108:	eb 81       	ldd	r30, Y+3	; 0x03
    110a:	fc 81       	ldd	r31, Y+4	; 0x04
    110c:	82 81       	ldd	r24, Z+2	; 0x02
    110e:	93 81       	ldd	r25, Z+3	; 0x03
    1110:	82 17       	cp	r24, r18
    1112:	93 07       	cpc	r25, r19
    1114:	0c f4       	brge	.+2      	; 0x1118 <__EEPROM_REGION_LENGTH__+0x118>
    1116:	c9 01       	movw	r24, r18
    1118:	2d 96       	adiw	r28, 0x0d	; 13
    111a:	e2 e1       	ldi	r30, 0x12	; 18
    111c:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.__fmt_o:

000015c2 <__fmt_o>:
    15c2:	a2 e0       	ldi	r26, 0x02	; 2
    15c4:	b0 e0       	ldi	r27, 0x00	; 0
    15c6:	e7 ee       	ldi	r30, 0xE7	; 231
    15c8:	fa e0       	ldi	r31, 0x0A	; 10
    15ca:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
    15ce:	1c 01       	movw	r2, r24
    15d0:	4b 01       	movw	r8, r22
    15d2:	fa 01       	movw	r30, r20
    15d4:	db 01       	movw	r26, r22
    15d6:	12 96       	adiw	r26, 0x02	; 2
    15d8:	2d 91       	ld	r18, X+
    15da:	3c 91       	ld	r19, X
    15dc:	13 97       	sbiw	r26, 0x03	; 3
    15de:	14 96       	adiw	r26, 0x04	; 4
    15e0:	4d 90       	ld	r4, X+
    15e2:	5c 90       	ld	r5, X
    15e4:	15 97       	sbiw	r26, 0x05	; 5
    15e6:	8d 91       	ld	r24, X+
    15e8:	9c 91       	ld	r25, X
    15ea:	11 97       	sbiw	r26, 0x01	; 1
    15ec:	9a 83       	std	Y+2, r25	; 0x02
    15ee:	89 83       	std	Y+1, r24	; 0x01
    15f0:	16 96       	adiw	r26, 0x06	; 6
    15f2:	6d 90       	ld	r6, X+
    15f4:	7c 90       	ld	r7, X
    15f6:	17 97       	sbiw	r26, 0x07	; 7
    15f8:	37 fd       	sbrc	r19, 7
    15fa:	03 c0       	rjmp	.+6      	; 0x1602 <__fmt_o+0x40>
    15fc:	8d 7f       	andi	r24, 0xFD	; 253
    15fe:	9a 83       	std	Y+2, r25	; 0x02
    1600:	89 83       	std	Y+1, r24	; 0x01
    1602:	00 81       	ld	r16, Z
    1604:	11 81       	ldd	r17, Z+1	; 0x01
    1606:	22 81       	ldd	r18, Z+2	; 0x02
    1608:	33 81       	ldd	r19, Z+3	; 0x03
    160a:	44 81       	ldd	r20, Z+4	; 0x04
    160c:	55 81       	ldd	r21, Z+5	; 0x05
    160e:	66 81       	ldd	r22, Z+6	; 0x06
    1610:	77 81       	ldd	r23, Z+7	; 0x07
    1612:	fe 01       	movw	r30, r28
    1614:	31 96       	adiw	r30, 0x01	; 1
    1616:	5f 01       	movw	r10, r30
    1618:	88 e0       	ldi	r24, 0x08	; 8
    161a:	c8 2e       	mov	r12, r24
    161c:	d1 2c       	mov	r13, r1
    161e:	72 01       	movw	r14, r4
    1620:	c4 01       	movw	r24, r8
    1622:	0e 94 49 09 	call	0x1292	; 0x1292 <__cvt_u>
    1626:	29 81       	ldd	r18, Y+1	; 0x01
    1628:	24 ff       	sbrs	r18, 4
    162a:	06 c0       	rjmp	.+12     	; 0x1638 <__fmt_o+0x76>
    162c:	01 97       	sbiw	r24, 0x01	; 1
    162e:	f3 01       	movw	r30, r6
    1630:	e8 0f       	add	r30, r24
    1632:	f9 1f       	adc	r31, r25
    1634:	20 e3       	ldi	r18, 0x30	; 48
    1636:	20 83       	st	Z, r18
    1638:	29 81       	ldd	r18, Y+1	; 0x01
    163a:	23 ff       	sbrs	r18, 3
    163c:	06 c0       	rjmp	.+12     	; 0x164a <__fmt_o+0x88>
    163e:	01 97       	sbiw	r24, 0x01	; 1
    1640:	f3 01       	movw	r30, r6
    1642:	e8 0f       	add	r30, r24
    1644:	f9 1f       	adc	r31, r25
    1646:	20 e2       	ldi	r18, 0x20	; 32
    1648:	20 83       	st	Z, r18
    164a:	e9 80       	ldd	r14, Y+1	; 0x01
    164c:	fa 80       	ldd	r15, Y+2	; 0x02
    164e:	d4 01       	movw	r26, r8
    1650:	18 96       	adiw	r26, 0x08	; 8
    1652:	2d 91       	ld	r18, X+
    1654:	3c 91       	ld	r19, X
    1656:	19 97       	sbiw	r26, 0x09	; 9
    1658:	21 50       	subi	r18, 0x01	; 1
    165a:	31 09       	sbc	r19, r1
    165c:	28 1b       	sub	r18, r24
    165e:	39 0b       	sbc	r19, r25
    1660:	86 0d       	add	r24, r6
    1662:	97 1d       	adc	r25, r7
    1664:	ac 01       	movw	r20, r24
    1666:	60 e8       	ldi	r22, 0x80	; 128
    1668:	82 01       	movw	r16, r4
    166a:	c1 01       	movw	r24, r2
    166c:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__pad>
    1670:	9c 01       	movw	r18, r24
    1672:	f1 01       	movw	r30, r2
    1674:	80 81       	ld	r24, Z
    1676:	91 81       	ldd	r25, Z+1	; 0x01
    1678:	90 ff       	sbrs	r25, 0
    167a:	08 c0       	rjmp	.+16     	; 0x168c <__fmt_o+0xca>
    167c:	d4 01       	movw	r26, r8
    167e:	12 96       	adiw	r26, 0x02	; 2
    1680:	8d 91       	ld	r24, X+
    1682:	9c 91       	ld	r25, X
    1684:	13 97       	sbiw	r26, 0x03	; 3
    1686:	82 17       	cp	r24, r18
    1688:	93 07       	cpc	r25, r19
    168a:	0c f4       	brge	.+2      	; 0x168e <__fmt_o+0xcc>
    168c:	c9 01       	movw	r24, r18
    168e:	22 96       	adiw	r28, 0x02	; 2
    1690:	e2 e1       	ldi	r30, 0x12	; 18
    1692:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.__cvt_u:

00001292 <__cvt_u>:
    1292:	a2 e1       	ldi	r26, 0x12	; 18
    1294:	b0 e0       	ldi	r27, 0x00	; 0
    1296:	ef e4       	ldi	r30, 0x4F	; 79
    1298:	f9 e0       	ldi	r31, 0x09	; 9
    129a:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
    129e:	fc 01       	movw	r30, r24
    12a0:	0a 8b       	std	Y+18, r16	; 0x12
    12a2:	1b 83       	std	Y+3, r17	; 0x03
    12a4:	2c 83       	std	Y+4, r18	; 0x04
    12a6:	73 2e       	mov	r7, r19
    12a8:	64 2e       	mov	r6, r20
    12aa:	55 2e       	mov	r5, r21
    12ac:	46 2e       	mov	r4, r22
    12ae:	7d 83       	std	Y+5, r23	; 0x05
    12b0:	cc 86       	std	Y+12, r12	; 0x0c
    12b2:	d8 86       	std	Y+8, r13	; 0x08
    12b4:	bf 82       	std	Y+7, r11	; 0x07
    12b6:	ae 82       	std	Y+6, r10	; 0x06
    12b8:	86 81       	ldd	r24, Z+6	; 0x06
    12ba:	97 81       	ldd	r25, Z+7	; 0x07
    12bc:	9b 87       	std	Y+11, r25	; 0x0b
    12be:	8a 87       	std	Y+10, r24	; 0x0a
    12c0:	d5 01       	movw	r26, r10
    12c2:	4d 91       	ld	r20, X+
    12c4:	5c 91       	ld	r21, X
    12c6:	22 81       	ldd	r18, Z+2	; 0x02
    12c8:	33 81       	ldd	r19, Z+3	; 0x03
    12ca:	80 85       	ldd	r24, Z+8	; 0x08
    12cc:	91 85       	ldd	r25, Z+9	; 0x09
    12ce:	01 97       	sbiw	r24, 0x01	; 1
    12d0:	1c 01       	movw	r2, r24
    12d2:	37 ff       	sbrs	r19, 7
    12d4:	02 c0       	rjmp	.+4      	; 0x12da <__cvt_u+0x48>
    12d6:	21 e0       	ldi	r18, 0x01	; 1
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	ea 85       	ldd	r30, Y+10	; 0x0a
    12dc:	fb 85       	ldd	r31, Y+11	; 0x0b
    12de:	e8 0f       	add	r30, r24
    12e0:	f9 1f       	adc	r31, r25
    12e2:	10 82       	st	Z, r1
    12e4:	47 01       	movw	r8, r14
    12e6:	e1 e0       	ldi	r30, 0x01	; 1
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	fa 83       	std	Y+2, r31	; 0x02
    12ec:	e9 83       	std	Y+1, r30	; 0x01
    12ee:	c9 01       	movw	r24, r18
    12f0:	8e 19       	sub	r24, r14
    12f2:	9f 09       	sbc	r25, r15
    12f4:	9e 87       	std	Y+14, r25	; 0x0e
    12f6:	8d 87       	std	Y+13, r24	; 0x0d
    12f8:	da 01       	movw	r26, r20
    12fa:	a2 70       	andi	r26, 0x02	; 2
    12fc:	bb 27       	eor	r27, r27
    12fe:	b8 8b       	std	Y+16, r27	; 0x10
    1300:	af 87       	std	Y+15, r26	; 0x0f
    1302:	b8 85       	ldd	r27, Y+8	; 0x08
    1304:	bb 0f       	add	r27, r27
    1306:	bb 0b       	sbc	r27, r27
    1308:	b9 8b       	std	Y+17, r27	; 0x11
    130a:	12 14       	cp	r1, r2
    130c:	13 04       	cpc	r1, r3
    130e:	74 f0       	brlt	.+28     	; 0x132c <__cvt_u+0x9a>
    1310:	a9 81       	ldd	r26, Y+1	; 0x01
    1312:	ba 81       	ldd	r27, Y+2	; 0x02
    1314:	ab 2b       	or	r26, r27
    1316:	09 f0       	breq	.+2      	; 0x131a <__cvt_u+0x88>
    1318:	5c c0       	rjmp	.+184    	; 0x13d2 <__cvt_u+0x140>
    131a:	ae 81       	ldd	r26, Y+6	; 0x06
    131c:	bf 81       	ldd	r27, Y+7	; 0x07
    131e:	8d 91       	ld	r24, X+
    1320:	9c 91       	ld	r25, X
    1322:	11 97       	sbiw	r26, 0x01	; 1
    1324:	8f 7e       	andi	r24, 0xEF	; 239
    1326:	8d 93       	st	X+, r24
    1328:	9c 93       	st	X, r25
    132a:	53 c0       	rjmp	.+166    	; 0x13d2 <__cvt_u+0x140>
    132c:	2a 89       	ldd	r18, Y+18	; 0x12
    132e:	3b 81       	ldd	r19, Y+3	; 0x03
    1330:	4c 81       	ldd	r20, Y+4	; 0x04
    1332:	57 2d       	mov	r21, r7
    1334:	66 2d       	mov	r22, r6
    1336:	75 2d       	mov	r23, r5
    1338:	84 2d       	mov	r24, r4
    133a:	9d 81       	ldd	r25, Y+5	; 0x05
    133c:	a0 e0       	ldi	r26, 0x00	; 0
    133e:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
    1342:	b1 f1       	breq	.+108    	; 0x13b0 <__cvt_u+0x11e>
    1344:	e1 e0       	ldi	r30, 0x01	; 1
    1346:	2e 1a       	sub	r2, r30
    1348:	31 08       	sbc	r3, r1
    134a:	fc 85       	ldd	r31, Y+12	; 0x0c
    134c:	f9 87       	std	Y+9, r31	; 0x09
    134e:	af 2e       	mov	r10, r31
    1350:	b8 84       	ldd	r11, Y+8	; 0x08
    1352:	c9 88       	ldd	r12, Y+17	; 0x11
    1354:	dc 2c       	mov	r13, r12
    1356:	ec 2c       	mov	r14, r12
    1358:	fc 2c       	mov	r15, r12
    135a:	0c 2d       	mov	r16, r12
    135c:	1c 2d       	mov	r17, r12
    135e:	2a 89       	ldd	r18, Y+18	; 0x12
    1360:	3b 81       	ldd	r19, Y+3	; 0x03
    1362:	4c 81       	ldd	r20, Y+4	; 0x04
    1364:	57 2d       	mov	r21, r7
    1366:	66 2d       	mov	r22, r6
    1368:	75 2d       	mov	r23, r5
    136a:	84 2d       	mov	r24, r4
    136c:	9d 81       	ldd	r25, Y+5	; 0x05
    136e:	0e 94 66 12 	call	0x24cc	; 0x24cc <__umoddi3>
    1372:	c9 01       	movw	r24, r18
    1374:	29 83       	std	Y+1, r18	; 0x01
    1376:	9a 83       	std	Y+2, r25	; 0x02
    1378:	ea 85       	ldd	r30, Y+10	; 0x0a
    137a:	fb 85       	ldd	r31, Y+11	; 0x0b
    137c:	e2 0d       	add	r30, r2
    137e:	f3 1d       	adc	r31, r3
    1380:	80 5d       	subi	r24, 0xD0	; 208
    1382:	80 83       	st	Z, r24
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	88 1a       	sub	r8, r24
    1388:	91 08       	sbc	r9, r1
    138a:	2a 89       	ldd	r18, Y+18	; 0x12
    138c:	3b 81       	ldd	r19, Y+3	; 0x03
    138e:	4c 81       	ldd	r20, Y+4	; 0x04
    1390:	57 2d       	mov	r21, r7
    1392:	66 2d       	mov	r22, r6
    1394:	75 2d       	mov	r23, r5
    1396:	84 2d       	mov	r24, r4
    1398:	9d 81       	ldd	r25, Y+5	; 0x05
    139a:	0e 94 68 12 	call	0x24d0	; 0x24d0 <__udivdi3>
    139e:	2a 8b       	std	Y+18, r18	; 0x12
    13a0:	3b 83       	std	Y+3, r19	; 0x03
    13a2:	4c 83       	std	Y+4, r20	; 0x04
    13a4:	75 2e       	mov	r7, r21
    13a6:	66 2e       	mov	r6, r22
    13a8:	57 2e       	mov	r5, r23
    13aa:	48 2e       	mov	r4, r24
    13ac:	9d 83       	std	Y+5, r25	; 0x05
    13ae:	ad cf       	rjmp	.-166    	; 0x130a <__cvt_u+0x78>
    13b0:	8d 85       	ldd	r24, Y+13	; 0x0d
    13b2:	9e 85       	ldd	r25, Y+14	; 0x0e
    13b4:	88 0d       	add	r24, r8
    13b6:	99 1d       	adc	r25, r9
    13b8:	18 16       	cp	r1, r24
    13ba:	19 06       	cpc	r1, r25
    13bc:	1c f2       	brlt	.-122    	; 0x1344 <__cvt_u+0xb2>
    13be:	18 14       	cp	r1, r8
    13c0:	19 04       	cpc	r1, r9
    13c2:	0c f0       	brlt	.+2      	; 0x13c6 <__cvt_u+0x134>
    13c4:	a5 cf       	rjmp	.-182    	; 0x1310 <__cvt_u+0x7e>
    13c6:	ef 85       	ldd	r30, Y+15	; 0x0f
    13c8:	f8 89       	ldd	r31, Y+16	; 0x10
    13ca:	ef 2b       	or	r30, r31
    13cc:	09 f0       	breq	.+2      	; 0x13d0 <__cvt_u+0x13e>
    13ce:	ba cf       	rjmp	.-140    	; 0x1344 <__cvt_u+0xb2>
    13d0:	9f cf       	rjmp	.-194    	; 0x1310 <__cvt_u+0x7e>
    13d2:	c1 01       	movw	r24, r2
    13d4:	62 96       	adiw	r28, 0x12	; 18
    13d6:	e2 e1       	ldi	r30, 0x12	; 18
    13d8:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.__fmt_u:

00001760 <__fmt_u>:
    1760:	a2 e0       	ldi	r26, 0x02	; 2
    1762:	b0 e0       	ldi	r27, 0x00	; 0
    1764:	e6 eb       	ldi	r30, 0xB6	; 182
    1766:	fb e0       	ldi	r31, 0x0B	; 11
    1768:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
    176c:	3c 01       	movw	r6, r24
    176e:	4b 01       	movw	r8, r22
    1770:	fa 01       	movw	r30, r20
    1772:	db 01       	movw	r26, r22
    1774:	12 96       	adiw	r26, 0x02	; 2
    1776:	2d 91       	ld	r18, X+
    1778:	3c 91       	ld	r19, X
    177a:	13 97       	sbiw	r26, 0x03	; 3
    177c:	14 96       	adiw	r26, 0x04	; 4
    177e:	4d 90       	ld	r4, X+
    1780:	5c 90       	ld	r5, X
    1782:	15 97       	sbiw	r26, 0x05	; 5
    1784:	8d 91       	ld	r24, X+
    1786:	9c 91       	ld	r25, X
    1788:	11 97       	sbiw	r26, 0x01	; 1
    178a:	9a 83       	std	Y+2, r25	; 0x02
    178c:	89 83       	std	Y+1, r24	; 0x01
    178e:	16 96       	adiw	r26, 0x06	; 6
    1790:	2d 90       	ld	r2, X+
    1792:	3c 90       	ld	r3, X
    1794:	17 97       	sbiw	r26, 0x07	; 7
    1796:	37 fd       	sbrc	r19, 7
    1798:	03 c0       	rjmp	.+6      	; 0x17a0 <__fmt_u+0x40>
    179a:	8d 7f       	andi	r24, 0xFD	; 253
    179c:	9a 83       	std	Y+2, r25	; 0x02
    179e:	89 83       	std	Y+1, r24	; 0x01
    17a0:	00 81       	ld	r16, Z
    17a2:	11 81       	ldd	r17, Z+1	; 0x01
    17a4:	22 81       	ldd	r18, Z+2	; 0x02
    17a6:	33 81       	ldd	r19, Z+3	; 0x03
    17a8:	44 81       	ldd	r20, Z+4	; 0x04
    17aa:	55 81       	ldd	r21, Z+5	; 0x05
    17ac:	66 81       	ldd	r22, Z+6	; 0x06
    17ae:	77 81       	ldd	r23, Z+7	; 0x07
    17b0:	fe 01       	movw	r30, r28
    17b2:	31 96       	adiw	r30, 0x01	; 1
    17b4:	5f 01       	movw	r10, r30
    17b6:	8a e0       	ldi	r24, 0x0A	; 10
    17b8:	c8 2e       	mov	r12, r24
    17ba:	d1 2c       	mov	r13, r1
    17bc:	72 01       	movw	r14, r4
    17be:	c4 01       	movw	r24, r8
    17c0:	0e 94 49 09 	call	0x1292	; 0x1292 <__cvt_u>
    17c4:	e9 80       	ldd	r14, Y+1	; 0x01
    17c6:	fa 80       	ldd	r15, Y+2	; 0x02
    17c8:	d4 01       	movw	r26, r8
    17ca:	18 96       	adiw	r26, 0x08	; 8
    17cc:	2d 91       	ld	r18, X+
    17ce:	3c 91       	ld	r19, X
    17d0:	19 97       	sbiw	r26, 0x09	; 9
    17d2:	21 50       	subi	r18, 0x01	; 1
    17d4:	31 09       	sbc	r19, r1
    17d6:	28 1b       	sub	r18, r24
    17d8:	39 0b       	sbc	r19, r25
    17da:	82 0d       	add	r24, r2
    17dc:	93 1d       	adc	r25, r3
    17de:	ac 01       	movw	r20, r24
    17e0:	60 e8       	ldi	r22, 0x80	; 128
    17e2:	82 01       	movw	r16, r4
    17e4:	c3 01       	movw	r24, r6
    17e6:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__pad>
    17ea:	9c 01       	movw	r18, r24
    17ec:	f3 01       	movw	r30, r6
    17ee:	80 81       	ld	r24, Z
    17f0:	91 81       	ldd	r25, Z+1	; 0x01
    17f2:	90 ff       	sbrs	r25, 0
    17f4:	08 c0       	rjmp	.+16     	; 0x1806 <__fmt_u+0xa6>
    17f6:	d4 01       	movw	r26, r8
    17f8:	12 96       	adiw	r26, 0x02	; 2
    17fa:	8d 91       	ld	r24, X+
    17fc:	9c 91       	ld	r25, X
    17fe:	13 97       	sbiw	r26, 0x03	; 3
    1800:	82 17       	cp	r24, r18
    1802:	93 07       	cpc	r25, r19
    1804:	0c f4       	brge	.+2      	; 0x1808 <__fmt_u+0xa8>
    1806:	c9 01       	movw	r24, r18
    1808:	22 96       	adiw	r28, 0x02	; 2
    180a:	e2 e1       	ldi	r30, 0x12	; 18
    180c:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.__fmt_x:

00000b8c <__fmt_x>:
 b8c:	a4 e1       	ldi	r26, 0x14	; 20
 b8e:	b0 e0       	ldi	r27, 0x00	; 0
 b90:	ec ec       	ldi	r30, 0xCC	; 204
 b92:	f5 e0       	ldi	r31, 0x05	; 5
 b94:	0c 94 69 11 	jmp	0x22d2	; 0x22d2 <__prologue_saves__>
 b98:	98 87       	std	Y+8, r25	; 0x08
 b9a:	8f 83       	std	Y+7, r24	; 0x07
 b9c:	7a 83       	std	Y+2, r23	; 0x02
 b9e:	69 83       	std	Y+1, r22	; 0x01
 ba0:	5c 8b       	std	Y+20, r21	; 0x14
 ba2:	4b 8b       	std	Y+19, r20	; 0x13
 ba4:	12 2f       	mov	r17, r18
 ba6:	db 01       	movw	r26, r22
 ba8:	12 96       	adiw	r26, 0x02	; 2
 baa:	ed 91       	ld	r30, X+
 bac:	fc 91       	ld	r31, X
 bae:	13 97       	sbiw	r26, 0x03	; 3
 bb0:	14 96       	adiw	r26, 0x04	; 4
 bb2:	2d 91       	ld	r18, X+
 bb4:	3c 91       	ld	r19, X
 bb6:	15 97       	sbiw	r26, 0x05	; 5
 bb8:	3e 83       	std	Y+6, r19	; 0x06
 bba:	2d 83       	std	Y+5, r18	; 0x05
 bbc:	ed 90       	ld	r14, X+
 bbe:	fc 90       	ld	r15, X
 bc0:	11 97       	sbiw	r26, 0x01	; 1
 bc2:	16 96       	adiw	r26, 0x06	; 6
 bc4:	2d 90       	ld	r2, X+
 bc6:	3c 90       	ld	r3, X
 bc8:	17 97       	sbiw	r26, 0x07	; 7
 bca:	f7 fd       	sbrc	r31, 7
 bcc:	03 c0       	rjmp	.+6      	; 0xbd4 <__fmt_x+0x48>
 bce:	e8 94       	clt
 bd0:	e1 f8       	bld	r14, 1
 bd2:	02 c0       	rjmp	.+4      	; 0xbd8 <__fmt_x+0x4c>
 bd4:	e1 e0       	ldi	r30, 0x01	; 1
 bd6:	f0 e0       	ldi	r31, 0x00	; 0
 bd8:	c7 01       	movw	r24, r14
 bda:	80 71       	andi	r24, 0x10	; 16
 bdc:	99 27       	eor	r25, r25
 bde:	9a 87       	std	Y+10, r25	; 0x0a
 be0:	89 87       	std	Y+9, r24	; 0x09
 be2:	e4 fe       	sbrs	r14, 4
 be4:	1f c0       	rjmp	.+62     	; 0xc24 <__fmt_x+0x98>
 be6:	ab 89       	ldd	r26, Y+19	; 0x13
 be8:	bc 89       	ldd	r27, Y+20	; 0x14
 bea:	2c 91       	ld	r18, X
 bec:	11 96       	adiw	r26, 0x01	; 1
 bee:	3c 91       	ld	r19, X
 bf0:	11 97       	sbiw	r26, 0x01	; 1
 bf2:	12 96       	adiw	r26, 0x02	; 2
 bf4:	4c 91       	ld	r20, X
 bf6:	12 97       	sbiw	r26, 0x02	; 2
 bf8:	13 96       	adiw	r26, 0x03	; 3
 bfa:	5c 91       	ld	r21, X
 bfc:	13 97       	sbiw	r26, 0x03	; 3
 bfe:	14 96       	adiw	r26, 0x04	; 4
 c00:	6c 91       	ld	r22, X
 c02:	14 97       	sbiw	r26, 0x04	; 4
 c04:	15 96       	adiw	r26, 0x05	; 5
 c06:	7c 91       	ld	r23, X
 c08:	15 97       	sbiw	r26, 0x05	; 5
 c0a:	16 96       	adiw	r26, 0x06	; 6
 c0c:	8c 91       	ld	r24, X
 c0e:	16 97       	sbiw	r26, 0x06	; 6
 c10:	17 96       	adiw	r26, 0x07	; 7
 c12:	9c 91       	ld	r25, X
 c14:	a0 e0       	ldi	r26, 0x00	; 0
 c16:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
 c1a:	21 f0       	breq	.+8      	; 0xc24 <__fmt_x+0x98>
 c1c:	8d 81       	ldd	r24, Y+5	; 0x05
 c1e:	9e 81       	ldd	r25, Y+6	; 0x06
 c20:	02 97       	sbiw	r24, 0x02	; 2
 c22:	02 c0       	rjmp	.+4      	; 0xc28 <__fmt_x+0x9c>
 c24:	8d 81       	ldd	r24, Y+5	; 0x05
 c26:	9e 81       	ldd	r25, Y+6	; 0x06
 c28:	97 01       	movw	r18, r14
 c2a:	28 70       	andi	r18, 0x08	; 8
 c2c:	33 27       	eor	r19, r19
 c2e:	3c 87       	std	Y+12, r19	; 0x0c
 c30:	2b 87       	std	Y+11, r18	; 0x0b
 c32:	e3 fc       	sbrc	r14, 3
 c34:	01 97       	sbiw	r24, 0x01	; 1
 c36:	ab 89       	ldd	r26, Y+19	; 0x13
 c38:	bc 89       	ldd	r27, Y+20	; 0x14
 c3a:	4c 90       	ld	r4, X
 c3c:	11 96       	adiw	r26, 0x01	; 1
 c3e:	5c 90       	ld	r5, X
 c40:	11 97       	sbiw	r26, 0x01	; 1
 c42:	12 96       	adiw	r26, 0x02	; 2
 c44:	6c 90       	ld	r6, X
 c46:	12 97       	sbiw	r26, 0x02	; 2
 c48:	13 96       	adiw	r26, 0x03	; 3
 c4a:	7c 90       	ld	r7, X
 c4c:	13 97       	sbiw	r26, 0x03	; 3
 c4e:	14 96       	adiw	r26, 0x04	; 4
 c50:	8c 90       	ld	r8, X
 c52:	14 97       	sbiw	r26, 0x04	; 4
 c54:	15 96       	adiw	r26, 0x05	; 5
 c56:	9c 90       	ld	r9, X
 c58:	15 97       	sbiw	r26, 0x05	; 5
 c5a:	16 96       	adiw	r26, 0x06	; 6
 c5c:	ac 90       	ld	r10, X
 c5e:	16 97       	sbiw	r26, 0x06	; 6
 c60:	17 96       	adiw	r26, 0x07	; 7
 c62:	bc 90       	ld	r11, X
 c64:	a9 81       	ldd	r26, Y+1	; 0x01
 c66:	ba 81       	ldd	r27, Y+2	; 0x02
 c68:	18 96       	adiw	r26, 0x08	; 8
 c6a:	cd 90       	ld	r12, X+
 c6c:	dc 90       	ld	r13, X
 c6e:	19 97       	sbiw	r26, 0x09	; 9
 c70:	b1 e0       	ldi	r27, 0x01	; 1
 c72:	cb 1a       	sub	r12, r27
 c74:	d1 08       	sbc	r13, r1
 c76:	d1 01       	movw	r26, r2
 c78:	ac 0d       	add	r26, r12
 c7a:	bd 1d       	adc	r27, r13
 c7c:	1c 92       	st	X, r1
 c7e:	9c 83       	std	Y+4, r25	; 0x04
 c80:	8b 83       	std	Y+3, r24	; 0x03
 c82:	9f 01       	movw	r18, r30
 c84:	28 1b       	sub	r18, r24
 c86:	39 0b       	sbc	r19, r25
 c88:	3e 87       	std	Y+14, r19	; 0x0e
 c8a:	2d 87       	std	Y+13, r18	; 0x0d
 c8c:	c7 01       	movw	r24, r14
 c8e:	82 70       	andi	r24, 0x02	; 2
 c90:	99 27       	eor	r25, r25
 c92:	98 8b       	std	Y+16, r25	; 0x10
 c94:	8f 87       	std	Y+15, r24	; 0x0f
 c96:	81 2f       	mov	r24, r17
 c98:	01 2e       	mov	r0, r17
 c9a:	00 0c       	add	r0, r0
 c9c:	99 0b       	sbc	r25, r25
 c9e:	dc 01       	movw	r26, r24
 ca0:	a1 54       	subi	r26, 0x41	; 65
 ca2:	b1 09       	sbc	r27, r1
 ca4:	ba 8b       	std	Y+18, r27	; 0x12
 ca6:	a9 8b       	std	Y+17, r26	; 0x11
 ca8:	32 e0       	ldi	r19, 0x02	; 2
 caa:	c3 16       	cp	r12, r19
 cac:	d1 04       	cpc	r13, r1
 cae:	34 f4       	brge	.+12     	; 0xcbc <__fmt_x+0x130>
 cb0:	89 85       	ldd	r24, Y+9	; 0x09
 cb2:	9a 85       	ldd	r25, Y+10	; 0x0a
 cb4:	89 2b       	or	r24, r25
 cb6:	09 f0       	breq	.+2      	; 0xcba <__fmt_x+0x12e>
 cb8:	4c c0       	rjmp	.+152    	; 0xd52 <__fmt_x+0x1c6>
 cba:	73 c0       	rjmp	.+230    	; 0xda2 <__fmt_x+0x216>
 cbc:	92 01       	movw	r18, r4
 cbe:	a3 01       	movw	r20, r6
 cc0:	b4 01       	movw	r22, r8
 cc2:	c5 01       	movw	r24, r10
 cc4:	a0 e0       	ldi	r26, 0x00	; 0
 cc6:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
 cca:	81 f1       	breq	.+96     	; 0xd2c <__fmt_x+0x1a0>
 ccc:	b1 e0       	ldi	r27, 0x01	; 1
 cce:	cb 1a       	sub	r12, r27
 cd0:	d1 08       	sbc	r13, r1
 cd2:	c2 01       	movw	r24, r4
 cd4:	8f 70       	andi	r24, 0x0F	; 15
 cd6:	99 27       	eor	r25, r25
 cd8:	8a 30       	cpi	r24, 0x0A	; 10
 cda:	91 05       	cpc	r25, r1
 cdc:	14 f4       	brge	.+4      	; 0xce2 <__fmt_x+0x156>
 cde:	c0 96       	adiw	r24, 0x30	; 48
 ce0:	02 c0       	rjmp	.+4      	; 0xce6 <__fmt_x+0x15a>
 ce2:	89 5a       	subi	r24, 0xA9	; 169
 ce4:	9f 4f       	sbci	r25, 0xFF	; 255
 ce6:	e9 89       	ldd	r30, Y+17	; 0x11
 ce8:	fa 89       	ldd	r31, Y+18	; 0x12
 cea:	7a 97       	sbiw	r30, 0x1a	; 26
 cec:	48 f4       	brcc	.+18     	; 0xd00 <__fmt_x+0x174>
 cee:	9c 01       	movw	r18, r24
 cf0:	20 62       	ori	r18, 0x20	; 32
 cf2:	21 56       	subi	r18, 0x61	; 97
 cf4:	31 09       	sbc	r19, r1
 cf6:	2a 31       	cpi	r18, 0x1A	; 26
 cf8:	31 05       	cpc	r19, r1
 cfa:	10 f4       	brcc	.+4      	; 0xd00 <__fmt_x+0x174>
 cfc:	0e 94 b9 12 	call	0x2572	; 0x2572 <toupper>
 d00:	f1 01       	movw	r30, r2
 d02:	ec 0d       	add	r30, r12
 d04:	fd 1d       	adc	r31, r13
 d06:	80 83       	st	Z, r24
 d08:	2b 81       	ldd	r18, Y+3	; 0x03
 d0a:	3c 81       	ldd	r19, Y+4	; 0x04
 d0c:	21 50       	subi	r18, 0x01	; 1
 d0e:	31 09       	sbc	r19, r1
 d10:	3c 83       	std	Y+4, r19	; 0x04
 d12:	2b 83       	std	Y+3, r18	; 0x03
 d14:	92 01       	movw	r18, r4
 d16:	a3 01       	movw	r20, r6
 d18:	b4 01       	movw	r22, r8
 d1a:	c5 01       	movw	r24, r10
 d1c:	04 e0       	ldi	r16, 0x04	; 4
 d1e:	0e 94 31 11 	call	0x2262	; 0x2262 <__lshrdi3>
 d22:	29 01       	movw	r4, r18
 d24:	3a 01       	movw	r6, r20
 d26:	4b 01       	movw	r8, r22
 d28:	5c 01       	movw	r10, r24
 d2a:	be cf       	rjmp	.-132    	; 0xca8 <__fmt_x+0x11c>
 d2c:	8d 85       	ldd	r24, Y+13	; 0x0d
 d2e:	9e 85       	ldd	r25, Y+14	; 0x0e
 d30:	ab 81       	ldd	r26, Y+3	; 0x03
 d32:	bc 81       	ldd	r27, Y+4	; 0x04
 d34:	8a 0f       	add	r24, r26
 d36:	9b 1f       	adc	r25, r27
 d38:	18 16       	cp	r1, r24
 d3a:	19 06       	cpc	r1, r25
 d3c:	3c f2       	brlt	.-114    	; 0xccc <__fmt_x+0x140>
 d3e:	1a 16       	cp	r1, r26
 d40:	1b 06       	cpc	r1, r27
 d42:	0c f0       	brlt	.+2      	; 0xd46 <__fmt_x+0x1ba>
 d44:	b5 cf       	rjmp	.-150    	; 0xcb0 <__fmt_x+0x124>
 d46:	ef 85       	ldd	r30, Y+15	; 0x0f
 d48:	f8 89       	ldd	r31, Y+16	; 0x10
 d4a:	ef 2b       	or	r30, r31
 d4c:	09 f0       	breq	.+2      	; 0xd50 <__fmt_x+0x1c4>
 d4e:	be cf       	rjmp	.-132    	; 0xccc <__fmt_x+0x140>
 d50:	af cf       	rjmp	.-162    	; 0xcb0 <__fmt_x+0x124>
 d52:	ab 89       	ldd	r26, Y+19	; 0x13
 d54:	bc 89       	ldd	r27, Y+20	; 0x14
 d56:	2c 91       	ld	r18, X
 d58:	11 96       	adiw	r26, 0x01	; 1
 d5a:	3c 91       	ld	r19, X
 d5c:	11 97       	sbiw	r26, 0x01	; 1
 d5e:	12 96       	adiw	r26, 0x02	; 2
 d60:	4c 91       	ld	r20, X
 d62:	12 97       	sbiw	r26, 0x02	; 2
 d64:	13 96       	adiw	r26, 0x03	; 3
 d66:	5c 91       	ld	r21, X
 d68:	13 97       	sbiw	r26, 0x03	; 3
 d6a:	14 96       	adiw	r26, 0x04	; 4
 d6c:	6c 91       	ld	r22, X
 d6e:	14 97       	sbiw	r26, 0x04	; 4
 d70:	15 96       	adiw	r26, 0x05	; 5
 d72:	7c 91       	ld	r23, X
 d74:	15 97       	sbiw	r26, 0x05	; 5
 d76:	16 96       	adiw	r26, 0x06	; 6
 d78:	8c 91       	ld	r24, X
 d7a:	16 97       	sbiw	r26, 0x06	; 6
 d7c:	17 96       	adiw	r26, 0x07	; 7
 d7e:	9c 91       	ld	r25, X
 d80:	a0 e0       	ldi	r26, 0x00	; 0
 d82:	0e 94 8e 12 	call	0x251c	; 0x251c <__cmpdi2_s8>
 d86:	69 f0       	breq	.+26     	; 0xda2 <__fmt_x+0x216>
 d88:	f1 01       	movw	r30, r2
 d8a:	ec 0d       	add	r30, r12
 d8c:	fd 1d       	adc	r31, r13
 d8e:	31 97       	sbiw	r30, 0x01	; 1
 d90:	10 83       	st	Z, r17
 d92:	b2 e0       	ldi	r27, 0x02	; 2
 d94:	cb 1a       	sub	r12, r27
 d96:	d1 08       	sbc	r13, r1
 d98:	f1 01       	movw	r30, r2
 d9a:	ec 0d       	add	r30, r12
 d9c:	fd 1d       	adc	r31, r13
 d9e:	80 e3       	ldi	r24, 0x30	; 48
 da0:	80 83       	st	Z, r24
 da2:	eb 85       	ldd	r30, Y+11	; 0x0b
 da4:	fc 85       	ldd	r31, Y+12	; 0x0c
 da6:	ef 2b       	or	r30, r31
 da8:	41 f0       	breq	.+16     	; 0xdba <__fmt_x+0x22e>
 daa:	f1 e0       	ldi	r31, 0x01	; 1
 dac:	cf 1a       	sub	r12, r31
 dae:	d1 08       	sbc	r13, r1
 db0:	f1 01       	movw	r30, r2
 db2:	ec 0d       	add	r30, r12
 db4:	fd 1d       	adc	r31, r13
 db6:	80 e2       	ldi	r24, 0x20	; 32
 db8:	80 83       	st	Z, r24
 dba:	a9 81       	ldd	r26, Y+1	; 0x01
 dbc:	ba 81       	ldd	r27, Y+2	; 0x02
 dbe:	18 96       	adiw	r26, 0x08	; 8
 dc0:	2d 91       	ld	r18, X+
 dc2:	3c 91       	ld	r19, X
 dc4:	19 97       	sbiw	r26, 0x09	; 9
 dc6:	21 50       	subi	r18, 0x01	; 1
 dc8:	31 09       	sbc	r19, r1
 dca:	2c 19       	sub	r18, r12
 dcc:	3d 09       	sbc	r19, r13
 dce:	c2 0c       	add	r12, r2
 dd0:	d3 1c       	adc	r13, r3
 dd2:	a6 01       	movw	r20, r12
 dd4:	60 e8       	ldi	r22, 0x80	; 128
 dd6:	0d 81       	ldd	r16, Y+5	; 0x05
 dd8:	1e 81       	ldd	r17, Y+6	; 0x06
 dda:	8f 81       	ldd	r24, Y+7	; 0x07
 ddc:	98 85       	ldd	r25, Y+8	; 0x08
 dde:	0e 94 ee 09 	call	0x13dc	; 0x13dc <__pad>
 de2:	9c 01       	movw	r18, r24
 de4:	ef 81       	ldd	r30, Y+7	; 0x07
 de6:	f8 85       	ldd	r31, Y+8	; 0x08
 de8:	80 81       	ld	r24, Z
 dea:	91 81       	ldd	r25, Z+1	; 0x01
 dec:	90 ff       	sbrs	r25, 0
 dee:	09 c0       	rjmp	.+18     	; 0xe02 <__fmt_x+0x276>
 df0:	a9 81       	ldd	r26, Y+1	; 0x01
 df2:	ba 81       	ldd	r27, Y+2	; 0x02
 df4:	12 96       	adiw	r26, 0x02	; 2
 df6:	8d 91       	ld	r24, X+
 df8:	9c 91       	ld	r25, X
 dfa:	13 97       	sbiw	r26, 0x03	; 3
 dfc:	82 17       	cp	r24, r18
 dfe:	93 07       	cpc	r25, r19
 e00:	0c f4       	brge	.+2      	; 0xe04 <__fmt_x+0x278>
 e02:	c9 01       	movw	r24, r18
 e04:	64 96       	adiw	r28, 0x14	; 20
 e06:	e2 e1       	ldi	r30, 0x12	; 18
 e08:	0c 94 a0 11 	jmp	0x2340	; 0x2340 <__epilogue_restores__>

Disassembly of section .text.__pop_float:

000021e2 <__pop_float>:
    21e2:	fa 01       	movw	r30, r20
    21e4:	60 38       	cpi	r22, 0x80	; 128
    21e6:	71 05       	cpc	r23, r1
    21e8:	cc f0       	brlt	.+50     	; 0x221c <__stack+0x1d>
    21ea:	62 38       	cpi	r22, 0x82	; 130
    21ec:	71 05       	cpc	r23, r1
    21ee:	1c f0       	brlt	.+6      	; 0x21f6 <__pop_float+0x14>
    21f0:	63 38       	cpi	r22, 0x83	; 131
    21f2:	71 05       	cpc	r23, r1
    21f4:	99 f4       	brne	.+38     	; 0x221c <__stack+0x1d>
    21f6:	a0 81       	ld	r26, Z
    21f8:	b1 81       	ldd	r27, Z+1	; 0x01
    21fa:	9d 01       	movw	r18, r26
    21fc:	2c 5f       	subi	r18, 0xFC	; 252
    21fe:	3f 4f       	sbci	r19, 0xFF	; 255
    2200:	31 83       	std	Z+1, r19	; 0x01
    2202:	20 83       	st	Z, r18
    2204:	4d 91       	ld	r20, X+
    2206:	5d 91       	ld	r21, X+
    2208:	6d 91       	ld	r22, X+
    220a:	7c 91       	ld	r23, X
    220c:	fc 01       	movw	r30, r24
    220e:	40 83       	st	Z, r20
    2210:	51 83       	std	Z+1, r21	; 0x01
    2212:	62 83       	std	Z+2, r22	; 0x02
    2214:	73 83       	std	Z+3, r23	; 0x03
    2216:	81 e0       	ldi	r24, 0x01	; 1
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	08 95       	ret
    221c:	80 e0       	ldi	r24, 0x00	; 0
    221e:	90 e0       	ldi	r25, 0x00	; 0
    2220:	08 95       	ret

Disassembly of section .text.__pop_int:

00001120 <__pop_int>:
    1120:	0f 93       	push	r16
    1122:	1f 93       	push	r17
    1124:	cf 93       	push	r28
    1126:	df 93       	push	r29
    1128:	fc 01       	movw	r30, r24
    112a:	d9 01       	movw	r26, r18
    112c:	68 38       	cpi	r22, 0x88	; 136
    112e:	71 05       	cpc	r23, r1
    1130:	31 f1       	breq	.+76     	; 0x117e <__pop_int+0x5e>
    1132:	94 f4       	brge	.+36     	; 0x1158 <__pop_int+0x38>
    1134:	61 38       	cpi	r22, 0x81	; 129
    1136:	71 05       	cpc	r23, r1
    1138:	b1 f1       	breq	.+108    	; 0x11a6 <__pop_int+0x86>
    113a:	2c f4       	brge	.+10     	; 0x1146 <__pop_int+0x26>
    113c:	60 38       	cpi	r22, 0x80	; 128
    113e:	71 05       	cpc	r23, r1
    1140:	09 f4       	brne	.+2      	; 0x1144 <__pop_int+0x24>
    1142:	78 c0       	rjmp	.+240    	; 0x1234 <__pop_int+0x114>
    1144:	9f c0       	rjmp	.+318    	; 0x1284 <__pop_int+0x164>
    1146:	62 38       	cpi	r22, 0x82	; 130
    1148:	71 05       	cpc	r23, r1
    114a:	09 f4       	brne	.+2      	; 0x114e <__pop_int+0x2e>
    114c:	59 c0       	rjmp	.+178    	; 0x1200 <__pop_int+0xe0>
    114e:	64 38       	cpi	r22, 0x84	; 132
    1150:	71 05       	cpc	r23, r1
    1152:	09 f4       	brne	.+2      	; 0x1156 <__pop_int+0x36>
    1154:	6f c0       	rjmp	.+222    	; 0x1234 <__pop_int+0x114>
    1156:	96 c0       	rjmp	.+300    	; 0x1284 <__pop_int+0x164>
    1158:	60 3a       	cpi	r22, 0xA0	; 160
    115a:	71 05       	cpc	r23, r1
    115c:	09 f4       	brne	.+2      	; 0x1160 <__pop_int+0x40>
    115e:	48 c0       	rjmp	.+144    	; 0x11f0 <__pop_int+0xd0>
    1160:	2c f4       	brge	.+10     	; 0x116c <__pop_int+0x4c>
    1162:	60 39       	cpi	r22, 0x90	; 144
    1164:	71 05       	cpc	r23, r1
    1166:	09 f4       	brne	.+2      	; 0x116a <__pop_int+0x4a>
    1168:	4b c0       	rjmp	.+150    	; 0x1200 <__pop_int+0xe0>
    116a:	8c c0       	rjmp	.+280    	; 0x1284 <__pop_int+0x164>
    116c:	60 3c       	cpi	r22, 0xC0	; 192
    116e:	71 05       	cpc	r23, r1
    1170:	09 f4       	brne	.+2      	; 0x1174 <__pop_int+0x54>
    1172:	76 c0       	rjmp	.+236    	; 0x1260 <__pop_int+0x140>
    1174:	60 3f       	cpi	r22, 0xF0	; 240
    1176:	71 05       	cpc	r23, r1
    1178:	09 f4       	brne	.+2      	; 0x117c <__pop_int+0x5c>
    117a:	72 c0       	rjmp	.+228    	; 0x1260 <__pop_int+0x140>
    117c:	83 c0       	rjmp	.+262    	; 0x1284 <__pop_int+0x164>
    117e:	cd 91       	ld	r28, X+
    1180:	dc 91       	ld	r29, X
    1182:	11 97       	sbiw	r26, 0x01	; 1
    1184:	ce 01       	movw	r24, r28
    1186:	02 96       	adiw	r24, 0x02	; 2
    1188:	8d 93       	st	X+, r24
    118a:	9c 93       	st	X, r25
    118c:	45 2b       	or	r20, r21
    118e:	39 f0       	breq	.+14     	; 0x119e <__pop_int+0x7e>
    1190:	98 81       	ld	r25, Y
    1192:	89 2f       	mov	r24, r25
    1194:	88 0f       	add	r24, r24
    1196:	88 0b       	sbc	r24, r24
    1198:	90 83       	st	Z, r25
    119a:	81 83       	std	Z+1, r24	; 0x01
    119c:	5b c0       	rjmp	.+182    	; 0x1254 <__pop_int+0x134>
    119e:	88 81       	ld	r24, Y
    11a0:	80 83       	st	Z, r24
    11a2:	11 82       	std	Z+1, r1	; 0x01
    11a4:	68 c0       	rjmp	.+208    	; 0x1276 <__pop_int+0x156>
    11a6:	cd 91       	ld	r28, X+
    11a8:	dc 91       	ld	r29, X
    11aa:	11 97       	sbiw	r26, 0x01	; 1
    11ac:	ce 01       	movw	r24, r28
    11ae:	04 96       	adiw	r24, 0x04	; 4
    11b0:	8d 93       	st	X+, r24
    11b2:	9c 93       	st	X, r25
    11b4:	45 2b       	or	r20, r21
    11b6:	99 f0       	breq	.+38     	; 0x11de <__pop_int+0xbe>
    11b8:	88 81       	ld	r24, Y
    11ba:	99 81       	ldd	r25, Y+1	; 0x01
    11bc:	aa 81       	ldd	r26, Y+2	; 0x02
    11be:	bb 81       	ldd	r27, Y+3	; 0x03
    11c0:	ac 01       	movw	r20, r24
    11c2:	bd 01       	movw	r22, r26
    11c4:	77 0f       	add	r23, r23
    11c6:	44 0b       	sbc	r20, r20
    11c8:	54 2f       	mov	r21, r20
    11ca:	ba 01       	movw	r22, r20
    11cc:	80 83       	st	Z, r24
    11ce:	91 83       	std	Z+1, r25	; 0x01
    11d0:	a2 83       	std	Z+2, r26	; 0x02
    11d2:	b3 83       	std	Z+3, r27	; 0x03
    11d4:	44 83       	std	Z+4, r20	; 0x04
    11d6:	45 83       	std	Z+5, r20	; 0x05
    11d8:	46 83       	std	Z+6, r20	; 0x06
    11da:	47 83       	std	Z+7, r20	; 0x07
    11dc:	28 c0       	rjmp	.+80     	; 0x122e <__pop_int+0x10e>
    11de:	08 81       	ld	r16, Y
    11e0:	19 81       	ldd	r17, Y+1	; 0x01
    11e2:	2a 81       	ldd	r18, Y+2	; 0x02
    11e4:	3b 81       	ldd	r19, Y+3	; 0x03
    11e6:	00 83       	st	Z, r16
    11e8:	11 83       	std	Z+1, r17	; 0x01
    11ea:	22 83       	std	Z+2, r18	; 0x02
    11ec:	33 83       	std	Z+3, r19	; 0x03
    11ee:	45 c0       	rjmp	.+138    	; 0x127a <__pop_int+0x15a>
    11f0:	cd 91       	ld	r28, X+
    11f2:	dc 91       	ld	r29, X
    11f4:	11 97       	sbiw	r26, 0x01	; 1
    11f6:	ce 01       	movw	r24, r28
    11f8:	02 96       	adiw	r24, 0x02	; 2
    11fa:	8d 93       	st	X+, r24
    11fc:	9c 93       	st	X, r25
    11fe:	23 c0       	rjmp	.+70     	; 0x1246 <__pop_int+0x126>
    1200:	cd 91       	ld	r28, X+
    1202:	dc 91       	ld	r29, X
    1204:	11 97       	sbiw	r26, 0x01	; 1
    1206:	ce 01       	movw	r24, r28
    1208:	08 96       	adiw	r24, 0x08	; 8
    120a:	8d 93       	st	X+, r24
    120c:	9c 93       	st	X, r25
    120e:	78 81       	ld	r23, Y
    1210:	69 81       	ldd	r22, Y+1	; 0x01
    1212:	5a 81       	ldd	r21, Y+2	; 0x02
    1214:	4b 81       	ldd	r20, Y+3	; 0x03
    1216:	3c 81       	ldd	r19, Y+4	; 0x04
    1218:	2d 81       	ldd	r18, Y+5	; 0x05
    121a:	9e 81       	ldd	r25, Y+6	; 0x06
    121c:	8f 81       	ldd	r24, Y+7	; 0x07
    121e:	70 83       	st	Z, r23
    1220:	61 83       	std	Z+1, r22	; 0x01
    1222:	52 83       	std	Z+2, r21	; 0x02
    1224:	43 83       	std	Z+3, r20	; 0x03
    1226:	34 83       	std	Z+4, r19	; 0x04
    1228:	25 83       	std	Z+5, r18	; 0x05
    122a:	96 83       	std	Z+6, r25	; 0x06
    122c:	87 83       	std	Z+7, r24	; 0x07
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	90 e0       	ldi	r25, 0x00	; 0
    1232:	2a c0       	rjmp	.+84     	; 0x1288 <__pop_int+0x168>
    1234:	cd 91       	ld	r28, X+
    1236:	dc 91       	ld	r29, X
    1238:	11 97       	sbiw	r26, 0x01	; 1
    123a:	ce 01       	movw	r24, r28
    123c:	02 96       	adiw	r24, 0x02	; 2
    123e:	8d 93       	st	X+, r24
    1240:	9c 93       	st	X, r25
    1242:	45 2b       	or	r20, r21
    1244:	a1 f0       	breq	.+40     	; 0x126e <__pop_int+0x14e>
    1246:	99 81       	ldd	r25, Y+1	; 0x01
    1248:	28 81       	ld	r18, Y
    124a:	89 2f       	mov	r24, r25
    124c:	88 0f       	add	r24, r24
    124e:	88 0b       	sbc	r24, r24
    1250:	20 83       	st	Z, r18
    1252:	91 83       	std	Z+1, r25	; 0x01
    1254:	82 83       	std	Z+2, r24	; 0x02
    1256:	83 83       	std	Z+3, r24	; 0x03
    1258:	84 83       	std	Z+4, r24	; 0x04
    125a:	85 83       	std	Z+5, r24	; 0x05
    125c:	86 83       	std	Z+6, r24	; 0x06
    125e:	e6 cf       	rjmp	.-52     	; 0x122c <__pop_int+0x10c>
    1260:	cd 91       	ld	r28, X+
    1262:	dc 91       	ld	r29, X
    1264:	11 97       	sbiw	r26, 0x01	; 1
    1266:	ce 01       	movw	r24, r28
    1268:	02 96       	adiw	r24, 0x02	; 2
    126a:	8d 93       	st	X+, r24
    126c:	9c 93       	st	X, r25
    126e:	08 81       	ld	r16, Y
    1270:	19 81       	ldd	r17, Y+1	; 0x01
    1272:	00 83       	st	Z, r16
    1274:	11 83       	std	Z+1, r17	; 0x01
    1276:	12 82       	std	Z+2, r1	; 0x02
    1278:	13 82       	std	Z+3, r1	; 0x03
    127a:	14 82       	std	Z+4, r1	; 0x04
    127c:	15 82       	std	Z+5, r1	; 0x05
    127e:	16 82       	std	Z+6, r1	; 0x06
    1280:	17 82       	std	Z+7, r1	; 0x07
    1282:	d5 cf       	rjmp	.-86     	; 0x122e <__pop_int+0x10e>
    1284:	80 e0       	ldi	r24, 0x00	; 0
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	df 91       	pop	r29
    128a:	cf 91       	pop	r28
    128c:	1f 91       	pop	r17
    128e:	0f 91       	pop	r16
    1290:	08 95       	ret

Disassembly of section .text.__pop_ptr:

000014ea <__pop_ptr>:
    14ea:	cf 93       	push	r28
    14ec:	df 93       	push	r29
    14ee:	dc 01       	movw	r26, r24
    14f0:	f9 01       	movw	r30, r18
    14f2:	64 38       	cpi	r22, 0x84	; 132
    14f4:	71 05       	cpc	r23, r1
    14f6:	d9 f1       	breq	.+118    	; 0x156e <__pop_ptr+0x84>
    14f8:	64 f4       	brge	.+24     	; 0x1512 <__pop_ptr+0x28>
    14fa:	61 38       	cpi	r22, 0x81	; 129
    14fc:	71 05       	cpc	r23, r1
    14fe:	21 f1       	breq	.+72     	; 0x1548 <__pop_ptr+0x5e>
    1500:	62 38       	cpi	r22, 0x82	; 130
    1502:	71 05       	cpc	r23, r1
    1504:	09 f4       	brne	.+2      	; 0x1508 <__pop_ptr+0x1e>
    1506:	40 c0       	rjmp	.+128    	; 0x1588 <__pop_ptr+0x9e>
    1508:	60 38       	cpi	r22, 0x80	; 128
    150a:	71 05       	cpc	r23, r1
    150c:	09 f0       	breq	.+2      	; 0x1510 <__pop_ptr+0x26>
    150e:	54 c0       	rjmp	.+168    	; 0x15b8 <__pop_ptr+0xce>
    1510:	2e c0       	rjmp	.+92     	; 0x156e <__pop_ptr+0x84>
    1512:	60 39       	cpi	r22, 0x90	; 144
    1514:	71 05       	cpc	r23, r1
    1516:	c1 f1       	breq	.+112    	; 0x1588 <__pop_ptr+0x9e>
    1518:	84 f4       	brge	.+32     	; 0x153a <__pop_ptr+0x50>
    151a:	68 38       	cpi	r22, 0x88	; 136
    151c:	71 05       	cpc	r23, r1
    151e:	09 f0       	breq	.+2      	; 0x1522 <__pop_ptr+0x38>
    1520:	4b c0       	rjmp	.+150    	; 0x15b8 <__pop_ptr+0xce>
    1522:	c0 81       	ld	r28, Z
    1524:	d1 81       	ldd	r29, Z+1	; 0x01
    1526:	ce 01       	movw	r24, r28
    1528:	02 96       	adiw	r24, 0x02	; 2
    152a:	91 83       	std	Z+1, r25	; 0x01
    152c:	80 83       	st	Z, r24
    152e:	e8 81       	ld	r30, Y
    1530:	f9 81       	ldd	r31, Y+1	; 0x01
    1532:	ed 93       	st	X+, r30
    1534:	fc 93       	st	X, r31
    1536:	40 83       	st	Z, r20
    1538:	3c c0       	rjmp	.+120    	; 0x15b2 <__pop_ptr+0xc8>
    153a:	60 3a       	cpi	r22, 0xA0	; 160
    153c:	71 05       	cpc	r23, r1
    153e:	b9 f0       	breq	.+46     	; 0x156e <__pop_ptr+0x84>
    1540:	60 3c       	cpi	r22, 0xC0	; 192
    1542:	71 05       	cpc	r23, r1
    1544:	a1 f0       	breq	.+40     	; 0x156e <__pop_ptr+0x84>
    1546:	38 c0       	rjmp	.+112    	; 0x15b8 <__pop_ptr+0xce>
    1548:	c0 81       	ld	r28, Z
    154a:	d1 81       	ldd	r29, Z+1	; 0x01
    154c:	ce 01       	movw	r24, r28
    154e:	02 96       	adiw	r24, 0x02	; 2
    1550:	91 83       	std	Z+1, r25	; 0x01
    1552:	80 83       	st	Z, r24
    1554:	e8 81       	ld	r30, Y
    1556:	f9 81       	ldd	r31, Y+1	; 0x01
    1558:	ed 93       	st	X+, r30
    155a:	fc 93       	st	X, r31
    155c:	05 2e       	mov	r0, r21
    155e:	00 0c       	add	r0, r0
    1560:	66 0b       	sbc	r22, r22
    1562:	77 0b       	sbc	r23, r23
    1564:	40 83       	st	Z, r20
    1566:	51 83       	std	Z+1, r21	; 0x01
    1568:	62 83       	std	Z+2, r22	; 0x02
    156a:	73 83       	std	Z+3, r23	; 0x03
    156c:	22 c0       	rjmp	.+68     	; 0x15b2 <__pop_ptr+0xc8>
    156e:	c0 81       	ld	r28, Z
    1570:	d1 81       	ldd	r29, Z+1	; 0x01
    1572:	ce 01       	movw	r24, r28
    1574:	02 96       	adiw	r24, 0x02	; 2
    1576:	91 83       	std	Z+1, r25	; 0x01
    1578:	80 83       	st	Z, r24
    157a:	e8 81       	ld	r30, Y
    157c:	f9 81       	ldd	r31, Y+1	; 0x01
    157e:	ed 93       	st	X+, r30
    1580:	fc 93       	st	X, r31
    1582:	51 83       	std	Z+1, r21	; 0x01
    1584:	40 83       	st	Z, r20
    1586:	15 c0       	rjmp	.+42     	; 0x15b2 <__pop_ptr+0xc8>
    1588:	c0 81       	ld	r28, Z
    158a:	d1 81       	ldd	r29, Z+1	; 0x01
    158c:	ce 01       	movw	r24, r28
    158e:	02 96       	adiw	r24, 0x02	; 2
    1590:	91 83       	std	Z+1, r25	; 0x01
    1592:	80 83       	st	Z, r24
    1594:	e8 81       	ld	r30, Y
    1596:	f9 81       	ldd	r31, Y+1	; 0x01
    1598:	ed 93       	st	X+, r30
    159a:	fc 93       	st	X, r31
    159c:	51 83       	std	Z+1, r21	; 0x01
    159e:	40 83       	st	Z, r20
    15a0:	85 2f       	mov	r24, r21
    15a2:	88 0f       	add	r24, r24
    15a4:	88 0b       	sbc	r24, r24
    15a6:	82 83       	std	Z+2, r24	; 0x02
    15a8:	83 83       	std	Z+3, r24	; 0x03
    15aa:	84 83       	std	Z+4, r24	; 0x04
    15ac:	85 83       	std	Z+5, r24	; 0x05
    15ae:	86 83       	std	Z+6, r24	; 0x06
    15b0:	87 83       	std	Z+7, r24	; 0x07
    15b2:	81 e0       	ldi	r24, 0x01	; 1
    15b4:	90 e0       	ldi	r25, 0x00	; 0
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <__pop_ptr+0xd2>
    15b8:	80 e0       	ldi	r24, 0x00	; 0
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	df 91       	pop	r29
    15be:	cf 91       	pop	r28
    15c0:	08 95       	ret

Disassembly of section .text.atoi:

00001cdc <atoi>:
    1cdc:	cf 93       	push	r28
    1cde:	9b 01       	movw	r18, r22
    1ce0:	48 2f       	mov	r20, r24
    1ce2:	f9 01       	movw	r30, r18
    1ce4:	54 2f       	mov	r21, r20
    1ce6:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    1cea:	60 32       	cpi	r22, 0x20	; 32
    1cec:	b9 f1       	breq	.+110    	; 0x1d5c <atoi+0x80>
    1cee:	86 2f       	mov	r24, r22
    1cf0:	06 2e       	mov	r0, r22
    1cf2:	00 0c       	add	r0, r0
    1cf4:	99 0b       	sbc	r25, r25
    1cf6:	09 97       	sbiw	r24, 0x09	; 9
    1cf8:	05 97       	sbiw	r24, 0x05	; 5
    1cfa:	80 f1       	brcs	.+96     	; 0x1d5c <atoi+0x80>
    1cfc:	6b 32       	cpi	r22, 0x2B	; 43
    1cfe:	49 f5       	brne	.+82     	; 0x1d52 <atoi+0x76>
    1d00:	a0 e0       	ldi	r26, 0x00	; 0
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	2f 5f       	subi	r18, 0xFF	; 255
    1d06:	3f 4f       	sbci	r19, 0xFF	; 255
    1d08:	4f 4f       	sbci	r20, 0xFF	; 255
    1d0a:	02 c0       	rjmp	.+4      	; 0x1d10 <atoi+0x34>
    1d0c:	a0 e0       	ldi	r26, 0x00	; 0
    1d0e:	b0 e0       	ldi	r27, 0x00	; 0
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	ca e0       	ldi	r28, 0x0A	; 10
    1d16:	f9 01       	movw	r30, r18
    1d18:	54 2f       	mov	r21, r20
    1d1a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    1d1e:	06 2e       	mov	r0, r22
    1d20:	00 0c       	add	r0, r0
    1d22:	77 0b       	sbc	r23, r23
    1d24:	60 53       	subi	r22, 0x30	; 48
    1d26:	71 09       	sbc	r23, r1
    1d28:	6a 30       	cpi	r22, 0x0A	; 10
    1d2a:	71 05       	cpc	r23, r1
    1d2c:	60 f4       	brcc	.+24     	; 0x1d46 <atoi+0x6a>
    1d2e:	c8 9f       	mul	r28, r24
    1d30:	f0 01       	movw	r30, r0
    1d32:	c9 9f       	mul	r28, r25
    1d34:	f0 0d       	add	r31, r0
    1d36:	11 24       	eor	r1, r1
    1d38:	2f 5f       	subi	r18, 0xFF	; 255
    1d3a:	3f 4f       	sbci	r19, 0xFF	; 255
    1d3c:	4f 4f       	sbci	r20, 0xFF	; 255
    1d3e:	cf 01       	movw	r24, r30
    1d40:	86 1b       	sub	r24, r22
    1d42:	97 0b       	sbc	r25, r23
    1d44:	e8 cf       	rjmp	.-48     	; 0x1d16 <atoi+0x3a>
    1d46:	ab 2b       	or	r26, r27
    1d48:	69 f4       	brne	.+26     	; 0x1d64 <atoi+0x88>
    1d4a:	91 95       	neg	r25
    1d4c:	81 95       	neg	r24
    1d4e:	91 09       	sbc	r25, r1
    1d50:	09 c0       	rjmp	.+18     	; 0x1d64 <atoi+0x88>
    1d52:	6d 32       	cpi	r22, 0x2D	; 45
    1d54:	d9 f6       	brne	.-74     	; 0x1d0c <atoi+0x30>
    1d56:	a1 e0       	ldi	r26, 0x01	; 1
    1d58:	b0 e0       	ldi	r27, 0x00	; 0
    1d5a:	d4 cf       	rjmp	.-88     	; 0x1d04 <atoi+0x28>
    1d5c:	2f 5f       	subi	r18, 0xFF	; 255
    1d5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1d60:	4f 4f       	sbci	r20, 0xFF	; 255
    1d62:	bf cf       	rjmp	.-130    	; 0x1ce2 <atoi+0x6>
    1d64:	cf 91       	pop	r28
    1d66:	08 95       	ret

Disassembly of section .text.memset:

00002560 <memset>:
    2560:	fc 01       	movw	r30, r24
    2562:	48 0f       	add	r20, r24
    2564:	59 1f       	adc	r21, r25
    2566:	e4 17       	cp	r30, r20
    2568:	f5 07       	cpc	r31, r21
    256a:	11 f0       	breq	.+4      	; 0x2570 <memset+0x10>
    256c:	61 93       	st	Z+, r22
    256e:	fb cf       	rjmp	.-10     	; 0x2566 <memset+0x6>
    2570:	08 95       	ret

Disassembly of section .text.strcmp:

0000211c <strcmp>:
    211c:	cf 92       	push	r12
    211e:	df 92       	push	r13
    2120:	ef 92       	push	r14
    2122:	6b 01       	movw	r12, r22
    2124:	e8 2e       	mov	r14, r24
    2126:	f6 01       	movw	r30, r12
    2128:	5e 2d       	mov	r21, r14
    212a:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    212e:	86 2f       	mov	r24, r22
    2130:	f9 01       	movw	r30, r18
    2132:	54 2f       	mov	r21, r20
    2134:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    2138:	86 13       	cpse	r24, r22
    213a:	0b c0       	rjmp	.+22     	; 0x2152 <strcmp+0x36>
    213c:	88 23       	and	r24, r24
    213e:	41 f0       	breq	.+16     	; 0x2150 <strcmp+0x34>
    2140:	8f ef       	ldi	r24, 0xFF	; 255
    2142:	c8 1a       	sub	r12, r24
    2144:	d8 0a       	sbc	r13, r24
    2146:	e8 0a       	sbc	r14, r24
    2148:	2f 5f       	subi	r18, 0xFF	; 255
    214a:	3f 4f       	sbci	r19, 0xFF	; 255
    214c:	4f 4f       	sbci	r20, 0xFF	; 255
    214e:	eb cf       	rjmp	.-42     	; 0x2126 <strcmp+0xa>
    2150:	68 2f       	mov	r22, r24
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	86 1b       	sub	r24, r22
    2156:	91 09       	sbc	r25, r1
    2158:	ef 90       	pop	r14
    215a:	df 90       	pop	r13
    215c:	cf 90       	pop	r12
    215e:	08 95       	ret

Disassembly of section .text.strlen:

00002466 <strlen>:
    2466:	9b 01       	movw	r18, r22
    2468:	48 2f       	mov	r20, r24
    246a:	a8 2f       	mov	r26, r24
    246c:	cb 01       	movw	r24, r22
    246e:	fc 01       	movw	r30, r24
    2470:	5a 2f       	mov	r21, r26
    2472:	0e 94 e6 12 	call	0x25cc	; 0x25cc <__xload_1>
    2476:	66 23       	and	r22, r22
    2478:	19 f0       	breq	.+6      	; 0x2480 <strlen+0x1a>
    247a:	01 96       	adiw	r24, 0x01	; 1
    247c:	a1 1d       	adc	r26, r1
    247e:	f7 cf       	rjmp	.-18     	; 0x246e <strlen+0x8>
    2480:	64 2f       	mov	r22, r20
    2482:	a9 01       	movw	r20, r18
    2484:	84 1b       	sub	r24, r20
    2486:	95 0b       	sbc	r25, r21
    2488:	08 95       	ret

Disassembly of section .text.tolower:

00002584 <tolower>:
    2584:	9c 01       	movw	r18, r24
    2586:	21 54       	subi	r18, 0x41	; 65
    2588:	31 09       	sbc	r19, r1
    258a:	2a 31       	cpi	r18, 0x1A	; 26
    258c:	31 05       	cpc	r19, r1
    258e:	08 f4       	brcc	.+2      	; 0x2592 <tolower+0xe>
    2590:	80 62       	ori	r24, 0x20	; 32
    2592:	08 95       	ret

Disassembly of section .text.toupper:

00002572 <toupper>:
    2572:	9c 01       	movw	r18, r24
    2574:	21 56       	subi	r18, 0x61	; 97
    2576:	31 09       	sbc	r19, r1
    2578:	2a 31       	cpi	r18, 0x1A	; 26
    257a:	31 05       	cpc	r19, r1
    257c:	10 f4       	brcc	.+4      	; 0x2582 <toupper+0x10>
    257e:	8f 75       	andi	r24, 0x5F	; 95
    2580:	99 27       	eor	r25, r25
    2582:	08 95       	ret

Disassembly of section .text._Exit:

000025e4 <_Exit>:
    25e4:	0e 94 b1 00 	call	0x162	; 0x162 <_exit>

Disassembly of section .text.__vsprintf:

00002504 <__vsprintf>:
    2504:	0f 93       	push	r16
    2506:	1f 93       	push	r17
    2508:	89 01       	movw	r16, r18
    250a:	9a 01       	movw	r18, r20
    250c:	46 2f       	mov	r20, r22
    250e:	6f ef       	ldi	r22, 0xFF	; 255
    2510:	7f e7       	ldi	r23, 0x7F	; 127
    2512:	0e 94 5a 0c 	call	0x18b4	; 0x18b4 <__vsnprintf>
    2516:	1f 91       	pop	r17
    2518:	0f 91       	pop	r16
    251a:	08 95       	ret

Disassembly of section .text.__vsnprintf:

000018b4 <__vsnprintf>:
    18b4:	6f 92       	push	r6
    18b6:	7f 92       	push	r7
    18b8:	8f 92       	push	r8
    18ba:	ef 92       	push	r14
    18bc:	ff 92       	push	r15
    18be:	0f 93       	push	r16
    18c0:	1f 93       	push	r17
    18c2:	cf 93       	push	r28
    18c4:	df 93       	push	r29
    18c6:	cd b7       	in	r28, 0x3d	; 61
    18c8:	de b7       	in	r29, 0x3e	; 62
    18ca:	61 97       	sbiw	r28, 0x11	; 17
    18cc:	0f b6       	in	r0, 0x3f	; 63
    18ce:	f8 94       	cli
    18d0:	de bf       	out	0x3e, r29	; 62
    18d2:	0f be       	out	0x3f, r0	; 63
    18d4:	cd bf       	out	0x3d, r28	; 61
    18d6:	fe 01       	movw	r30, r28
    18d8:	31 96       	adiw	r30, 0x01	; 1
    18da:	51 e1       	ldi	r21, 0x11	; 17
    18dc:	df 01       	movw	r26, r30
    18de:	1d 92       	st	X+, r1
    18e0:	5a 95       	dec	r21
    18e2:	e9 f7       	brne	.-6      	; 0x18de <__vsnprintf+0x2a>
    18e4:	a2 e0       	ldi	r26, 0x02	; 2
    18e6:	b1 e0       	ldi	r27, 0x01	; 1
    18e8:	ba 83       	std	Y+2, r27	; 0x02
    18ea:	a9 83       	std	Y+1, r26	; 0x01
    18ec:	9c 83       	std	Y+4, r25	; 0x04
    18ee:	8b 83       	std	Y+3, r24	; 0x03
    18f0:	77 ff       	sbrs	r23, 7
    18f2:	09 c0       	rjmp	.+18     	; 0x1906 <__vsnprintf+0x52>
    18f4:	8f e4       	ldi	r24, 0x4F	; 79
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	90 93 29 04 	sts	0x0429, r25	; 0x800429 <__errno_val+0x1>
    18fc:	80 93 28 04 	sts	0x0428, r24	; 0x800428 <__errno_val>
    1900:	8f ef       	ldi	r24, 0xFF	; 255
    1902:	9f ef       	ldi	r25, 0xFF	; 255
    1904:	19 c0       	rjmp	.+50     	; 0x1938 <__vsnprintf+0x84>
    1906:	39 01       	movw	r6, r18
    1908:	84 2e       	mov	r8, r20
    190a:	7c 01       	movw	r14, r24
    190c:	61 50       	subi	r22, 0x01	; 1
    190e:	71 09       	sbc	r23, r1
    1910:	7f 83       	std	Y+7, r23	; 0x07
    1912:	6e 83       	std	Y+6, r22	; 0x06
    1914:	98 01       	movw	r18, r16
    1916:	68 2d       	mov	r22, r8
    1918:	a3 01       	movw	r20, r6
    191a:	cf 01       	movw	r24, r30
    191c:	0e 94 bb 11 	call	0x2376	; 0x2376 <__vfprintf>
    1920:	48 85       	ldd	r20, Y+8	; 0x08
    1922:	59 85       	ldd	r21, Y+9	; 0x09
    1924:	2e 81       	ldd	r18, Y+6	; 0x06
    1926:	3f 81       	ldd	r19, Y+7	; 0x07
    1928:	42 17       	cp	r20, r18
    192a:	53 07       	cpc	r21, r19
    192c:	08 f4       	brcc	.+2      	; 0x1930 <__vsnprintf+0x7c>
    192e:	9a 01       	movw	r18, r20
    1930:	f7 01       	movw	r30, r14
    1932:	e2 0f       	add	r30, r18
    1934:	f3 1f       	adc	r31, r19
    1936:	10 82       	st	Z, r1
    1938:	61 96       	adiw	r28, 0x11	; 17
    193a:	0f b6       	in	r0, 0x3f	; 63
    193c:	f8 94       	cli
    193e:	de bf       	out	0x3e, r29	; 62
    1940:	0f be       	out	0x3f, r0	; 63
    1942:	cd bf       	out	0x3d, r28	; 61
    1944:	df 91       	pop	r29
    1946:	cf 91       	pop	r28
    1948:	1f 91       	pop	r17
    194a:	0f 91       	pop	r16
    194c:	ff 90       	pop	r15
    194e:	ef 90       	pop	r14
    1950:	8f 90       	pop	r8
    1952:	7f 90       	pop	r7
    1954:	6f 90       	pop	r6
    1956:	08 95       	ret

Disassembly of section .text.__vfprintf:

00002376 <__vfprintf>:
    2376:	a2 e0       	ldi	r26, 0x02	; 2
    2378:	b0 e0       	ldi	r27, 0x00	; 0
    237a:	e1 ec       	ldi	r30, 0xC1	; 193
    237c:	f1 e1       	ldi	r31, 0x11	; 17
    237e:	0c 94 77 11 	jmp	0x22ee	; 0x22ee <__prologue_saves__+0x1c>
    2382:	8c 01       	movw	r16, r24
    2384:	3a 83       	std	Y+2, r19	; 0x02
    2386:	29 83       	std	Y+1, r18	; 0x01
    2388:	9e 01       	movw	r18, r28
    238a:	2f 5f       	subi	r18, 0xFF	; 255
    238c:	3f 4f       	sbci	r19, 0xFF	; 255
    238e:	0e 94 ad 01 	call	0x35a	; 0x35a <__printf_core>
    2392:	f8 01       	movw	r30, r16
    2394:	20 81       	ld	r18, Z
    2396:	24 ff       	sbrs	r18, 4
    2398:	02 c0       	rjmp	.+4      	; 0x239e <__vfprintf+0x28>
    239a:	8f ef       	ldi	r24, 0xFF	; 255
    239c:	9f ef       	ldi	r25, 0xFF	; 255
    239e:	22 96       	adiw	r28, 0x02	; 2
    23a0:	e4 e0       	ldi	r30, 0x04	; 4
    23a2:	0c 94 ae 11 	jmp	0x235c	; 0x235c <__epilogue_restores__+0x1c>

Disassembly of section .text.libgcc.div:

000024cc <__umoddi3>:
    24cc:	68 94       	set
    24ce:	01 c0       	rjmp	.+2      	; 0x24d2 <__udivdi3_umoddi3>

000024d0 <__udivdi3>:
    24d0:	e8 94       	clt

000024d2 <__udivdi3_umoddi3>:
    24d2:	8f 92       	push	r8
    24d4:	9f 92       	push	r9
    24d6:	cf 93       	push	r28
    24d8:	df 93       	push	r29
    24da:	0e 94 ac 0c 	call	0x1958	; 0x1958 <__udivmod64>
    24de:	df 91       	pop	r29
    24e0:	cf 91       	pop	r28
    24e2:	9f 90       	pop	r9
    24e4:	8f 90       	pop	r8
    24e6:	08 95       	ret

Disassembly of section .text.libgcc.div:

00001958 <__udivmod64>:
    1958:	88 24       	eor	r8, r8
    195a:	99 24       	eor	r9, r9
    195c:	f4 01       	movw	r30, r8
    195e:	e4 01       	movw	r28, r8
    1960:	b0 e4       	ldi	r27, 0x40	; 64
    1962:	9f 93       	push	r25
    1964:	aa 27       	eor	r26, r26
    1966:	9a 15       	cp	r25, r10
    1968:	8b 04       	cpc	r8, r11
    196a:	9c 04       	cpc	r9, r12
    196c:	ed 05       	cpc	r30, r13
    196e:	fe 05       	cpc	r31, r14
    1970:	cf 05       	cpc	r28, r15
    1972:	d0 07       	cpc	r29, r16
    1974:	a1 07       	cpc	r26, r17
    1976:	98 f4       	brcc	.+38     	; 0x199e <__udivmod64+0x46>
    1978:	ad 2f       	mov	r26, r29
    197a:	dc 2f       	mov	r29, r28
    197c:	cf 2f       	mov	r28, r31
    197e:	fe 2f       	mov	r31, r30
    1980:	e9 2d       	mov	r30, r9
    1982:	98 2c       	mov	r9, r8
    1984:	89 2e       	mov	r8, r25
    1986:	98 2f       	mov	r25, r24
    1988:	87 2f       	mov	r24, r23
    198a:	76 2f       	mov	r23, r22
    198c:	65 2f       	mov	r22, r21
    198e:	54 2f       	mov	r21, r20
    1990:	43 2f       	mov	r20, r19
    1992:	32 2f       	mov	r19, r18
    1994:	22 27       	eor	r18, r18
    1996:	b8 50       	subi	r27, 0x08	; 8
    1998:	31 f7       	brne	.-52     	; 0x1966 <__udivmod64+0xe>
    199a:	bf 91       	pop	r27
    199c:	27 c0       	rjmp	.+78     	; 0x19ec <__udivmod64+0x94>
    199e:	1b 2e       	mov	r1, r27
    19a0:	bf 91       	pop	r27
    19a2:	bb 27       	eor	r27, r27
    19a4:	22 0f       	add	r18, r18
    19a6:	33 1f       	adc	r19, r19
    19a8:	44 1f       	adc	r20, r20
    19aa:	55 1f       	adc	r21, r21
    19ac:	66 1f       	adc	r22, r22
    19ae:	77 1f       	adc	r23, r23
    19b0:	88 1f       	adc	r24, r24
    19b2:	99 1f       	adc	r25, r25
    19b4:	88 1c       	adc	r8, r8
    19b6:	99 1c       	adc	r9, r9
    19b8:	ee 1f       	adc	r30, r30
    19ba:	ff 1f       	adc	r31, r31
    19bc:	cc 1f       	adc	r28, r28
    19be:	dd 1f       	adc	r29, r29
    19c0:	aa 1f       	adc	r26, r26
    19c2:	bb 1f       	adc	r27, r27
    19c4:	8a 14       	cp	r8, r10
    19c6:	9b 04       	cpc	r9, r11
    19c8:	ec 05       	cpc	r30, r12
    19ca:	fd 05       	cpc	r31, r13
    19cc:	ce 05       	cpc	r28, r14
    19ce:	df 05       	cpc	r29, r15
    19d0:	a0 07       	cpc	r26, r16
    19d2:	b1 07       	cpc	r27, r17
    19d4:	48 f0       	brcs	.+18     	; 0x19e8 <__udivmod64+0x90>
    19d6:	8a 18       	sub	r8, r10
    19d8:	9b 08       	sbc	r9, r11
    19da:	ec 09       	sbc	r30, r12
    19dc:	fd 09       	sbc	r31, r13
    19de:	ce 09       	sbc	r28, r14
    19e0:	df 09       	sbc	r29, r15
    19e2:	a0 0b       	sbc	r26, r16
    19e4:	b1 0b       	sbc	r27, r17
    19e6:	21 60       	ori	r18, 0x01	; 1
    19e8:	1a 94       	dec	r1
    19ea:	e1 f6       	brne	.-72     	; 0x19a4 <__udivmod64+0x4c>
    19ec:	2e f4       	brtc	.+10     	; 0x19f8 <__udivmod64+0xa0>
    19ee:	94 01       	movw	r18, r8
    19f0:	af 01       	movw	r20, r30
    19f2:	be 01       	movw	r22, r28
    19f4:	cd 01       	movw	r24, r26
    19f6:	00 0c       	add	r0, r0
    19f8:	08 95       	ret

Disassembly of section .text.libgcc:

000024ac <__negdi2>:
    24ac:	60 95       	com	r22
    24ae:	70 95       	com	r23
    24b0:	80 95       	com	r24
    24b2:	90 95       	com	r25
    24b4:	30 95       	com	r19
    24b6:	40 95       	com	r20
    24b8:	50 95       	com	r21
    24ba:	21 95       	neg	r18
    24bc:	3f 4f       	sbci	r19, 0xFF	; 255
    24be:	4f 4f       	sbci	r20, 0xFF	; 255
    24c0:	5f 4f       	sbci	r21, 0xFF	; 255
    24c2:	6f 4f       	sbci	r22, 0xFF	; 255
    24c4:	7f 4f       	sbci	r23, 0xFF	; 255
    24c6:	8f 4f       	sbci	r24, 0xFF	; 255
    24c8:	9f 4f       	sbci	r25, 0xFF	; 255
    24ca:	08 95       	ret

Disassembly of section .text.libgcc.prologue:

000022d2 <__prologue_saves__>:
    22d2:	2f 92       	push	r2
    22d4:	3f 92       	push	r3
    22d6:	4f 92       	push	r4
    22d8:	5f 92       	push	r5
    22da:	6f 92       	push	r6
    22dc:	7f 92       	push	r7
    22de:	8f 92       	push	r8
    22e0:	9f 92       	push	r9
    22e2:	af 92       	push	r10
    22e4:	bf 92       	push	r11
    22e6:	cf 92       	push	r12
    22e8:	df 92       	push	r13
    22ea:	ef 92       	push	r14
    22ec:	ff 92       	push	r15
    22ee:	0f 93       	push	r16
    22f0:	1f 93       	push	r17
    22f2:	cf 93       	push	r28
    22f4:	df 93       	push	r29
    22f6:	cd b7       	in	r28, 0x3d	; 61
    22f8:	de b7       	in	r29, 0x3e	; 62
    22fa:	ca 1b       	sub	r28, r26
    22fc:	db 0b       	sbc	r29, r27
    22fe:	0f b6       	in	r0, 0x3f	; 63
    2300:	f8 94       	cli
    2302:	de bf       	out	0x3e, r29	; 62
    2304:	0f be       	out	0x3f, r0	; 63
    2306:	cd bf       	out	0x3d, r28	; 61
    2308:	19 94       	eijmp

Disassembly of section .text.libgcc.prologue:

00002340 <__epilogue_restores__>:
    2340:	2a 88       	ldd	r2, Y+18	; 0x12
    2342:	39 88       	ldd	r3, Y+17	; 0x11
    2344:	48 88       	ldd	r4, Y+16	; 0x10
    2346:	5f 84       	ldd	r5, Y+15	; 0x0f
    2348:	6e 84       	ldd	r6, Y+14	; 0x0e
    234a:	7d 84       	ldd	r7, Y+13	; 0x0d
    234c:	8c 84       	ldd	r8, Y+12	; 0x0c
    234e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2350:	aa 84       	ldd	r10, Y+10	; 0x0a
    2352:	b9 84       	ldd	r11, Y+9	; 0x09
    2354:	c8 84       	ldd	r12, Y+8	; 0x08
    2356:	df 80       	ldd	r13, Y+7	; 0x07
    2358:	ee 80       	ldd	r14, Y+6	; 0x06
    235a:	fd 80       	ldd	r15, Y+5	; 0x05
    235c:	0c 81       	ldd	r16, Y+4	; 0x04
    235e:	1b 81       	ldd	r17, Y+3	; 0x03
    2360:	aa 81       	ldd	r26, Y+2	; 0x02
    2362:	b9 81       	ldd	r27, Y+1	; 0x01
    2364:	ce 0f       	add	r28, r30
    2366:	d1 1d       	adc	r29, r1
    2368:	0f b6       	in	r0, 0x3f	; 63
    236a:	f8 94       	cli
    236c:	de bf       	out	0x3e, r29	; 62
    236e:	0f be       	out	0x3f, r0	; 63
    2370:	cd bf       	out	0x3d, r28	; 61
    2372:	ed 01       	movw	r28, r26
    2374:	08 95       	ret

Disassembly of section .text.libgcc:

000024e8 <__movmemx_qi>:
    24e8:	99 27       	eor	r25, r25

000024ea <__movmemx_hi>:
    24ea:	77 fd       	sbrc	r23, 7
    24ec:	06 c0       	rjmp	.+12     	; 0x24fa <__movmemx_hi+0x10>
    24ee:	7b bf       	out	0x3b, r23	; 59
    24f0:	07 90       	elpm	r0, Z+
    24f2:	0d 92       	st	X+, r0
    24f4:	01 97       	sbiw	r24, 0x01	; 1
    24f6:	e1 f7       	brne	.-8      	; 0x24f0 <__movmemx_hi+0x6>
    24f8:	08 95       	ret
    24fa:	01 90       	ld	r0, Z+
    24fc:	0d 92       	st	X+, r0
    24fe:	01 97       	sbiw	r24, 0x01	; 1
    2500:	e1 f7       	brne	.-8      	; 0x24fa <__movmemx_hi+0x10>
    2502:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

0000225e <__ashrdi3>:
    225e:	97 fb       	bst	r25, 7
    2260:	10 f8       	bld	r1, 0

00002262 <__lshrdi3>:
    2262:	16 94       	lsr	r1
    2264:	00 08       	sbc	r0, r0
    2266:	0f 93       	push	r16
    2268:	08 30       	cpi	r16, 0x08	; 8
    226a:	98 f0       	brcs	.+38     	; 0x2292 <__lshrdi3+0x30>
    226c:	08 50       	subi	r16, 0x08	; 8
    226e:	23 2f       	mov	r18, r19
    2270:	34 2f       	mov	r19, r20
    2272:	45 2f       	mov	r20, r21
    2274:	56 2f       	mov	r21, r22
    2276:	67 2f       	mov	r22, r23
    2278:	78 2f       	mov	r23, r24
    227a:	89 2f       	mov	r24, r25
    227c:	90 2d       	mov	r25, r0
    227e:	f4 cf       	rjmp	.-24     	; 0x2268 <__lshrdi3+0x6>
    2280:	05 94       	asr	r0
    2282:	97 95       	ror	r25
    2284:	87 95       	ror	r24
    2286:	77 95       	ror	r23
    2288:	67 95       	ror	r22
    228a:	57 95       	ror	r21
    228c:	47 95       	ror	r20
    228e:	37 95       	ror	r19
    2290:	27 95       	ror	r18
    2292:	0a 95       	dec	r16
    2294:	aa f7       	brpl	.-22     	; 0x2280 <__lshrdi3+0x1e>
    2296:	0f 91       	pop	r16
    2298:	08 95       	ret

Disassembly of section .text.libgcc:

0000251c <__cmpdi2_s8>:
    251c:	00 24       	eor	r0, r0
    251e:	a7 fd       	sbrc	r26, 7
    2520:	00 94       	com	r0
    2522:	2a 17       	cp	r18, r26
    2524:	30 05       	cpc	r19, r0
    2526:	40 05       	cpc	r20, r0
    2528:	50 05       	cpc	r21, r0
    252a:	60 05       	cpc	r22, r0
    252c:	70 05       	cpc	r23, r0
    252e:	80 05       	cpc	r24, r0
    2530:	90 05       	cpc	r25, r0
    2532:	08 95       	ret
