/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [29:0] celloutsig_1_8z;
  wire [37:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((in_data[155] | in_data[126]) & celloutsig_1_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[2] | in_data[101]) & (celloutsig_1_19z | in_data[170]));
  reg [8:0] _02_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= in_data[90:82];
  assign out_data[40:32] = _02_;
  assign celloutsig_1_9z = { in_data[130:100], celloutsig_1_5z, celloutsig_1_19z, celloutsig_1_3z, celloutsig_1_19z, celloutsig_1_5z } & { celloutsig_1_6z[12:8], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_19z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_4z[2], celloutsig_1_17z[12:6], celloutsig_1_9z[2], celloutsig_1_16z, celloutsig_1_4z[3], celloutsig_1_17z[2:0] } & in_data[168:155];
  assign celloutsig_1_4z = { in_data[111:110], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_19z, celloutsig_1_19z, celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[133:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } / { 1'h1, in_data[151:128], celloutsig_1_1z, celloutsig_1_19z, celloutsig_1_19z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[16:14] / { 1'h1, celloutsig_1_6z[3:2] };
  assign celloutsig_0_1z = in_data[56] & ~(out_data[34]);
  assign celloutsig_1_16z = celloutsig_1_10z[2] & in_data[144];
  assign celloutsig_1_12z = | { celloutsig_1_19z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_0z = | in_data[148:145];
  assign celloutsig_1_6z = { celloutsig_1_4z[0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_19z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[180:165], celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_19z, celloutsig_1_1z } - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_7z[4:3] = celloutsig_1_4z[1:0] ~^ { celloutsig_1_0z, celloutsig_1_0z };
  assign { celloutsig_1_17z[12:6], celloutsig_1_17z[2:0] } = { celloutsig_1_9z[9:3], celloutsig_1_4z[2:0] } & { celloutsig_1_9z[37:33], celloutsig_1_7z[4:3], celloutsig_1_19z, celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_1_17z[5:3] = { celloutsig_1_9z[2], celloutsig_1_16z, celloutsig_1_4z[3] };
  assign celloutsig_1_7z[2:0] = 3'h7;
  assign { out_data[141:128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z };
endmodule
