$date
	Sat Jul  8 09:23:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! WriteData [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 # DataAdr [31:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 & oneb $end
$var wire 1 % reset $end
$var wire 32 ' WriteData [31:0] $end
$var wire 32 ( ReadData [31:0] $end
$var wire 32 ) PC [31:0] $end
$var wire 1 " MemWrite $end
$var wire 32 * Instr [31:0] $end
$var wire 32 + DataAdr [31:0] $end
$scope module arm $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 , oneb $end
$var wire 32 - WriteData [31:0] $end
$var wire 1 . RegWrite $end
$var wire 2 / RegSrc [1:0] $end
$var wire 32 0 ReadData [31:0] $end
$var wire 1 1 PCSrc $end
$var wire 32 2 PC [31:0] $end
$var wire 1 3 MemtoReg $end
$var wire 1 " MemWrite $end
$var wire 32 4 Instr [31:0] $end
$var wire 2 5 ImmSrc [1:0] $end
$var wire 1 6 ALUSrc $end
$var wire 32 7 ALUResult [31:0] $end
$var wire 4 8 ALUFlags [3:0] $end
$var wire 3 9 ALUControl [2:0] $end
$scope module c $end
$var wire 20 : Instr [31:12] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 , oneb $end
$var wire 1 . RegWrite $end
$var wire 1 ; RegW $end
$var wire 2 < RegSrc [1:0] $end
$var wire 1 1 PCSrc $end
$var wire 1 = PCS $end
$var wire 1 3 MemtoReg $end
$var wire 1 " MemWrite $end
$var wire 1 > MemW $end
$var wire 2 ? ImmSrc [1:0] $end
$var wire 2 @ FlagW [1:0] $end
$var wire 1 6 ALUSrc $end
$var wire 4 A ALUFlags [3:0] $end
$var wire 3 B ALUControl [2:0] $end
$scope module cl $end
$var wire 4 C Cond [3:0] $end
$var wire 2 D FlagWrite [1:0] $end
$var wire 1 " MemWrite $end
$var wire 1 1 PCSrc $end
$var wire 1 . RegWrite $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ; RegW $end
$var wire 1 = PCS $end
$var wire 1 > MemW $end
$var wire 4 E Flags [3:0] $end
$var wire 2 F FlagW [1:0] $end
$var wire 1 G CondEx $end
$var wire 4 H ALUFlags [3:0] $end
$scope module cc $end
$var wire 4 I Cond [3:0] $end
$var wire 4 J Flags [3:0] $end
$var wire 1 K ge $end
$var wire 1 L zero $end
$var wire 1 M overflow $end
$var wire 1 N neg $end
$var wire 1 O carry $end
$var reg 1 G CondEx $end
$upscope $end
$scope module flagreg0 $end
$var wire 1 $ clk $end
$var wire 2 P d [1:0] $end
$var wire 1 Q en $end
$var wire 1 % reset $end
$var parameter 32 R WIDTH $end
$var reg 2 S q [1:0] $end
$upscope $end
$scope module flagreg1 $end
$var wire 1 $ clk $end
$var wire 2 T d [1:0] $end
$var wire 1 U en $end
$var wire 1 % reset $end
$var parameter 32 V WIDTH $end
$var reg 2 W q [1:0] $end
$upscope $end
$upscope $end
$scope module dec $end
$var wire 6 X Funct [5:0] $end
$var wire 2 Y Op [1:0] $end
$var wire 1 = PCS $end
$var wire 4 Z Rd [3:0] $end
$var wire 1 , oneb $end
$var wire 1 ; RegW $end
$var wire 2 [ RegSrc [1:0] $end
$var wire 1 3 MemtoReg $end
$var wire 1 > MemW $end
$var wire 2 \ ImmSrc [1:0] $end
$var wire 1 ] Branch $end
$var wire 1 6 ALUSrc $end
$var wire 1 ^ ALUOp $end
$var reg 3 _ ALUControl [2:0] $end
$var reg 2 ` FlagW [1:0] $end
$var reg 10 a controls [9:0] $end
$upscope $end
$upscope $end
$scope module dp $end
$var wire 3 b ALUControl [2:0] $end
$var wire 1 6 ALUSrc $end
$var wire 2 c ImmSrc [1:0] $end
$var wire 1 3 MemtoReg $end
$var wire 1 1 PCSrc $end
$var wire 2 d RegSrc [1:0] $end
$var wire 1 . RegWrite $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 32 e WriteData [31:0] $end
$var wire 32 f SrcB [31:0] $end
$var wire 32 g SrcA [31:0] $end
$var wire 32 h Result [31:0] $end
$var wire 32 i ReadData [31:0] $end
$var wire 4 j RA2 [3:0] $end
$var wire 4 k RA1 [3:0] $end
$var wire 32 l PCPlus8 [31:0] $end
$var wire 32 m PCPlus4 [31:0] $end
$var wire 32 n PCNext [31:0] $end
$var wire 32 o PC [31:0] $end
$var wire 32 p Instr [31:0] $end
$var wire 32 q ExtImm [31:0] $end
$var wire 32 r ALUResult [31:0] $end
$var wire 4 s ALUFlags [3:0] $end
$scope module alu $end
$var wire 3 t ALUControl [2:0] $end
$var wire 1 u carry $end
$var wire 1 v overflow $end
$var wire 1 w zero $end
$var wire 33 x sum [32:0] $end
$var wire 1 y neg $end
$var wire 32 z SrcB [31:0] $end
$var wire 32 { SrcA [31:0] $end
$var wire 4 | ALUFlags [3:0] $end
$var parameter 3 } AND $end
$var parameter 3 ~ ARITHMETIC $end
$var parameter 3 !" OR $end
$var parameter 3 "" XOR $end
$var reg 32 #" ALUResult [31:0] $end
$upscope $end
$scope module ext $end
$var wire 2 $" ImmSrc [1:0] $end
$var wire 24 %" Instr [23:0] $end
$var reg 32 &" ExtImm [31:0] $end
$upscope $end
$scope module pcadd1 $end
$var wire 32 '" b [31:0] $end
$var wire 32 (" y [31:0] $end
$var wire 32 )" a [31:0] $end
$var parameter 32 *" WIDTH $end
$upscope $end
$scope module pcadd2 $end
$var wire 32 +" a [31:0] $end
$var wire 32 ," b [31:0] $end
$var wire 32 -" y [31:0] $end
$var parameter 32 ." WIDTH $end
$upscope $end
$scope module pcmux $end
$var wire 32 /" d0 [31:0] $end
$var wire 1 1 s $end
$var wire 32 0" y [31:0] $end
$var wire 32 1" d1 [31:0] $end
$var parameter 32 2" WIDTH $end
$upscope $end
$scope module pcreg $end
$var wire 1 $ clk $end
$var wire 32 3" d [31:0] $end
$var wire 1 % reset $end
$var parameter 32 4" WIDTH $end
$var reg 32 5" q [31:0] $end
$upscope $end
$scope module ra1mux $end
$var wire 4 6" d0 [3:0] $end
$var wire 4 7" d1 [3:0] $end
$var wire 1 8" s $end
$var wire 4 9" y [3:0] $end
$var parameter 32 :" WIDTH $end
$upscope $end
$scope module ra2mux $end
$var wire 4 ;" d0 [3:0] $end
$var wire 4 <" d1 [3:0] $end
$var wire 1 =" s $end
$var wire 4 >" y [3:0] $end
$var parameter 32 ?" WIDTH $end
$upscope $end
$scope module resmux $end
$var wire 32 @" d0 [31:0] $end
$var wire 1 3 s $end
$var wire 32 A" y [31:0] $end
$var wire 32 B" d1 [31:0] $end
$var parameter 32 C" WIDTH $end
$upscope $end
$scope module rf $end
$var wire 1 $ clk $end
$var wire 32 D" r15 [31:0] $end
$var wire 4 E" ra1 [3:0] $end
$var wire 4 F" ra2 [3:0] $end
$var wire 4 G" wa3 [3:0] $end
$var wire 32 H" wd3 [31:0] $end
$var wire 1 . we3 $end
$var wire 32 I" rd2 [31:0] $end
$var wire 32 J" rd1 [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 K" d0 [31:0] $end
$var wire 32 L" d1 [31:0] $end
$var wire 1 6 s $end
$var wire 32 M" y [31:0] $end
$var parameter 32 N" WIDTH $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmem $end
$var wire 32 O" a [31:0] $end
$var wire 1 $ clk $end
$var wire 1 & oneb $end
$var wire 32 P" rd [31:0] $end
$var wire 32 Q" wd [31:0] $end
$var wire 1 " we $end
$upscope $end
$scope module imem $end
$var wire 32 R" a [31:0] $end
$var wire 32 S" rd [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 N"
b100000 C"
b100 ?"
b100 :"
b100000 4"
b100000 2"
b100000 ."
b100000 *"
b100 ""
b11 !"
b0z ~
b10 }
b10 V
b10 R
$end
#0
$dumpvars
b11100000010011110000000000001111 S"
b0 R"
b1000 Q"
bx P"
b10000 O"
b1000 M"
b1111 L"
b1000 K"
b1000 J"
b1000 I"
b10000 H"
b0 G"
b1111 F"
b1111 E"
b1000 D"
bx B"
b10000 A"
b10000 @"
b1111 >"
0="
b0 <"
b1111 ;"
b1111 9"
08"
b1111 7"
b1111 6"
b0 5"
b100 3"
b10000 1"
b100 0"
b100 /"
b1000 -"
b100 ,"
b100 +"
b0 )"
b100 ("
b100 '"
b1111 &"
b10011110000000000001111 %"
b0 $"
b10000 #"
b0 |
b1000 {
b1000 z
0y
b10000 x
0w
0v
0u
b1 t
b0 s
b10000 r
b1111 q
b11100000010011110000000000001111 p
b0 o
b100 n
b100 m
b1000 l
b1111 k
b1111 j
bx i
b10000 h
b1000 g
b1000 f
b1000 e
b0 d
b0 c
b1 b
b1001 a
b0 `
b1 _
1^
0]
b0 \
b0 [
b0 Z
b0 Y
b100 X
b0 W
0U
b0 T
b0 S
0Q
b0 P
0O
0N
0M
0L
1K
b0 J
b1110 I
b0 H
1G
b0 F
b0 E
b0 D
b1110 C
b1 B
b0 A
b0 @
b0 ?
0>
0=
b0 <
1;
b11100000010011110000 :
b1 9
b0 8
b10000 7
06
b0 5
b11100000010011110000000000001111 4
03
b0 2
01
bx 0
b0 /
1.
b1000 -
0,
b10000 +
b11100000010011110000000000001111 *
b0 )
bx (
b1000 '
z&
1%
1$
b10000 #
0"
b1000 !
$end
#5000
0$
#10000
1$
#15000
0$
#20000
1$
#22000
0%
#25000
0$
#30000
b10 T
16
b1000 8
b1000 A
b1000 H
b1000 s
b1000 |
1y
b0 9
b0 B
b0 _
b0 b
b0 t
b101001 a
1,
b0 k
b0 9"
b0 E"
b101000 X
b1 Z
b11111 h
b11111 1"
b11111 A"
b11111 H"
b100000000001000000001111 %"
b1 G"
b1 <"
b0 6"
b11100010100000000001 :
b11111 #
b11111 +
b11111 7
b11111 r
b11111 #"
b11111 @"
b11111 O"
b1111 f
b1111 z
b1111 M"
b11100010100000000001000000001111 *
b11100010100000000001000000001111 4
b11100010100000000001000000001111 p
b11100010100000000001000000001111 S"
b11111 x
b10000 g
b10000 {
b10000 J"
b1100 !
b1100 '
b1100 -
b1100 e
b1100 I"
b1100 K"
b1100 Q"
b1000 n
b1000 0"
b1000 3"
b1100 l
b1100 -"
b1100 D"
b1000 m
b1000 ("
b1000 +"
b1000 /"
b100 )
b100 2
b100 o
b100 )"
b100 5"
b100 R"
1$
#35000
0$
#40000
b10 T
b1000 8
b1000 A
b1000 H
b1000 s
b1000 |
1y
b111110 h
b111110 1"
b111110 A"
b111110 H"
b111110 #
b111110 +
b111110 7
b111110 r
b111110 #"
b111110 @"
b111110 O"
06
b11111 f
b11111 z
b11111 M"
b111110 x
b11111 g
b11111 {
b11111 J"
b1001 a
b1 q
b1 &"
b1 L"
b1 j
b1 >"
b1 F"
b1 k
b1 9"
b1 E"
b1000 X
b10 Z
b100000010010000000000001 %"
b10 G"
b10 <"
b1 ;"
b1 6"
b11100000100000010010 :
b11100000100000010010000000000001 *
b11100000100000010010000000000001 4
b11100000100000010010000000000001 p
b11100000100000010010000000000001 S"
b11111 !
b11111 '
b11111 -
b11111 e
b11111 I"
b11111 K"
b11111 Q"
b1100 n
b1100 0"
b1100 3"
b10000 l
b10000 -"
b10000 D"
b1100 m
b1100 ("
b1100 +"
b1100 /"
b1000 )
b1000 2
b1000 o
b1000 )"
b1000 5"
b1000 R"
1$
#45000
0$
#50000
b0 T
b0 8
b0 A
b0 H
b0 s
b0 |
0y
1="
bx h
bx 1"
bx A"
bx H"
0.
1"
b11000100 f
b11000100 z
b11000100 M"
b11010100 #
b11010100 +
b11010100 7
b11010100 r
b11010100 #"
b11010100 @"
b11010100 O"
b10 /
b10 <
b10 [
b10 d
b1 5
b1 ?
b1 \
b1 c
b1 $"
16
13
0;
1>
0^
b111110 !
b111110 '
b111110 -
b111110 e
b111110 I"
b111110 K"
b111110 Q"
b11010100 x
b10000 g
b10000 {
b10000 J"
b0 9
b0 B
b0 _
b0 b
b0 t
b1001110100 a
b11000100 q
b11000100 &"
b11000100 L"
b10 j
b10 >"
b10 F"
b0 k
b0 9"
b0 E"
b1 Y
b11000 X
b100000000010000011000100 %"
b100 ;"
b0 6"
b11100101100000000010 :
b11100101100000000010000011000100 *
b11100101100000000010000011000100 4
b11100101100000000010000011000100 p
b11100101100000000010000011000100 S"
b10000 n
b10000 0"
b10000 3"
b10100 l
b10100 -"
b10100 D"
b10000 m
b10000 ("
b10000 +"
b10000 /"
b1100 )
b1100 2
b1100 o
b1100 )"
b1100 5"
b1100 R"
1$
