<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>VPMOVQB/VPMOVSQB/VPMOVUSQB—Down Convert QWord to Byte </title></head>
<body>
<h1>VPMOVQB/VPMOVSQB/VPMOVUSQB—Down Convert QWord to Byte</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 32 /<em>r</em></p>
<p>VPMOVQB <em>xmm1/m16 {k1}{z}, xmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 2 packed quad-word integers from <em>xmm2 </em>into 2 packed byte integers in <em>xmm1/m16 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 22 /<em>r</em></p>
<p>VPMOVSQB <em>xmm1/m16 {k1}{z}, xmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 2 packed signed quad-word integers from <em>xmm2</em> into 2 packed signed byte integers in <em>xmm1/m16 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 12 /<em>r</em></p>
<p>VPMOVUSQB <em>xmm1/m16 {k1}{z}, xmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 2 packed unsigned quad-word integers from <em>xmm2</em> into 2 packed unsigned byte integers in <em>xmm1/m16 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 32 /<em>r</em></p>
<p>VPMOVQB <em>xmm1/m32 {k1}{z}, ymm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed quad-word integers from <em>ymm2 </em>into 4 packed byte integers in <em>xmm1/m32 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 22 /<em>r</em></p>
<p>VPMOVSQB <em>xmm1/m32 {k1}{z}, ymm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed signed quad-word integers from <em>ymm2</em> into 4 packed signed byte integers in <em>xmm1/m32 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 12 /<em>r</em></p>
<p>VPMOVUSQB <em>xmm1/m32 {k1}{z}, ymm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed unsigned quad-word integers from <em>ymm2</em> into 4 packed unsigned byte integers in <em>xmm1/m32 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 32 /<em>r</em></p>
<p>VPMOVQB <em>xmm1/m64 {k1}{z}, zmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed quad-word integers from <em>zmm2 </em>into 8 packed byte integers in <em>xmm1/m64 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 22 /<em>r</em></p>
<p>VPMOVSQB <em>xmm1/m64 {k1}{z}, zmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed signed quad-word integers from <em>zmm2</em> into 8 packed signed byte integers in <em>xmm1/m64 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 12 /<em>r</em></p>
<p>VPMOVUSQB <em>xmm1/m64 {k1}{z}, zmm2</em></p></td>
<td>OVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed unsigned quad-word integers from <em>zmm2</em> into 8 packed unsigned byte integers in <em>xmm1/m64 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>OVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>VPMOVQB down converts 64-bit integer elements in the source operand (the second operand) into packed byte elements using truncation. VPMOVSQB converts signed 64-bit integers into packed signed bytes using signed satu-ration. VPMOVUSQB convert unsigned quad-word values into unsigned byte values using unsigned saturation. The source operand is a vector register. The destination operand is an XMM register or a memory location.</p>
<p>Down-converted byte elements are written to the destination operand (the first operand) from the least-significant byte. Byte elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:64) of the destination are zeroed.</p>
<p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<p><strong>Operation</strong></p>
<p><strong>VPMOVQB instruction (EVEX encoded versions) when dest is a register</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) TruncateQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[i+7:i] remains unchanged*</p>
<p>ELSE *zeroing-masking*</p>
<p>; zeroing-masking</p>
<p>DEST[i+7:i] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_VL-1:VL/8] (cid:197) 0;</p>
<p><strong>VPMOVQB instruction (EVEX encoded versions) when dest is memory</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) TruncateQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>*DEST[i+7:i] remains unchanged*</p>
<p>; merging-masking</p>
<p>FI;</p>
<p>ENDFOR</p>
<p><strong>VPMOVSQB instruction (EVEX encoded versions) when dest is a register</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) SaturateSignedQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[i+7:i] remains unchanged*</p>
<p>ELSE *zeroing-masking*</p>
<p>; zeroing-masking</p>
<p>DEST[i+7:i] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_VL-1:VL/8] (cid:197) 0;</p>
<p><strong>VPMOVSQB instruction (EVEX encoded versions) when dest is memory</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) SaturateSignedQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>*DEST[i+7:i] remains unchanged*</p>
<p>; merging-masking</p>
<p>FI;</p>
<p>ENDFOR</p>
<p><strong>VPMOVUSQB instruction (EVEX encoded versions) when dest is a register</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) SaturateUnsignedQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>IF *merging-masking*</p>
<p>; merging-masking</p>
<p>THEN *DEST[i+7:i] remains unchanged*</p>
<p>ELSE *zeroing-masking*</p>
<p>; zeroing-masking</p>
<p>DEST[i+7:i] (cid:197) 0</p>
<p>FI</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_VL-1:VL/8] (cid:197) 0;</p>
<p><strong>VPMOVUSQB instruction (EVEX encoded versions) when dest is memory</strong></p>
<p>(KL, VL) = (2, 128), (4, 256), (8, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 8</p>
<p>m (cid:197) j * 64</p>
<p>IF k1[j] OR *no writemask*</p>
<p>THEN DEST[i+7:i] (cid:197) SaturateUnsignedQuadWordToByte (SRC[m+63:m])</p>
<p>ELSE</p>
<p>*DEST[i+7:i] remains unchanged*</p>
<p>; merging-masking</p>
<p>FI;</p>
<p>ENDFOR</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalents</strong></p>
<p>VPMOVQB __m128i _mm512_cvtepi64_epi8( __m512i a);</p>
<p>VPMOVQB __m128i _mm512_mask_cvtepi64_epi8(__m128i s, __mmask8 k, __m512i a);</p>
<p>VPMOVQB __m128i _mm512_maskz_cvtepi64_epi8( __mmask8 k, __m512i a);</p>
<p>VPMOVQB void _mm512_mask_cvtepi64_storeu_epi8(void * d, __mmask8 k, __m512i a);</p>
<p>VPMOVSQB __m128i _mm512_cvtsepi64_epi8( __m512i a);</p>
<p>VPMOVSQB __m128i _mm512_mask_cvtsepi64_epi8(__m128i s, __mmask8 k, __m512i a);</p>
<p>VPMOVSQB __m128i _mm512_maskz_cvtsepi64_epi8( __mmask8 k, __m512i a);</p>
<p>VPMOVSQB void _mm512_mask_cvtsepi64_storeu_epi8(void * d, __mmask8 k, __m512i a);</p>
<p>VPMOVUSQB __m128i _mm512_cvtusepi64_epi8( __m512i a);</p>
<p>VPMOVUSQB __m128i _mm512_mask_cvtusepi64_epi8(__m128i s, __mmask8 k, __m512i a);</p>
<p>VPMOVUSQB __m128i _mm512_maskz_cvtusepi64_epi8( __mmask8 k, __m512i a);</p>
<p>VPMOVUSQB void _mm512_mask_cvtusepi64_storeu_epi8(void * d, __mmask8 k, __m512i a);</p>
<p>VPMOVUSQB __m128i _mm256_cvtusepi64_epi8(__m256i a);</p>
<p>VPMOVUSQB __m128i _mm256_mask_cvtusepi64_epi8(__m128i a, __mmask8 k, __m256i b);</p>
<p>VPMOVUSQB __m128i _mm256_maskz_cvtusepi64_epi8( __mmask8 k, __m256i b);</p>
<p>VPMOVUSQB void _mm256_mask_cvtusepi64_storeu_epi8(void * , __mmask8 k, __m256i b);</p>
<p>VPMOVUSQB __m128i _mm_cvtusepi64_epi8(__m128i a);</p>
<p>VPMOVUSQB __m128i _mm_mask_cvtusepi64_epi8(__m128i a, __mmask8 k, __m128i b);</p>
<p>VPMOVUSQB __m128i _mm_maskz_cvtusepi64_epi8( __mmask8 k, __m128i b);</p>
<p>VPMOVUSQB void _mm_mask_cvtusepi64_storeu_epi8(void * , __mmask8 k, __m128i b);</p>
<p>VPMOVSQB __m128i _mm256_cvtsepi64_epi8(__m256i a);</p>
<p>VPMOVSQB __m128i _mm256_mask_cvtsepi64_epi8(__m128i a, __mmask8 k, __m256i b);</p>
<p>VPMOVSQB __m128i _mm256_maskz_cvtsepi64_epi8( __mmask8 k, __m256i b);</p>
<p>VPMOVSQB void _mm256_mask_cvtsepi64_storeu_epi8(void * , __mmask8 k, __m256i b);</p>
<p>VPMOVSQB __m128i _mm_cvtsepi64_epi8(__m128i a);</p>
<p>VPMOVSQB __m128i _mm_mask_cvtsepi64_epi8(__m128i a, __mmask8 k, __m128i b);</p>
<p>VPMOVSQB __m128i _mm_maskz_cvtsepi64_epi8( __mmask8 k, __m128i b);</p>
<p>VPMOVSQB void _mm_mask_cvtsepi64_storeu_epi8(void * , __mmask8 k, __m128i b);</p>
<p>VPMOVQB __m128i _mm256_cvtepi64_epi8(__m256i a);</p>
<p>VPMOVQB __m128i _mm256_mask_cvtepi64_epi8(__m128i a, __mmask8 k, __m256i b);</p>
<p>VPMOVQB __m128i _mm256_maskz_cvtepi64_epi8( __mmask8 k, __m256i b);</p>
<p>VPMOVQB void _mm256_mask_cvtepi64_storeu_epi8(void * , __mmask8 k, __m256i b);</p>
<p>VPMOVQB __m128i _mm_cvtepi64_epi8(__m128i a);</p>
<p>VPMOVQB __m128i _mm_mask_cvtepi64_epi8(__m128i a, __mmask8 k, __m128i b);</p>
<p>VPMOVQB __m128i _mm_maskz_cvtepi64_epi8( __mmask8 k, __m128i b);</p>
<p>VPMOVQB void _mm_mask_cvtepi64_storeu_epi8(void * , __mmask8 k, __m128i b);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<table>
<tr>
<td>EVEX-encoded instruction, see Exceptions Type E6.</td></tr>
<tr>
<td>If EVEX.vvvv != 1111B.</td></tr></table></body></html>