<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1335</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1335-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1335.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-55</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:226px;left:81px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:226px;left:137px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:226px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:226px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:226px;left:450px;white-space:nowrap" class="ft04">Reporting Register of&#160;Basic&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix A.1,&#160;“Basic VMX Information.”</a></p>
<p style="position:absolute;top:292px;left:81px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:292px;left:137px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:292px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:308px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:292px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:292px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Pin-based&#160;VM-execution&#160;</p>
<p style="position:absolute;top:308px;left:450px;white-space:nowrap" class="ft04">Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:375px;left:81px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:375px;left:137px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:375px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:391px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:375px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:375px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Primary Processor-based&#160;</p>
<p style="position:absolute;top:391px;left:450px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:436px;left:81px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:436px;left:137px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:436px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:436px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:436px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VM-exit Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a><a href="o_fe12b1e2a880e0ce-1946.html">See Appendix A.4, “VM-Exit Controls.”</a></p>
<p style="position:absolute;top:502px;left:81px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:502px;left:137px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:502px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:502px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:502px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VM-entry Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.5,&#160;“VM-Entry Controls.”</a></p>
<p style="position:absolute;top:568px;left:81px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:568px;left:137px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:568px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:568px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:568px;left:450px;white-space:nowrap" class="ft05">Reporting Register of&#160;Miscellaneous&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1947.html">e Appendix&#160;A.6,&#160;“Miscellaneous Data.”</a></p>
<p style="position:absolute;top:634px;left:81px;white-space:nowrap" class="ft02">486H</p>
<p style="position:absolute;top:634px;left:137px;white-space:nowrap" class="ft02">1158</p>
<p style="position:absolute;top:634px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED0</p>
<p style="position:absolute;top:634px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:634px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed&#160;to&#160;0 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1948.html">e Appendix A.7,&#160;“VMX-Fixed&#160;Bits in&#160;CR0.”</a></p>
<p style="position:absolute;top:700px;left:81px;white-space:nowrap" class="ft02">487H</p>
<p style="position:absolute;top:700px;left:137px;white-space:nowrap" class="ft02">1159</p>
<p style="position:absolute;top:700px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED1</p>
<p style="position:absolute;top:700px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:700px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed&#160;to&#160;1 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1948.html">e Appendix A.7,&#160;“VMX-Fixed&#160;Bits in&#160;CR0.”</a></p>
<p style="position:absolute;top:766px;left:81px;white-space:nowrap" class="ft02">488H</p>
<p style="position:absolute;top:766px;left:137px;white-space:nowrap" class="ft02">1160</p>
<p style="position:absolute;top:766px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED0</p>
<p style="position:absolute;top:766px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:766px;left:450px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed&#160;to&#160;0 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1948.html">e Appendix A.8,&#160;“VMX-Fixed&#160;Bits in&#160;CR4.”</a></p>
<p style="position:absolute;top:832px;left:81px;white-space:nowrap" class="ft02">489H</p>
<p style="position:absolute;top:832px;left:137px;white-space:nowrap" class="ft02">1161</p>
<p style="position:absolute;top:832px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED1</p>
<p style="position:absolute;top:832px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:832px;left:450px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed&#160;to&#160;1 (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>Se<a href="o_fe12b1e2a880e0ce-1948.html">e Appendix A.8,&#160;“VMX-Fixed&#160;Bits in&#160;CR4.”</a></p>
<p style="position:absolute;top:898px;left:80px;white-space:nowrap" class="ft02">48AH</p>
<p style="position:absolute;top:898px;left:137px;white-space:nowrap" class="ft02">1162</p>
<p style="position:absolute;top:898px;left:187px;white-space:nowrap" class="ft02">IA32_VMX_VMCS_ENUM</p>
<p style="position:absolute;top:898px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:898px;left:450px;white-space:nowrap" class="ft04">Capability&#160;Reporting Register of&#160;VMCS Field Enumeration&#160;(R/O)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1949.html">&#160;Appendix&#160;A.9,&#160;“VMCS Enumeration.”</a></p>
<p style="position:absolute;top:964px;left:81px;white-space:nowrap" class="ft02">48BH</p>
<p style="position:absolute;top:964px;left:137px;white-space:nowrap" class="ft02">1163</p>
<p style="position:absolute;top:964px;left:187px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:980px;left:186px;white-space:nowrap" class="ft02">CTLS2</p>
<p style="position:absolute;top:964px;left:358px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:964px;left:450px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Secondary&#160;Processor-based&#160;</p>
<p style="position:absolute;top:980px;left:450px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;“VM-Execution Controls.”</a></p>
<p style="position:absolute;top:137px;left:184px;white-space:nowrap" class="ft03">Table&#160;35-3.&#160;&#160;MSRs&#160;in&#160;Processors&#160;Based&#160;on&#160;Intel®&#160;Core™ Microarchitecture&#160;(Contd.)</p>
<p style="position:absolute;top:162px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:178px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:178px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:162px;left:374px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:178px;left:376px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:178px;left:595px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:202px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:202px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
