machine m
  state s1
    bla => s2
  end
  state s2
  end
end