read_verilog ../top.v
synth
tee -o result.log splice -wires
