strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7feccd8f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feccd8f50d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feccd871390>",
		fillcolor=turquoise,
		label="20:BL
q[3:0] <= q[3:0] + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feccd87dc50>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"20:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7feccd5cecd0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q[3:0] != 4'b1001))",
		lineno=19];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7feccd5d6bd0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"15:IF" -> "19:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7feccd5d6750>",
		fillcolor=turquoise,
		label="16:BL
q[3:0] <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7feccd863110>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"Leaf_13:AL" -> "13:AL";
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
