#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fba3e463110 .scope module, "Equal" "Equal" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
o0x10582b008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fba3e4838f0_0 .net "data1_i", 31 0, o0x10582b008;  0 drivers
o0x10582b038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fba3e489340_0 .net "data2_i", 31 0, o0x10582b038;  0 drivers
v0x7fba3e4893e0_0 .net "data_o", 0 0, L_0x7fba3e497f40;  1 drivers
L_0x7fba3e497f40 .cmp/eq 32, o0x10582b008, o0x10582b038;
S_0x7fba3e46d250 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
v0x7fba3e4979a0_0 .var "Clk", 0 0;
v0x7fba3e497a40_0 .var "Reset", 0 0;
v0x7fba3e497b20_0 .var "Start", 0 0;
v0x7fba3e497bf0_0 .var/i "counter", 31 0;
v0x7fba3e497c80_0 .var/i "flush", 31 0;
v0x7fba3e497d50_0 .var/i "i", 31 0;
v0x7fba3e497de0_0 .var/i "outfile", 31 0;
v0x7fba3e497e90_0 .var/i "stall", 31 0;
S_0x7fba3e4894d0 .scope module, "CPU" "CPU" 3 12, 4 1 0, S_0x7fba3e46d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fba3e498020 .functor BUFZ 1, v0x7fba3e4979a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fba3e498310 .functor AND 1, v0x7fba3e48aec0_0, L_0x7fba3e498270, C4<1>, C4<1>;
L_0x7fba3e498400 .functor OR 1, v0x7fba3e48b0e0_0, L_0x7fba3e498310, C4<0>, C4<0>;
RS_0x10582b698 .resolv tri, v0x7fba3e48b020_0, L_0x7fba3e499cb0;
L_0x7fba3e499cb0 .functor BUFT 8, RS_0x10582b698, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x10582b278 .resolv tri, v0x7fba3e492ef0_0, L_0x7fba3e49a400;
L_0x7fba3e49a400 .functor BUFT 32, RS_0x10582b278, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x10582b2a8 .resolv tri, v0x7fba3e492330_0, L_0x7fba3e49a4b0;
L_0x7fba3e49a4b0 .functor BUFT 32, RS_0x10582b2a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x10582c6b8 .resolv tri, v0x7fba3e48d950_0, L_0x7fba3e49a910;
L_0x7fba3e49a910 .functor BUFT 1, RS_0x10582c6b8, C4<0>, C4<0>, C4<0>;
RS_0x10582bfc8 .resolv tri, v0x7fba3e48ea90_0, L_0x7fba3e49ab60;
L_0x7fba3e49ab60 .functor BUFT 2, RS_0x10582bfc8, C4<00>, C4<00>, C4<00>;
RS_0x10582c058 .resolv tri, v0x7fba3e491cc0_0, L_0x7fba3e49ae50;
L_0x7fba3e49ae50 .functor BUFT 5, RS_0x10582c058, C4<00000>, C4<00000>, C4<00000>;
RS_0x10582b848 .resolv tri, v0x7fba3e48c2b0_0, L_0x7fba3e49b110;
L_0x7fba3e49b110 .functor BUFT 1, RS_0x10582b848, C4<0>, C4<0>, C4<0>;
RS_0x10582b878 .resolv tri, v0x7fba3e48c360_0, L_0x7fba3e49b180;
L_0x7fba3e49b180 .functor BUFT 1, RS_0x10582b878, C4<0>, C4<0>, C4<0>;
RS_0x10582b818 .resolv tri, v0x7fba3e48c8a0_0, L_0x7fba3e49b290;
L_0x7fba3e49b290 .functor BUFT 32, RS_0x10582b818, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x10582c3b8 .resolv tri, v0x7fba3e48f090_0, L_0x7fba3e49b460;
L_0x7fba3e49b460 .functor BUFT 5, RS_0x10582c3b8, C4<00000>, C4<00000>, C4<00000>;
RS_0x10582c3e8 .resolv tri, v0x7fba3e48ed20_0, L_0x7fba3e49b580;
L_0x7fba3e49b580 .functor BUFT 5, RS_0x10582c3e8, C4<00000>, C4<00000>, C4<00000>;
v0x7fba3e4962e0_0 .net "Add_pc_o", 31 0, L_0x7fba3e4984b0;  1 drivers
v0x7fba3e496380_0 .net "EX_M", 1 0, v0x7fba3e48e940_0;  1 drivers
v0x7fba3e496460_0 .net "EX_Rt", 4 0, v0x7fba3e48ef70_0;  1 drivers
v0x7fba3e4964f0_0 .net "EX_extend", 31 0, v0x7fba3e48f1c0_0;  1 drivers
v0x7fba3e4965d0_0 .net "Eq_flag", 0 0, L_0x7fba3e498270;  1 drivers
v0x7fba3e4966a0_0 .net "ID_addr", 31 0, v0x7fba3e48f800_0;  1 drivers
v0x7fba3e496770_0 .net "ID_rs", 31 0, L_0x7fba3e499500;  1 drivers
v0x7fba3e496840_0 .net "ID_rt", 31 0, L_0x7fba3e499810;  1 drivers
v0x7fba3e496910_0 .net "JUMP_Addr", 31 0, L_0x7fba3e498e30;  1 drivers
v0x7fba3e496a20_0 .net "MEM_ALUOut", 31 0, v0x7fba3e48c150_0;  1 drivers
v0x7fba3e496ab0_0 .net "MEM_mux3", 4 0, v0x7fba3e48c740_0;  1 drivers
v0x7fba3e496b40_0 .net "MUX8_data", 7 0, v0x7fba3e493bc0_0;  1 drivers
v0x7fba3e496bd0_0 .net "MUX_5Out", 31 0, v0x7fba3e492870_0;  1 drivers
v0x7fba3e496ce0_0 .net "MUX_7Out", 31 0, v0x7fba3e493620_0;  1 drivers
v0x7fba3e496d70_0 .net "WB_WBState", 1 0, v0x7fba3e490800_0;  1 drivers
v0x7fba3e496e20_0 .net "WB_memState", 1 0, v0x7fba3e48c4c0_0;  1 drivers
v0x7fba3e496eb0_0 .net "WB_mux3", 4 0, v0x7fba3e490c00_0;  1 drivers
v0x7fba3e497040_0 .net *"_s40", 0 0, L_0x7fba3e49a6b0;  1 drivers
L_0x10585d248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fba3e4970d0_0 .net *"_s44", 0 0, L_0x10585d248;  1 drivers
v0x7fba3e497180_0 .net *"_s5", 3 0, L_0x7fba3e4981d0;  1 drivers
v0x7fba3e497230_0 .net "branch_flag", 0 0, L_0x7fba3e498310;  1 drivers
v0x7fba3e4972e0_0 .net "branch_flagT", 0 0, v0x7fba3e48aec0_0;  1 drivers
v0x7fba3e497370_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  1 drivers
v0x7fba3e497400_0 .net "clk_w", 0 0, L_0x7fba3e498020;  1 drivers
v0x7fba3e497490_0 .net "extended", 31 0, L_0x7fba3e499ff0;  1 drivers
v0x7fba3e497520_0 .net "flush", 0 0, L_0x7fba3e498400;  1 drivers
v0x7fba3e4975b0_0 .net "inst", 31 0, v0x7fba3e48fac0_0;  1 drivers
v0x7fba3e497640_0 .net "inst_addr", 31 0, v0x7fba3e494240_0;  1 drivers
v0x7fba3e4976d0_0 .net "jump_flag", 0 0, v0x7fba3e48b0e0_0;  1 drivers
v0x7fba3e4977a0_0 .net "mux1Out", 31 0, v0x7fba3e491160_0;  1 drivers
v0x7fba3e497870_0 .net "rst_i", 0 0, v0x7fba3e497a40_0;  1 drivers
v0x7fba3e497900_0 .net "start_i", 0 0, v0x7fba3e497b20_0;  1 drivers
L_0x7fba3e4981d0 .part v0x7fba3e491160_0, 28, 4;
L_0x7fba3e498270 .cmp/eq 32, L_0x7fba3e499500, L_0x7fba3e499810;
L_0x7fba3e498cd0 .part v0x7fba3e48fac0_0, 0, 26;
L_0x7fba3e498e30 .concat8 [ 28 4 0 0], L_0x7fba3e498b70, L_0x7fba3e4981d0;
L_0x7fba3e499900 .part v0x7fba3e48fac0_0, 21, 5;
L_0x7fba3e499a10 .part v0x7fba3e48fac0_0, 16, 5;
L_0x7fba3e499af0 .part v0x7fba3e490800_0, 0, 1;
L_0x7fba3e499c10 .part v0x7fba3e490800_0, 0, 1;
L_0x7fba3e49a2f0 .part v0x7fba3e48fac0_0, 0, 16;
L_0x7fba3e49a610 .part v0x7fba3e48f1c0_0, 0, 6;
L_0x7fba3e49a6b0 .part v0x7fba3e48e940_0, 1, 1;
L_0x7fba3e49a7b0 .concat [ 1 1 0 0], L_0x7fba3e49a6b0, L_0x10585d248;
L_0x7fba3e49a9c0 .part v0x7fba3e48fac0_0, 11, 5;
L_0x7fba3e49abd0 .part v0x7fba3e48fac0_0, 16, 5;
L_0x7fba3e49ac70 .part v0x7fba3e48fac0_0, 16, 5;
L_0x7fba3e49ad10 .part v0x7fba3e48fac0_0, 21, 5;
L_0x7fba3e49adb0 .part v0x7fba3e493bc0_0, 6, 2;
L_0x7fba3e49aee0 .part v0x7fba3e493bc0_0, 4, 2;
L_0x7fba3e49af80 .part v0x7fba3e493bc0_0, 0, 4;
L_0x7fba3e49b630 .part v0x7fba3e48c4c0_0, 1, 1;
L_0x7fba3e49b6d0 .part v0x7fba3e490800_0, 1, 1;
S_0x7fba3e4896e0 .scope module, "ADD" "Adder" 4 50, 5 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fba3e489910_0 .net "data1_in", 31 0, L_0x7fba3e4988b0;  1 drivers
v0x7fba3e4899d0_0 .net "data2_in", 31 0, v0x7fba3e48f800_0;  alias, 1 drivers
v0x7fba3e489a80_0 .net "data_o", 31 0, L_0x7fba3e4986b0;  1 drivers
L_0x7fba3e4986b0 .arith/sum 32, L_0x7fba3e4988b0, v0x7fba3e48f800_0;
S_0x7fba3e489b90 .scope module, "ALU" "ALU" 4 154, 6 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fba3e49a390 .functor BUFZ 32, v0x7fba3e48a0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba3e489e00_0 .net "ALUCtrl_i", 2 0, L_0x7fba3e49a560;  1 drivers
v0x7fba3e489ec0_0 .net8 "data1_i", 31 0, RS_0x10582b278;  2 drivers
v0x7fba3e489f70_0 .net8 "data2_i", 31 0, RS_0x10582b2a8;  2 drivers
v0x7fba3e48a030_0 .net "data_o", 31 0, L_0x7fba3e49a390;  1 drivers
v0x7fba3e48a0e0_0 .var "result_temp", 31 0;
E_0x7fba3e489db0 .event edge, v0x7fba3e489e00_0, v0x7fba3e489ec0_0, v0x7fba3e489f70_0;
S_0x7fba3e48a210 .scope module, "ALU_Control" "ALU_Control" 4 161, 7 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fba3e49a560 .functor BUFZ 3, v0x7fba3e48a5e0_0, C4<000>, C4<000>, C4<000>;
v0x7fba3e48a470_0 .net "ALUCtrl_o", 2 0, L_0x7fba3e49a560;  alias, 1 drivers
v0x7fba3e48a540_0 .net "ALUOp_i", 1 0, v0x7fba3e48e200_0;  1 drivers
v0x7fba3e48a5e0_0 .var "aluCtrl_temp", 2 0;
v0x7fba3e48a6a0_0 .net "funct_i", 5 0, L_0x7fba3e49a610;  1 drivers
E_0x7fba3e48a430 .event edge, v0x7fba3e48a540_0, v0x7fba3e48a6a0_0;
S_0x7fba3e48a7a0 .scope module, "Add_PC" "Adder" 4 44, 5 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fba3e48a9a0_0 .net "data1_in", 31 0, v0x7fba3e494240_0;  alias, 1 drivers
L_0x10585d008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fba3e48aa60_0 .net "data2_in", 31 0, L_0x10585d008;  1 drivers
v0x7fba3e48ab10_0 .net "data_o", 31 0, L_0x7fba3e4984b0;  alias, 1 drivers
L_0x7fba3e4984b0 .arith/sum 32, v0x7fba3e494240_0, L_0x10585d008;
S_0x7fba3e48ac20 .scope module, "Control" "Control" 4 37, 8 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /NODIR 0 ""
v0x7fba3e48aec0_0 .var "branch", 0 0;
v0x7fba3e48af70_0 .net "data_in", 31 0, v0x7fba3e48fac0_0;  alias, 1 drivers
v0x7fba3e48b020_0 .var "data_out", 7 0;
v0x7fba3e48b0e0_0 .var "jump", 0 0;
E_0x7fba3e48ae90 .event edge, v0x7fba3e48af70_0;
S_0x7fba3e48b1e0 .scope module, "DataMemory" "DataMemory" 4 240, 9 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRead_i"
    .port_info 1 /INPUT 1 "memWrite_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "WriteData_i"
    .port_info 4 /OUTPUT 32 "ReadData_o"
v0x7fba3e48b5a0_0 .net "ALUOut_i", 31 0, v0x7fba3e48c150_0;  alias, 1 drivers
v0x7fba3e48b660_0 .var "ReadData_o", 31 0;
v0x7fba3e48b700_0 .net8 "WriteData_i", 31 0, RS_0x10582b818;  2 drivers
v0x7fba3e48b7b0_0 .net8 "memRead_i", 0 0, RS_0x10582b848;  2 drivers
v0x7fba3e48b850_0 .net8 "memWrite_i", 0 0, RS_0x10582b878;  2 drivers
v0x7fba3e48b930 .array "memory", 31 0, 31 0;
E_0x7fba3e48b440/0 .event edge, v0x7fba3e48b850_0, v0x7fba3e48b700_0, v0x7fba3e48b5a0_0, v0x7fba3e48b7b0_0;
v0x7fba3e48b930_0 .array/port v0x7fba3e48b930, 0;
v0x7fba3e48b930_1 .array/port v0x7fba3e48b930, 1;
v0x7fba3e48b930_2 .array/port v0x7fba3e48b930, 2;
v0x7fba3e48b930_3 .array/port v0x7fba3e48b930, 3;
E_0x7fba3e48b440/1 .event edge, v0x7fba3e48b930_0, v0x7fba3e48b930_1, v0x7fba3e48b930_2, v0x7fba3e48b930_3;
v0x7fba3e48b930_4 .array/port v0x7fba3e48b930, 4;
v0x7fba3e48b930_5 .array/port v0x7fba3e48b930, 5;
v0x7fba3e48b930_6 .array/port v0x7fba3e48b930, 6;
v0x7fba3e48b930_7 .array/port v0x7fba3e48b930, 7;
E_0x7fba3e48b440/2 .event edge, v0x7fba3e48b930_4, v0x7fba3e48b930_5, v0x7fba3e48b930_6, v0x7fba3e48b930_7;
v0x7fba3e48b930_8 .array/port v0x7fba3e48b930, 8;
v0x7fba3e48b930_9 .array/port v0x7fba3e48b930, 9;
v0x7fba3e48b930_10 .array/port v0x7fba3e48b930, 10;
v0x7fba3e48b930_11 .array/port v0x7fba3e48b930, 11;
E_0x7fba3e48b440/3 .event edge, v0x7fba3e48b930_8, v0x7fba3e48b930_9, v0x7fba3e48b930_10, v0x7fba3e48b930_11;
v0x7fba3e48b930_12 .array/port v0x7fba3e48b930, 12;
v0x7fba3e48b930_13 .array/port v0x7fba3e48b930, 13;
v0x7fba3e48b930_14 .array/port v0x7fba3e48b930, 14;
v0x7fba3e48b930_15 .array/port v0x7fba3e48b930, 15;
E_0x7fba3e48b440/4 .event edge, v0x7fba3e48b930_12, v0x7fba3e48b930_13, v0x7fba3e48b930_14, v0x7fba3e48b930_15;
v0x7fba3e48b930_16 .array/port v0x7fba3e48b930, 16;
v0x7fba3e48b930_17 .array/port v0x7fba3e48b930, 17;
v0x7fba3e48b930_18 .array/port v0x7fba3e48b930, 18;
v0x7fba3e48b930_19 .array/port v0x7fba3e48b930, 19;
E_0x7fba3e48b440/5 .event edge, v0x7fba3e48b930_16, v0x7fba3e48b930_17, v0x7fba3e48b930_18, v0x7fba3e48b930_19;
v0x7fba3e48b930_20 .array/port v0x7fba3e48b930, 20;
v0x7fba3e48b930_21 .array/port v0x7fba3e48b930, 21;
v0x7fba3e48b930_22 .array/port v0x7fba3e48b930, 22;
v0x7fba3e48b930_23 .array/port v0x7fba3e48b930, 23;
E_0x7fba3e48b440/6 .event edge, v0x7fba3e48b930_20, v0x7fba3e48b930_21, v0x7fba3e48b930_22, v0x7fba3e48b930_23;
v0x7fba3e48b930_24 .array/port v0x7fba3e48b930, 24;
v0x7fba3e48b930_25 .array/port v0x7fba3e48b930, 25;
v0x7fba3e48b930_26 .array/port v0x7fba3e48b930, 26;
v0x7fba3e48b930_27 .array/port v0x7fba3e48b930, 27;
E_0x7fba3e48b440/7 .event edge, v0x7fba3e48b930_24, v0x7fba3e48b930_25, v0x7fba3e48b930_26, v0x7fba3e48b930_27;
v0x7fba3e48b930_28 .array/port v0x7fba3e48b930, 28;
v0x7fba3e48b930_29 .array/port v0x7fba3e48b930, 29;
v0x7fba3e48b930_30 .array/port v0x7fba3e48b930, 30;
v0x7fba3e48b930_31 .array/port v0x7fba3e48b930, 31;
E_0x7fba3e48b440/8 .event edge, v0x7fba3e48b930_28, v0x7fba3e48b930_29, v0x7fba3e48b930_30, v0x7fba3e48b930_31;
E_0x7fba3e48b440 .event/or E_0x7fba3e48b440/0, E_0x7fba3e48b440/1, E_0x7fba3e48b440/2, E_0x7fba3e48b440/3, E_0x7fba3e48b440/4, E_0x7fba3e48b440/5, E_0x7fba3e48b440/6, E_0x7fba3e48b440/7, E_0x7fba3e48b440/8;
S_0x7fba3e48bd50 .scope module, "EX_MEM" "EX_MEM" 4 213, 10 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "mux7_i"
    .port_info 4 /INPUT 5 "mux3_i"
    .port_info 5 /INPUT 2 "MEM_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "ALUOut_o"
    .port_info 8 /OUTPUT 32 "mux7_o"
    .port_info 9 /OUTPUT 5 "mux3_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
v0x7fba3e48c080_0 .net "ALUOut_i", 31 0, L_0x7fba3e49a390;  alias, 1 drivers
v0x7fba3e48c150_0 .var "ALUOut_o", 31 0;
v0x7fba3e48c200_0 .net "MEM_i", 1 0, v0x7fba3e48e940_0;  alias, 1 drivers
v0x7fba3e48c2b0_0 .var "MemRead_o", 0 0;
v0x7fba3e48c360_0 .var "MemWrite_o", 0 0;
v0x7fba3e48c430_0 .net8 "WB_i", 1 0, RS_0x10582bfc8;  2 drivers
v0x7fba3e48c4c0_0 .var "WB_o", 1 0;
v0x7fba3e48c570_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e48c610_0 .net8 "mux3_i", 4 0, RS_0x10582c058;  2 drivers
v0x7fba3e48c740_0 .var "mux3_o", 4 0;
v0x7fba3e48c7f0_0 .net "mux7_i", 31 0, v0x7fba3e493620_0;  alias, 1 drivers
v0x7fba3e48c8a0_0 .var "mux7_o", 31 0;
E_0x7fba3e48b390 .event negedge, v0x7fba3e48c570_0;
S_0x7fba3e48ca30 .scope module, "ForwardingUnit" "ForwardingUnit" 4 248, 11 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RegRs"
    .port_info 1 /INPUT 5 "ID_EX_RegRt"
    .port_info 2 /INPUT 1 "EX_MEM_regWrite_i"
    .port_info 3 /INPUT 5 "EX_MEM_RegRd_i"
    .port_info 4 /INPUT 1 "MEM_WB_regWrite_i"
    .port_info 5 /INPUT 5 "MEM_WB_RegRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x7fba3e49b340 .functor BUFZ 2, v0x7fba3e48d2b0_0, C4<00>, C4<00>, C4<00>;
L_0x7fba3e49b3b0 .functor BUFZ 2, v0x7fba3e48d3c0_0, C4<00>, C4<00>, C4<00>;
v0x7fba3e48cd50_0 .net "EX_MEM_RegRd_i", 4 0, v0x7fba3e48c740_0;  alias, 1 drivers
v0x7fba3e48ce20_0 .net "EX_MEM_regWrite_i", 0 0, L_0x7fba3e49b630;  1 drivers
v0x7fba3e48ceb0_0 .net "ForwardA_o", 1 0, L_0x7fba3e49b340;  1 drivers
v0x7fba3e48cf40_0 .net "ForwardB_o", 1 0, L_0x7fba3e49b3b0;  1 drivers
v0x7fba3e48cfd0_0 .net8 "ID_EX_RegRs", 4 0, RS_0x10582c3b8;  2 drivers
v0x7fba3e48d0b0_0 .net8 "ID_EX_RegRt", 4 0, RS_0x10582c3e8;  2 drivers
v0x7fba3e48d160_0 .net "MEM_WB_RegRd_i", 4 0, v0x7fba3e490c00_0;  alias, 1 drivers
v0x7fba3e48d210_0 .net "MEM_WB_regWrite_i", 0 0, L_0x7fba3e49b6d0;  1 drivers
v0x7fba3e48d2b0_0 .var "fa_temp", 1 0;
v0x7fba3e48d3c0_0 .var "fb_temp", 1 0;
E_0x7fba3e48cce0/0 .event edge, v0x7fba3e48ce20_0, v0x7fba3e48c740_0, v0x7fba3e48cfd0_0, v0x7fba3e48d0b0_0;
E_0x7fba3e48cce0/1 .event edge, v0x7fba3e48d210_0, v0x7fba3e48d160_0;
E_0x7fba3e48cce0 .event/or E_0x7fba3e48cce0/0, E_0x7fba3e48cce0/1;
S_0x7fba3e48d4f0 .scope module, "HazardDetection" "HazardDetection" 4 167, 12 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "IDEX_MemRead_i"
    .port_info 2 /INPUT 5 "IDEX_RegisterRt_i"
    .port_info 3 /INPUT 32 "instr_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "MUX8_o"
v0x7fba3e48d7e0_0 .net "IDEX_MemRead_i", 1 0, L_0x7fba3e49a7b0;  1 drivers
v0x7fba3e48d8a0_0 .net "IDEX_RegisterRt_i", 4 0, v0x7fba3e48ef70_0;  alias, 1 drivers
v0x7fba3e48d950_0 .var "IFIDWrite_o", 0 0;
v0x7fba3e48da00_0 .var "MUX8_o", 0 0;
v0x7fba3e48daa0_0 .var "PCWrite_o", 0 0;
v0x7fba3e48db80_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e48dc10_0 .net "instr_i", 31 0, v0x7fba3e48fac0_0;  alias, 1 drivers
E_0x7fba3e48cbe0 .event posedge, v0x7fba3e48c570_0;
S_0x7fba3e48dd60 .scope module, "ID_EX" "ID_EX" 4 187, 13 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "instr1115_i"
    .port_info 2 /INPUT 5 "instr1620_MUX_i"
    .port_info 3 /INPUT 5 "instr1620_FW_i"
    .port_info 4 /INPUT 5 "instr2125_i"
    .port_info 5 /INPUT 32 "sign_extend_i"
    .port_info 6 /INPUT 32 "RS_data_i"
    .port_info 7 /INPUT 32 "RT_data_i"
    .port_info 8 /INPUT 2 "ctrl_WB_i"
    .port_info 9 /INPUT 2 "ctrl_M_i"
    .port_info 10 /INPUT 4 "ctrl_EX_i"
    .port_info 11 /OUTPUT 5 "instr1115_o"
    .port_info 12 /OUTPUT 5 "instr1620_MUX_o"
    .port_info 13 /OUTPUT 5 "instr1620_FW_o"
    .port_info 14 /OUTPUT 5 "instr2125_o"
    .port_info 15 /OUTPUT 32 "sign_extend_o"
    .port_info 16 /OUTPUT 32 "RS_data_o"
    .port_info 17 /OUTPUT 32 "RT_data_o"
    .port_info 18 /OUTPUT 2 "ctrl_WB_o"
    .port_info 19 /OUTPUT 2 "ctrl_M_o"
    .port_info 20 /OUTPUT 1 "ALUSrc_o"
    .port_info 21 /OUTPUT 2 "ALUOp_o"
    .port_info 22 /OUTPUT 1 "RegDst_o"
v0x7fba3e48e200_0 .var "ALUOp_o", 1 0;
v0x7fba3e48e2d0_0 .var "ALUSrc_o", 0 0;
v0x7fba3e48e360_0 .net "RS_data_i", 31 0, L_0x7fba3e499500;  alias, 1 drivers
v0x7fba3e48e3f0_0 .var "RS_data_o", 31 0;
v0x7fba3e48e490_0 .net "RT_data_i", 31 0, L_0x7fba3e499810;  alias, 1 drivers
v0x7fba3e48e580_0 .var "RT_data_o", 31 0;
v0x7fba3e48e630_0 .var "RegDst_o", 0 0;
v0x7fba3e48e6d0_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e48e7a0_0 .net "ctrl_EX_i", 3 0, L_0x7fba3e49af80;  1 drivers
v0x7fba3e48e8b0_0 .net "ctrl_M_i", 1 0, L_0x7fba3e49aee0;  1 drivers
v0x7fba3e48e940_0 .var "ctrl_M_o", 1 0;
v0x7fba3e48ea00_0 .net "ctrl_WB_i", 1 0, L_0x7fba3e49adb0;  1 drivers
v0x7fba3e48ea90_0 .var "ctrl_WB_o", 1 0;
v0x7fba3e48eb20_0 .net "instr1115_i", 4 0, L_0x7fba3e49a9c0;  1 drivers
v0x7fba3e48ebc0_0 .var "instr1115_o", 4 0;
v0x7fba3e48ec70_0 .net "instr1620_FW_i", 4 0, L_0x7fba3e49ac70;  1 drivers
v0x7fba3e48ed20_0 .var "instr1620_FW_o", 4 0;
v0x7fba3e48eee0_0 .net "instr1620_MUX_i", 4 0, L_0x7fba3e49abd0;  1 drivers
v0x7fba3e48ef70_0 .var "instr1620_MUX_o", 4 0;
v0x7fba3e48f000_0 .net "instr2125_i", 4 0, L_0x7fba3e49ad10;  1 drivers
v0x7fba3e48f090_0 .var "instr2125_o", 4 0;
v0x7fba3e48f120_0 .net "sign_extend_i", 31 0, L_0x7fba3e499ff0;  alias, 1 drivers
v0x7fba3e48f1c0_0 .var "sign_extend_o", 31 0;
S_0x7fba3e48f4a0 .scope module, "IF_ID" "IF_ID" 4 177, 14 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 1 "IFIDWrite_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "addr_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x7fba3e48f740_0 .net8 "IFIDWrite_i", 0 0, RS_0x10582c6b8;  2 drivers
v0x7fba3e48df10_0 .net "addr_i", 31 0, L_0x7fba3e4984b0;  alias, 1 drivers
v0x7fba3e48f800_0 .var "addr_o", 31 0;
v0x7fba3e48f8d0_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e48f960_0 .net "flush_i", 0 0, L_0x7fba3e498400;  alias, 1 drivers
v0x7fba3e48fa30_0 .net "instr_i", 31 0, L_0x7fba3e499250;  1 drivers
v0x7fba3e48fac0_0 .var "instr_o", 31 0;
S_0x7fba3e48fc30 .scope module, "Instruction_Memory" "Instruction_Memory" 4 75, 15 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fba3e499250 .functor BUFZ 32, L_0x7fba3e498f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba3e48fe10_0 .net *"_s0", 31 0, L_0x7fba3e498f50;  1 drivers
v0x7fba3e48fec0_0 .net *"_s2", 31 0, L_0x7fba3e4990f0;  1 drivers
v0x7fba3e48ff60_0 .net *"_s4", 29 0, L_0x7fba3e498ff0;  1 drivers
L_0x10585d128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e48fff0_0 .net *"_s6", 1 0, L_0x10585d128;  1 drivers
v0x7fba3e4900a0_0 .net "addr_i", 31 0, v0x7fba3e494240_0;  alias, 1 drivers
v0x7fba3e490180_0 .net "instr_o", 31 0, L_0x7fba3e499250;  alias, 1 drivers
v0x7fba3e490230 .array "memory", 255 0, 31 0;
L_0x7fba3e498f50 .array/port v0x7fba3e490230, L_0x7fba3e4990f0;
L_0x7fba3e498ff0 .part v0x7fba3e494240_0, 2, 30;
L_0x7fba3e4990f0 .concat [ 30 2 0 0], L_0x7fba3e498ff0, L_0x10585d128;
S_0x7fba3e4902f0 .scope module, "MEM_WB" "MEM_WB" 4 228, 16 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ReadData_i"
    .port_info 3 /INPUT 5 "mux3_i"
    .port_info 4 /INPUT 32 "immed_i"
    .port_info 5 /OUTPUT 2 "WB_o"
    .port_info 6 /OUTPUT 32 "ReadData_o"
    .port_info 7 /OUTPUT 5 "mux3_o"
    .port_info 8 /OUTPUT 32 "immed_o"
v0x7fba3e4905d0_0 .net "ReadData_i", 31 0, v0x7fba3e48b660_0;  1 drivers
v0x7fba3e490690_0 .var "ReadData_o", 31 0;
v0x7fba3e490730_0 .net "WB_i", 1 0, v0x7fba3e48c4c0_0;  alias, 1 drivers
v0x7fba3e490800_0 .var "WB_o", 1 0;
v0x7fba3e4908a0_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e4909f0_0 .net "immed_i", 31 0, v0x7fba3e48c150_0;  alias, 1 drivers
v0x7fba3e490a80_0 .var "immed_o", 31 0;
v0x7fba3e490b20_0 .net "mux3_i", 4 0, v0x7fba3e48c740_0;  alias, 1 drivers
v0x7fba3e490c00_0 .var "mux3_o", 4 0;
S_0x7fba3e490d90 .scope module, "MUX_1" "MUX32" 4 91, 17 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fba3e490fd0_0 .net "data1_i", 31 0, L_0x7fba3e4984b0;  alias, 1 drivers
v0x7fba3e4910c0_0 .net "data2_i", 31 0, L_0x7fba3e4986b0;  alias, 1 drivers
v0x7fba3e491160_0 .var "data_o", 31 0;
v0x7fba3e491210_0 .net "select_i", 0 0, L_0x7fba3e498310;  alias, 1 drivers
E_0x7fba3e490f70 .event edge, v0x7fba3e491210_0, v0x7fba3e489a80_0, v0x7fba3e48ab10_0;
S_0x7fba3e491310 .scope module, "MUX_2" "MUX32" 4 98, 17 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fba3e491580_0 .net "data1_i", 31 0, v0x7fba3e491160_0;  alias, 1 drivers
v0x7fba3e491650_0 .net "data2_i", 31 0, L_0x7fba3e498e30;  alias, 1 drivers
v0x7fba3e4916f0_0 .var "data_o", 31 0;
v0x7fba3e4917b0_0 .net "select_i", 0 0, v0x7fba3e48b0e0_0;  alias, 1 drivers
E_0x7fba3e491520 .event edge, v0x7fba3e48b0e0_0, v0x7fba3e491650_0, v0x7fba3e491160_0;
S_0x7fba3e4918b0 .scope module, "MUX_3" "MUX5" 4 105, 18 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7fba3e491b20_0 .net "data1_i", 4 0, v0x7fba3e48ebc0_0;  1 drivers
v0x7fba3e491bf0_0 .net "data2_i", 4 0, v0x7fba3e48ef70_0;  alias, 1 drivers
v0x7fba3e491cc0_0 .var "data_o", 4 0;
v0x7fba3e491d70_0 .net "select_i", 0 0, v0x7fba3e48e630_0;  1 drivers
E_0x7fba3e491ac0 .event edge, v0x7fba3e48e630_0, v0x7fba3e48d8a0_0, v0x7fba3e48ebc0_0;
S_0x7fba3e491e60 .scope module, "MUX_4" "MUX32" 4 112, 17 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fba3e4921d0_0 .net "data1_i", 31 0, v0x7fba3e48f1c0_0;  alias, 1 drivers
v0x7fba3e4922a0_0 .net "data2_i", 31 0, v0x7fba3e493620_0;  alias, 1 drivers
v0x7fba3e492330_0 .var "data_o", 31 0;
v0x7fba3e4923c0_0 .net "select_i", 0 0, v0x7fba3e48e2d0_0;  1 drivers
E_0x7fba3e492170 .event edge, v0x7fba3e48e2d0_0, v0x7fba3e48c7f0_0, v0x7fba3e48f1c0_0;
S_0x7fba3e492480 .scope module, "MUX_5" "MUX32" 4 119, 17 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fba3e4926f0_0 .net "data1_i", 31 0, v0x7fba3e490690_0;  1 drivers
v0x7fba3e4927c0_0 .net "data2_i", 31 0, v0x7fba3e490a80_0;  1 drivers
v0x7fba3e492870_0 .var "data_o", 31 0;
v0x7fba3e492920_0 .net "select_i", 0 0, L_0x7fba3e499c10;  1 drivers
E_0x7fba3e492690 .event edge, v0x7fba3e492920_0, v0x7fba3e490a80_0, v0x7fba3e490690_0;
S_0x7fba3e492a20 .scope module, "MUX_6" "MUX3" 4 126, 19 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fba3e492cc0_0 .net "data1_i", 31 0, v0x7fba3e48e3f0_0;  1 drivers
v0x7fba3e492d90_0 .net "data2_i", 31 0, v0x7fba3e492870_0;  alias, 1 drivers
v0x7fba3e492e40_0 .net "data3_i", 31 0, v0x7fba3e48c150_0;  alias, 1 drivers
v0x7fba3e492ef0_0 .var "data_o", 31 0;
v0x7fba3e492fa0_0 .net "select_i", 1 0, L_0x7fba3e49b340;  alias, 1 drivers
E_0x7fba3e492c80 .event edge, v0x7fba3e48ceb0_0, v0x7fba3e48b5a0_0, v0x7fba3e492870_0, v0x7fba3e48e3f0_0;
S_0x7fba3e4930e0 .scope module, "MUX_7" "MUX3" 4 134, 19 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fba3e493370_0 .net "data1_i", 31 0, v0x7fba3e48e580_0;  1 drivers
v0x7fba3e493440_0 .net "data2_i", 31 0, v0x7fba3e492870_0;  alias, 1 drivers
v0x7fba3e493510_0 .net "data3_i", 31 0, v0x7fba3e48c150_0;  alias, 1 drivers
v0x7fba3e493620_0 .var "data_o", 31 0;
v0x7fba3e4936c0_0 .net "select_i", 1 0, L_0x7fba3e49b3b0;  alias, 1 drivers
E_0x7fba3e493310 .event edge, v0x7fba3e48cf40_0, v0x7fba3e48b5a0_0, v0x7fba3e492870_0, v0x7fba3e48e580_0;
S_0x7fba3e4937f0 .scope module, "MUX_8" "MUX8" 4 142, 20 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7fba3e493a50_0 .net8 "data1_i", 7 0, RS_0x10582b698;  2 drivers
L_0x10585d200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fba3e493b20_0 .net "data2_i", 7 0, L_0x10585d200;  1 drivers
v0x7fba3e493bc0_0 .var "data_o", 7 0;
v0x7fba3e493c80_0 .net "select_i", 0 0, v0x7fba3e48da00_0;  1 drivers
E_0x7fba3e492bd0 .event edge, v0x7fba3e48da00_0, v0x7fba3e493b20_0, v0x7fba3e48b020_0;
S_0x7fba3e493d80 .scope module, "PC" "PC" 4 66, 21 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fba3e494040_0 .net "PCWrite_i", 0 0, v0x7fba3e48daa0_0;  1 drivers
v0x7fba3e4940e0_0 .net "clk_i", 0 0, L_0x7fba3e498020;  alias, 1 drivers
v0x7fba3e494170_0 .net "pc_i", 31 0, v0x7fba3e4916f0_0;  1 drivers
v0x7fba3e494240_0 .var "pc_o", 31 0;
v0x7fba3e494310_0 .net "rst_i", 0 0, v0x7fba3e497a40_0;  alias, 1 drivers
v0x7fba3e4943e0_0 .net "start_i", 0 0, v0x7fba3e497b20_0;  alias, 1 drivers
E_0x7fba3e493ff0/0 .event negedge, v0x7fba3e494310_0;
E_0x7fba3e493ff0/1 .event posedge, v0x7fba3e4940e0_0;
E_0x7fba3e493ff0 .event/or E_0x7fba3e493ff0/0, E_0x7fba3e493ff0/1;
S_0x7fba3e494500 .scope module, "Registers" "Registers" 4 80, 22 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fba3e499500 .functor BUFZ 32, L_0x7fba3e499340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fba3e499810 .functor BUFZ 32, L_0x7fba3e4995f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fba3e4947b0_0 .net "RDaddr_i", 4 0, v0x7fba3e490c00_0;  alias, 1 drivers
v0x7fba3e494880_0 .net "RDdata_i", 31 0, v0x7fba3e492870_0;  alias, 1 drivers
v0x7fba3e494910_0 .net "RSaddr_i", 4 0, L_0x7fba3e499900;  1 drivers
v0x7fba3e4949a0_0 .net "RSdata_o", 31 0, L_0x7fba3e499500;  alias, 1 drivers
v0x7fba3e494a50_0 .net "RTaddr_i", 4 0, L_0x7fba3e499a10;  1 drivers
v0x7fba3e494b30_0 .net "RTdata_o", 31 0, L_0x7fba3e499810;  alias, 1 drivers
v0x7fba3e494bd0_0 .net "RegWrite_i", 0 0, L_0x7fba3e499af0;  1 drivers
v0x7fba3e494c60_0 .net *"_s0", 31 0, L_0x7fba3e499340;  1 drivers
v0x7fba3e494d10_0 .net *"_s10", 6 0, L_0x7fba3e4996b0;  1 drivers
L_0x10585d1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e494e40_0 .net *"_s13", 1 0, L_0x10585d1b8;  1 drivers
v0x7fba3e494ef0_0 .net *"_s2", 6 0, L_0x7fba3e4993e0;  1 drivers
L_0x10585d170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e494fa0_0 .net *"_s5", 1 0, L_0x10585d170;  1 drivers
v0x7fba3e495050_0 .net *"_s8", 31 0, L_0x7fba3e4995f0;  1 drivers
v0x7fba3e495100_0 .net "clk_i", 0 0, v0x7fba3e4979a0_0;  alias, 1 drivers
v0x7fba3e495190 .array "register", 31 0, 31 0;
L_0x7fba3e499340 .array/port v0x7fba3e495190, L_0x7fba3e4993e0;
L_0x7fba3e4993e0 .concat [ 5 2 0 0], L_0x7fba3e499900, L_0x10585d170;
L_0x7fba3e4995f0 .array/port v0x7fba3e495190, L_0x7fba3e4996b0;
L_0x7fba3e4996b0 .concat [ 5 2 0 0], L_0x7fba3e499a10, L_0x10585d1b8;
S_0x7fba3e4952b0 .scope module, "Sign_Extend" "Sign_Extend" 4 149, 23 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fba3e4954a0_0 .net *"_s1", 0 0, L_0x7fba3e499d60;  1 drivers
v0x7fba3e495560_0 .net *"_s2", 15 0, L_0x7fba3e499e00;  1 drivers
v0x7fba3e495600_0 .net "data_i", 15 0, L_0x7fba3e49a2f0;  1 drivers
v0x7fba3e495690_0 .net "data_o", 31 0, L_0x7fba3e499ff0;  alias, 1 drivers
L_0x7fba3e499d60 .part L_0x7fba3e49a2f0, 15, 1;
LS_0x7fba3e499e00_0_0 .concat [ 1 1 1 1], L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60;
LS_0x7fba3e499e00_0_4 .concat [ 1 1 1 1], L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60;
LS_0x7fba3e499e00_0_8 .concat [ 1 1 1 1], L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60;
LS_0x7fba3e499e00_0_12 .concat [ 1 1 1 1], L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60, L_0x7fba3e499d60;
L_0x7fba3e499e00 .concat [ 4 4 4 4], LS_0x7fba3e499e00_0_0, LS_0x7fba3e499e00_0_4, LS_0x7fba3e499e00_0_8, LS_0x7fba3e499e00_0_12;
L_0x7fba3e499ff0 .concat [ 16 16 0 0], L_0x7fba3e49a2f0, L_0x7fba3e499e00;
S_0x7fba3e495770 .scope module, "shiftLeft2_26" "shiftLeft2_26" 4 61, 24 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7fba3e495950_0 .net *"_s0", 27 0, L_0x7fba3e498990;  1 drivers
L_0x10585d098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e495a10_0 .net *"_s3", 1 0, L_0x10585d098;  1 drivers
v0x7fba3e495ac0_0 .net *"_s6", 25 0, L_0x7fba3e498a70;  1 drivers
L_0x10585d0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e495b80_0 .net *"_s8", 1 0, L_0x10585d0e0;  1 drivers
v0x7fba3e495c30_0 .net "data_i", 25 0, L_0x7fba3e498cd0;  1 drivers
v0x7fba3e495d20_0 .net "data_o", 27 0, L_0x7fba3e498b70;  1 drivers
L_0x7fba3e498990 .concat [ 26 2 0 0], L_0x7fba3e498cd0, L_0x10585d098;
L_0x7fba3e498a70 .part L_0x7fba3e498990, 0, 26;
L_0x7fba3e498b70 .concat [ 2 26 0 0], L_0x10585d0e0, L_0x7fba3e498a70;
S_0x7fba3e495e00 .scope module, "shiftLeft2_32" "shiftLeft2_32" 4 56, 25 1 0, S_0x7fba3e4894d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fba3e495fe0_0 .net *"_s2", 29 0, L_0x7fba3e498790;  1 drivers
L_0x10585d050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fba3e496080_0 .net *"_s4", 1 0, L_0x10585d050;  1 drivers
v0x7fba3e496130_0 .net "data_i", 31 0, L_0x7fba3e499ff0;  alias, 1 drivers
v0x7fba3e496220_0 .net "data_o", 31 0, L_0x7fba3e4988b0;  alias, 1 drivers
L_0x7fba3e498790 .part L_0x7fba3e499ff0, 0, 30;
L_0x7fba3e4988b0 .concat [ 2 30 0 0], L_0x10585d050, L_0x7fba3e498790;
    .scope S_0x7fba3e48ac20;
T_0 ;
    %wait E_0x7fba3e48ae90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba3e48aec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba3e48b0e0_0, 0;
    %load/vec4 v0x7fba3e48af70_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 236, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba3e48aec0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fba3e48b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba3e48b0e0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fba3e493d80;
T_1 ;
    %wait E_0x7fba3e493ff0;
    %load/vec4 v0x7fba3e494310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fba3e494240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fba3e4943e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fba3e494240_0;
    %assign/vec4 v0x7fba3e494240_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fba3e494040_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fba3e4943e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fba3e494170_0;
    %assign/vec4 v0x7fba3e494240_0, 0;
T_1.6 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fba3e494500;
T_2 ;
    %wait E_0x7fba3e48cbe0;
    %load/vec4 v0x7fba3e494bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fba3e494880_0;
    %load/vec4 v0x7fba3e4947b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fba3e495190, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fba3e490d90;
T_3 ;
    %wait E_0x7fba3e490f70;
    %load/vec4 v0x7fba3e491210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fba3e4910c0_0;
    %store/vec4 v0x7fba3e491160_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fba3e490fd0_0;
    %store/vec4 v0x7fba3e491160_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fba3e491310;
T_4 ;
    %wait E_0x7fba3e491520;
    %load/vec4 v0x7fba3e4917b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fba3e491650_0;
    %store/vec4 v0x7fba3e4916f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fba3e491580_0;
    %store/vec4 v0x7fba3e4916f0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fba3e4918b0;
T_5 ;
    %wait E_0x7fba3e491ac0;
    %load/vec4 v0x7fba3e491d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fba3e491bf0_0;
    %store/vec4 v0x7fba3e491cc0_0, 0, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fba3e491b20_0;
    %store/vec4 v0x7fba3e491cc0_0, 0, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fba3e491e60;
T_6 ;
    %wait E_0x7fba3e492170;
    %load/vec4 v0x7fba3e4923c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fba3e4922a0_0;
    %store/vec4 v0x7fba3e492330_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fba3e4921d0_0;
    %store/vec4 v0x7fba3e492330_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fba3e492480;
T_7 ;
    %wait E_0x7fba3e492690;
    %load/vec4 v0x7fba3e492920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fba3e4927c0_0;
    %store/vec4 v0x7fba3e492870_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fba3e4926f0_0;
    %store/vec4 v0x7fba3e492870_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fba3e492a20;
T_8 ;
    %wait E_0x7fba3e492c80;
    %load/vec4 v0x7fba3e492fa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fba3e492e40_0;
    %store/vec4 v0x7fba3e492ef0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fba3e492fa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fba3e492d90_0;
    %store/vec4 v0x7fba3e492ef0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fba3e492cc0_0;
    %store/vec4 v0x7fba3e492ef0_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fba3e4930e0;
T_9 ;
    %wait E_0x7fba3e493310;
    %load/vec4 v0x7fba3e4936c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fba3e493510_0;
    %store/vec4 v0x7fba3e493620_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fba3e4936c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fba3e493440_0;
    %store/vec4 v0x7fba3e493620_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fba3e493370_0;
    %store/vec4 v0x7fba3e493620_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fba3e4937f0;
T_10 ;
    %wait E_0x7fba3e492bd0;
    %load/vec4 v0x7fba3e493c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fba3e493b20_0;
    %store/vec4 v0x7fba3e493bc0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fba3e493a50_0;
    %store/vec4 v0x7fba3e493bc0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fba3e489b90;
T_11 ;
    %wait E_0x7fba3e489db0;
    %load/vec4 v0x7fba3e489e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fba3e489ec0_0;
    %load/vec4 v0x7fba3e489f70_0;
    %and;
    %store/vec4 v0x7fba3e48a0e0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7fba3e489ec0_0;
    %load/vec4 v0x7fba3e489f70_0;
    %or;
    %store/vec4 v0x7fba3e48a0e0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fba3e489ec0_0;
    %load/vec4 v0x7fba3e489f70_0;
    %add;
    %store/vec4 v0x7fba3e48a0e0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7fba3e489ec0_0;
    %load/vec4 v0x7fba3e489f70_0;
    %sub;
    %store/vec4 v0x7fba3e48a0e0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7fba3e489ec0_0;
    %load/vec4 v0x7fba3e489f70_0;
    %mul;
    %store/vec4 v0x7fba3e48a0e0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fba3e48a210;
T_12 ;
    %wait E_0x7fba3e48a430;
    %load/vec4 v0x7fba3e48a540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fba3e48a6a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fba3e48a5e0_0, 0, 3;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fba3e48d4f0;
T_13 ;
    %wait E_0x7fba3e48cbe0;
    %load/vec4 v0x7fba3e48d7e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fba3e48d8a0_0;
    %load/vec4 v0x7fba3e48dc10_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fba3e48d8a0_0;
    %load/vec4 v0x7fba3e48dc10_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba3e48da00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba3e48da00_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fba3e48d4f0;
T_14 ;
    %wait E_0x7fba3e48b390;
    %load/vec4 v0x7fba3e48d7e0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fba3e48d8a0_0;
    %load/vec4 v0x7fba3e48dc10_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fba3e48d8a0_0;
    %load/vec4 v0x7fba3e48dc10_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba3e48daa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fba3e48d950_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba3e48daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fba3e48d950_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fba3e48f4a0;
T_15 ;
    %wait E_0x7fba3e48b390;
    %load/vec4 v0x7fba3e48f960_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fba3e48df10_0;
    %assign/vec4 v0x7fba3e48f800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fba3e48fac0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fba3e48f740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fba3e48df10_0;
    %assign/vec4 v0x7fba3e48f800_0, 0;
    %load/vec4 v0x7fba3e48fa30_0;
    %assign/vec4 v0x7fba3e48fac0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fba3e48dd60;
T_16 ;
    %wait E_0x7fba3e48b390;
    %load/vec4 v0x7fba3e48eb20_0;
    %assign/vec4 v0x7fba3e48ebc0_0, 0;
    %load/vec4 v0x7fba3e48eee0_0;
    %assign/vec4 v0x7fba3e48ef70_0, 0;
    %load/vec4 v0x7fba3e48ec70_0;
    %assign/vec4 v0x7fba3e48ed20_0, 0;
    %load/vec4 v0x7fba3e48f000_0;
    %assign/vec4 v0x7fba3e48f090_0, 0;
    %load/vec4 v0x7fba3e48f120_0;
    %assign/vec4 v0x7fba3e48f1c0_0, 0;
    %load/vec4 v0x7fba3e48e360_0;
    %assign/vec4 v0x7fba3e48e3f0_0, 0;
    %load/vec4 v0x7fba3e48e490_0;
    %assign/vec4 v0x7fba3e48e580_0, 0;
    %load/vec4 v0x7fba3e48ea00_0;
    %assign/vec4 v0x7fba3e48ea90_0, 0;
    %load/vec4 v0x7fba3e48e7a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fba3e48e630_0, 0;
    %load/vec4 v0x7fba3e48e7a0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fba3e48e200_0, 0;
    %load/vec4 v0x7fba3e48e7a0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fba3e48e2d0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fba3e48bd50;
T_17 ;
    %wait E_0x7fba3e48b390;
    %load/vec4 v0x7fba3e48c430_0;
    %assign/vec4 v0x7fba3e48c4c0_0, 0;
    %load/vec4 v0x7fba3e48c080_0;
    %assign/vec4 v0x7fba3e48c150_0, 0;
    %load/vec4 v0x7fba3e48c7f0_0;
    %assign/vec4 v0x7fba3e48c8a0_0, 0;
    %load/vec4 v0x7fba3e48c610_0;
    %assign/vec4 v0x7fba3e48c740_0, 0;
    %load/vec4 v0x7fba3e48c200_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fba3e48c2b0_0, 0;
    %load/vec4 v0x7fba3e48c200_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fba3e48c360_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fba3e4902f0;
T_18 ;
    %wait E_0x7fba3e48b390;
    %load/vec4 v0x7fba3e490730_0;
    %assign/vec4 v0x7fba3e490800_0, 0;
    %load/vec4 v0x7fba3e4905d0_0;
    %assign/vec4 v0x7fba3e490690_0, 0;
    %load/vec4 v0x7fba3e4909f0_0;
    %assign/vec4 v0x7fba3e490a80_0, 0;
    %load/vec4 v0x7fba3e490b20_0;
    %assign/vec4 v0x7fba3e490c00_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fba3e48b1e0;
T_19 ;
    %wait E_0x7fba3e48b440;
    %load/vec4 v0x7fba3e48b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fba3e48b700_0;
    %load/vec4 v0x7fba3e48b5a0_0;
    %parti/s 16, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fba3e48b930, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fba3e48b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fba3e48b5a0_0;
    %parti/s 16, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fba3e48b930, 4;
    %assign/vec4 v0x7fba3e48b660_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fba3e48ca30;
T_20 ;
    %wait E_0x7fba3e48cce0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fba3e48d2b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fba3e48d3c0_0, 0, 2;
    %load/vec4 v0x7fba3e48ce20_0;
    %load/vec4 v0x7fba3e48cd50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fba3e48cd50_0;
    %load/vec4 v0x7fba3e48cfd0_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fba3e48d2b0_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x7fba3e48cd50_0;
    %load/vec4 v0x7fba3e48d0b0_0;
    %cmp/e;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fba3e48d3c0_0, 0, 2;
T_20.4 ;
T_20.0 ;
    %load/vec4 v0x7fba3e48d210_0;
    %load/vec4 v0x7fba3e48d160_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7fba3e48d160_0;
    %load/vec4 v0x7fba3e48cfd0_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fba3e48d2b0_0, 0, 2;
T_20.8 ;
    %load/vec4 v0x7fba3e48d160_0;
    %load/vec4 v0x7fba3e48d0b0_0;
    %cmp/e;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fba3e48d3c0_0, 0, 2;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fba3e46d250;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7fba3e4979a0_0;
    %inv;
    %store/vec4 v0x7fba3e4979a0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fba3e46d250;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497bf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7fba3e497d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fba3e497d50_0;
    %store/vec4a v0x7fba3e490230, 4, 0;
    %load/vec4 v0x7fba3e497d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7fba3e497d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fba3e497d50_0;
    %store/vec4a v0x7fba3e48b930, 4, 0;
    %load/vec4 v0x7fba3e497d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7fba3e497d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fba3e497d50_0;
    %store/vec4a v0x7fba3e495190, 4, 0;
    %load/vec4 v0x7fba3e497d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fba3e497d50_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba3e48b0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba3e48aec0_0, 0, 1;
    %vpi_call 3 42 "$readmemb", "instruction.txt", v0x7fba3e490230 {0 0 0};
    %vpi_func 3 45 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fba3e497de0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fba3e48b930, 4, 0;
    %vpi_call 3 50 "$dumpfile", "result.vcd" {0 0 0};
    %vpi_call 3 51 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba3e4979a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba3e497a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fba3e497b20_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba3e497a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fba3e497b20_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fba3e46d250;
T_23 ;
    %wait E_0x7fba3e48cbe0;
    %load/vec4 v0x7fba3e497bf0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 3 66 "$stop" {0 0 0};
T_23.0 ;
    %vpi_call 3 73 "$fdisplay", v0x7fba3e497de0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fba3e497bf0_0, v0x7fba3e497b20_0, v0x7fba3e497e90_0, v0x7fba3e497c80_0, v0x7fba3e494240_0 {0 0 0};
    %vpi_call 3 76 "$fdisplay", v0x7fba3e497de0_0, "Registers" {0 0 0};
    %vpi_call 3 77 "$fdisplay", v0x7fba3e497de0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fba3e495190, 0>, &A<v0x7fba3e495190, 8>, &A<v0x7fba3e495190, 16>, &A<v0x7fba3e495190, 24> {0 0 0};
    %vpi_call 3 78 "$fdisplay", v0x7fba3e497de0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fba3e495190, 1>, &A<v0x7fba3e495190, 9>, &A<v0x7fba3e495190, 17>, &A<v0x7fba3e495190, 25> {0 0 0};
    %vpi_call 3 79 "$fdisplay", v0x7fba3e497de0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fba3e495190, 2>, &A<v0x7fba3e495190, 10>, &A<v0x7fba3e495190, 18>, &A<v0x7fba3e495190, 26> {0 0 0};
    %vpi_call 3 80 "$fdisplay", v0x7fba3e497de0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fba3e495190, 3>, &A<v0x7fba3e495190, 11>, &A<v0x7fba3e495190, 19>, &A<v0x7fba3e495190, 27> {0 0 0};
    %vpi_call 3 81 "$fdisplay", v0x7fba3e497de0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fba3e495190, 4>, &A<v0x7fba3e495190, 12>, &A<v0x7fba3e495190, 20>, &A<v0x7fba3e495190, 28> {0 0 0};
    %vpi_call 3 82 "$fdisplay", v0x7fba3e497de0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fba3e495190, 5>, &A<v0x7fba3e495190, 13>, &A<v0x7fba3e495190, 21>, &A<v0x7fba3e495190, 29> {0 0 0};
    %vpi_call 3 83 "$fdisplay", v0x7fba3e497de0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fba3e495190, 6>, &A<v0x7fba3e495190, 14>, &A<v0x7fba3e495190, 22>, &A<v0x7fba3e495190, 30> {0 0 0};
    %vpi_call 3 84 "$fdisplay", v0x7fba3e497de0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fba3e495190, 7>, &A<v0x7fba3e495190, 15>, &A<v0x7fba3e495190, 23>, &A<v0x7fba3e495190, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 87 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x00 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 88 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x04 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 89 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x08 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 90 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x0c = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 91 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x10 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 92 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x14 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 93 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x18 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fba3e48b930, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 94 "$fdisplay", v0x7fba3e497de0_0, "Data Memory: 0x1c = %d", S<0,vec4,u128> {1 0 0};
    %vpi_call 3 96 "$fdisplay", v0x7fba3e497de0_0, "\012" {0 0 0};
    %load/vec4 v0x7fba3e497bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fba3e497bf0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "Equal.v";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "DataMemory.v";
    "EX_MEM.v";
    "ForwardingUnit.v";
    "HazardDetection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "shiftLeft2_26.v";
    "shiftLeft2_32.v";
