(S (NP (NP (DT A) (ADJP (CD three) (HYPH -) (JJ dimensional)) (NML (NML (NML (-LRB- -LRB-) (NN 3D) (-RRB- -RRB-)) (NN Network)) (HYPH -) (PP (IN on) (HYPH -) (NP (NN Chip))))) (-LRB- -LRB-) (NP (NN NoC)) (-RRB- -RRB-)) (VP (VBZ enables) (NP (NP (DT the) (NN design)) (PP (IN of) (NP (NML (NML (JJ high) (NN performance)) (CC and) (NML (JJ low) (NN power))) (NML (JJ many) (HYPH -) (NN core)) (NNS chips))))) (. .))
(S (S (NP (VBG Existing) (NN 3D) (NNS NoCs)) (VP (VBP are) (ADJP (JJ inadequate) (PP (IN for) (S (VP (VBG meeting) (NP (NP (DT the) (ADJP (RB ever) (HYPH -) (VBG increasing)) (NN performance) (NNS requirements)) (PP (IN of) (NP (NML (JJ many) (HYPH -) (NN core)) (NNS processors)))))))) (SBAR (IN since) (S (NP (PRP they)) (VP (VBP are) (NP (NP (JJ simple) (NNS extensions)) (PP (IN of) (NP (NML (JJ regular) (NN 2D)) (NNS architectures))))))))) (CC and) (S (NP (PRP they)) (VP (VBP do) (RB not) (ADVP (RB fully)) (VP (VB exploit) (NP (DT the) (NNS advantages)) (PP (VBN provided) (PP (IN by) (NP (NN 3D) (NN integration))))))) (. .))
(S (ADVP (RB Moreover)) (, ,) (NP (NP (DT the) (VBN anticipated) (NN performance) (NN gain)) (PP (IN of) (NP (NML (S (NP (DT a) (NN 3D) (NN NoC)) (HYPH -) (VP (VBD enabled)))) (NML (JJ many) (HYPH -) (NN core)) (NN chip)))) (VP (MD may) (VP (VB be) (VP (VBN compromised) (PP (IN due) (IN to) (NP (NP (NP (NP (DT the) (JJ potential) (NNS failures)) (PP (IN of) (PP (IN through) (HYPH -) (NP (NN silicon) (HYPH -) (NNS vias))))) (-LRB- -LRB-) (NP (NNS TSVs)) (-RRB- -RRB-)) (SBAR (WHNP (WDT that)) (S (VP (VBP are) (ADVP (RB predominantly)) (VP (VBN used) (PP (IN as) (NP (NP (JJ vertical) (NNS interconnects)) (PP (IN in) (NP (DT a) (NN 3D) (NN IC)))))))))))))) (. .))
(S (S (VP (TO To) (VP (VB address) (NP (DT these) (NNS problems))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (ADJP (NP (NN machine) (HYPH -) (NN learning)) (HYPH -) (VBN inspired)) (JJ predictive) (NN design) (NN methodology)) (PP (IN for) (NP (NP (ADJP (ADJP (NN energy) (HYPH -) (JJ efficient)) (CC and) (ADJP (JJ reliable)) (NP (JJ many) (HYPH -) (NN core))) (NNS architectures)) (VP (VBN enabled) (PP (IN by) (NP (NN 3D) (NN integration)))))))) (. .))
(S (NP (PRP We)) (VP (VBP demonstrate) (SBAR (IN that) (S (NP (DT a) (ADJP (JJ small) (HYPH -) (NN world)) (NML (NML (ADJP (NN network) (HYPH -) (VBN based)) (NN 3D) (NN NoC)) (-LRB- -LRB-) (NML (NN 3D) (NN SWNoC)) (-RRB- -RRB-))) (VP (VBZ performs) (ADJP (ADJP (RB significantly) (JJR better)) (PP (IN than) (NP (PRP$ its) (ADJP (NP (NN 3D) (NN MESH)) (HYPH -) (VBN based)) (NNS counterparts)))))))) (. .))
(S (PP (IN On) (ADJP (JJ average))) (, ,) (NP (DT the) (NN 3D) (NN SWNoC)) (VP (VBZ shows) (NP (CD 35) (NN %)) (NP (NP (NP (NML (NN energy) (HYPH -) (NN delay) (HYPH -) (NN product) (-LRB- -LRB-) (NN EDP) (-RRB- -RRB-)) (NN improvement)) (PP (IN over) (NP (NP (JJ 3D) (NN MESH)) (PP (IN for) (NP (DT the) (NN PARSEC)))))) (CC and) (NP (NP (NN SPLASH2) (NNS benchmarks)) (VP (VBN considered) (PP (IN in) (NP (DT this) (NN work))))))) (. .))
(S (S (VP (TO To) (VP (VB improve) (NP (NP (DT the) (NN reliability)) (PP (IN of) (NP (JJ 3D) (NN NoC))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (ADJP (ADVP (RB computationally)) (JJ efficient)) (ADJP (JJ spare) (HYPH -) (JJ vertical)) (NML (NN link) (-LRB- -LRB-) (NN sVL) (-RRB- -RRB-)) (NN allocation) (NN algorithm)) (PP (VBN based) (PP (IN on) (NP (DT a) (NML (NN state) (HYPH -) (NN space)) (NN search) (NN formulation)))))) (. .))
(S (NP (PRP$ Our) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (DT the) (VBN proposed) (NN sVL) (NN allocation) (NN algorithm)) (VP (MD can) (ADVP (RB significantly)) (VP (VB improve) (NP (NP (DT the) (NN reliability)) (CONJP (RB as) (RB well) (IN as)) (NP (NP (DT the) (NN lifetime)) (PP (IN of) (NP (JJ 3D) (NN SWNoC)))))))))) (. .))
