{
  "Top": "kernel_gelinearsolver_0",
  "RtlTop": "kernel_gelinearsolver_0",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_gelinearsolver_0_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "na": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "na",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dataA": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dataA_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dataA_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "dataB": {
      "index": "2",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dataB_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "dataB_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -default_slave_interface=s_axilite",
      "config_interface -m_axi_addr64=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -m_axi_conservative_mode=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=kernel_gelinearsolver_0",
      "config_dataflow -strict_mode=warning"
    ],
    "DirectiveTcl": ["set_directive_top kernel_gelinearsolver_0 -name kernel_gelinearsolver_0"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_gelinearsolver_0"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.9",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_gelinearsolver_0",
    "Version": "1.0",
    "DisplayName": "Kernel_gelinearsolver_0",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_gelinearsolver_0_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/jacksoncd\/solver-acceleration\/linear_solver_lib\/solver\/L2\/tests\/gelinearsolver\/kernel_gelinearsolver.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_gelinearsolver_0_control_s_axi.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_ddiv_64ns_64ns_64_31_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_dmul_64ns_64ns_64_8_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_dsub_64ns_64ns_64_8_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s_buf_i.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s_matA_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_getrf_core_double_2_4_2_s.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_getrf_core_double_2_4_2_s_rows_0.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_mul_31ns_32ns_61_2_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_mux_42_32_1_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_mux_42_64_1_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_trisolver_L_double_4_2_s.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_trisolver_U_double_4_2_s.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_udiv_32ns_32ns_2_36_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0_urem_32ns_32ns_3_36_1.vhd",
      "impl\/vhdl\/kernel_gelinearsolver_0.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_gelinearsolver_0_control_s_axi.v",
      "impl\/verilog\/kernel_gelinearsolver_0_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_ddiv_64ns_64ns_64_31_no_dsp_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_dmul_64ns_64ns_64_8_max_dsp_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_dsub_64ns_64ns_64_8_full_dsp_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s.v",
      "impl\/verilog\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s_buf_i.v",
      "impl\/verilog\/kernel_gelinearsolver_0_gelinearsolver_double_4_2_s_matA_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_getrf_core_double_2_4_2_s.v",
      "impl\/verilog\/kernel_gelinearsolver_0_getrf_core_double_2_4_2_s_rows_0.v",
      "impl\/verilog\/kernel_gelinearsolver_0_gmem0_m_axi.v",
      "impl\/verilog\/kernel_gelinearsolver_0_mul_31ns_32ns_61_2_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_mux_42_32_1_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_mux_42_64_1_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_trisolver_L_double_4_2_s.v",
      "impl\/verilog\/kernel_gelinearsolver_0_trisolver_U_double_4_2_s.v",
      "impl\/verilog\/kernel_gelinearsolver_0_udiv_32ns_32ns_2_36_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0_urem_32ns_32ns_3_36_1.v",
      "impl\/verilog\/kernel_gelinearsolver_0.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/data\/kernel_gelinearsolver_0.mdd",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/data\/kernel_gelinearsolver_0.tcl",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/xkernel_gelinearsolver_0.c",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/xkernel_gelinearsolver_0.h",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/xkernel_gelinearsolver_0_hw.h",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/xkernel_gelinearsolver_0_linux.c",
      "impl\/misc\/drivers\/kernel_gelinearsolver_0_v1_0\/src\/xkernel_gelinearsolver_0_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_gelinearsolver_0_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/kernel_gelinearsolver_0_ap_ddiv_29_no_dsp_64_ip.tcl",
      "impl\/misc\/kernel_gelinearsolver_0_ap_dmul_6_max_dsp_64_ip.tcl",
      "impl\/misc\/kernel_gelinearsolver_0_ap_dsub_6_full_dsp_64_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/kernel_gelinearsolver_0.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/jacksoncd\/solver-acceleration\/linear_solver_lib\/solver\/L2\/tests\/gelinearsolver\/_x_temp.hw_emu.xilinx_u50_gen3x16_xdma_201920_3\/kernel_gelinearsolver_0\/kernel_gelinearsolver_0\/kernel_gelinearsolver_0\/solution\/.debug\/kernel_gelinearsolver_0.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_gelinearsolver_0_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_gelinearsolver_0_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_gelinearsolver_0_ap_ddiv_29_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 29 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_gelinearsolver_0_ap_ddiv_29_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_gelinearsolver_0_ap_dmul_6_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_gelinearsolver_0_ap_dmul_6_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_gelinearsolver_0_ap_dsub_6_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_gelinearsolver_0_ap_dsub_6_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "32",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "na",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of na",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "na",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of na"
            }]
        },
        {
          "offset": "0x18",
          "name": "dataA_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dataA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dataA",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dataA"
            }]
        },
        {
          "offset": "0x1c",
          "name": "dataA_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dataA",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dataA",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of dataA"
            }]
        },
        {
          "offset": "0x24",
          "name": "dataB_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dataB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dataB",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of dataB"
            }]
        },
        {
          "offset": "0x28",
          "name": "dataB_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of dataB",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "dataB",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of dataB"
            }]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_gelinearsolver_0",
      "Instances": [{
          "ModuleName": "gelinearsolver_double_4_2_s",
          "InstanceName": "grp_gelinearsolver_double_4_2_s_fu_82",
          "Instances": [
            {
              "ModuleName": "getrf_core_double_2_4_2_s",
              "InstanceName": "grp_getrf_core_double_2_4_2_s_fu_570"
            },
            {
              "ModuleName": "trisolver_U_double_4_2_s",
              "InstanceName": "grp_trisolver_U_double_4_2_s_fu_588"
            },
            {
              "ModuleName": "trisolver_L_double_4_2_s",
              "InstanceName": "grp_trisolver_L_double_4_2_s_fu_602"
            }
          ]
        }]
    },
    "Info": {
      "getrf_core_double_2_4_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "trisolver_L_double_4_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "trisolver_U_double_4_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gelinearsolver_double_4_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gelinearsolver_0": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "getrf_core_double_2_4_2_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.422"
        },
        "Loops": [{
            "Name": "LoopSweeps",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "LoopPivot",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "3",
                "PipelineDepth": "6"
              },
              {
                "Name": "LoopRows",
                "TripCount": "",
                "LatencyMin": "5",
                "LatencyMax": "11",
                "Latency": "5 ~ 11",
                "PipelineII": "2",
                "PipelineDepth": "6"
              },
              {
                "Name": "LoopDiv",
                "TripCount": "",
                "LatencyMin": "35",
                "LatencyMax": "70",
                "Latency": "35 ~ 70",
                "PipelineII": "35",
                "PipelineDepth": "35"
              },
              {
                "Name": "LoopMulSub",
                "TripCount": "",
                "LatencyMin": "54",
                "LatencyMax": "61",
                "Latency": "54 ~ 61",
                "PipelineII": "1",
                "PipelineDepth": "55"
              },
              {
                "Name": "LoopMulSub",
                "TripCount": "",
                "LatencyMin": "54",
                "LatencyMax": "61",
                "Latency": "54 ~ 61",
                "PipelineII": "1",
                "PipelineDepth": "55"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "17",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "4480",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3532",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "trisolver_L_double_4_2_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.496"
        },
        "Loops": [{
            "Name": "Loop_row",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop_col",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "22"
              }]
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2546",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1774",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "trisolver_U_double_4_2_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.354"
        },
        "Loops": [{
            "Name": "Loop_row",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop_col",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "22"
              }]
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "3078",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3302",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "gelinearsolver_double_4_2_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.496"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_1",
            "TripCount": "2",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "Loop_read_VITIS_LOOP_155_2",
                "TripCount": "",
                "LatencyMin": "75",
                "LatencyMax": "?",
                "Latency": "75 ~ ?",
                "PipelineII": "2",
                "PipelineDepth": "76"
              },
              {
                "Name": "VITIS_LOOP_75_1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "?",
                "Latency": "1 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_113_1",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "?",
                "Latency": "1 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_87_1_VITIS_LOOP_88_2",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_100_3",
                "TripCount": "4",
                "Latency": "4",
                "PipelineII": "1",
                "PipelineDepth": "1"
              },
              {
                "Name": "VITIS_LOOP_168_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "71"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "47",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "14060",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "11140",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "URAM": "2",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "~0"
        }
      },
      "kernel_gelinearsolver_0": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.496"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "47",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "14976",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "12343",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "URAM": "2",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-10-20 15:09:00 BST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
