<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1444pt" height="723pt"
 viewBox="0.00 0.00 1444.00 723.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 719)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-719 1440,-719 1440,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1416,-8 1416,-8 1422,-8 1428,-14 1428,-20 1428,-20 1428,-695 1428,-695 1428,-701 1422,-707 1416,-707 1416,-707 20,-707 20,-707 14,-707 8,-701 8,-695 8,-695 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="718" y="-691.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="718" y="-676.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1408,-16 1408,-16 1414,-16 1420,-22 1420,-28 1420,-28 1420,-649 1420,-649 1420,-655 1414,-661 1408,-661 1408,-661 28,-661 28,-661 22,-661 16,-655 16,-649 16,-649 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="718" y="-645.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="718" y="-630.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust6"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu1.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 560,-24 560,-24 566,-24 572,-30 572,-36 572,-36 572,-288 572,-288 572,-294 566,-300 560,-300 560,-300 36,-300 36,-300 30,-300 24,-294 24,-288 24,-288 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="298" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="298" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust76" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust76"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M348,-32C348,-32 518,-32 518,-32 524,-32 530,-38 530,-44 530,-44 530,-111 530,-111 530,-117 524,-123 518,-123 518,-123 348,-123 348,-123 342,-123 336,-117 336,-111 336,-111 336,-44 336,-44 336,-38 342,-32 348,-32"/>
<text text-anchor="middle" x="433" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="433" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust82" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust82"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M80,-32C80,-32 250,-32 250,-32 256,-32 262,-38 262,-44 262,-44 262,-111 262,-111 262,-117 256,-123 250,-123 250,-123 80,-123 80,-123 74,-123 68,-117 68,-111 68,-111 68,-44 68,-44 68,-38 74,-32 80,-32"/>
<text text-anchor="middle" x="165" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="165" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust88"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust92" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust92"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=&#45;1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu2.workload">
<path fill="#bbc6d9" stroke="#000000" d="M876,-24C876,-24 1400,-24 1400,-24 1406,-24 1412,-30 1412,-36 1412,-36 1412,-288 1412,-288 1412,-294 1406,-300 1400,-300 1400,-300 876,-300 876,-300 870,-300 864,-294 864,-288 864,-288 864,-36 864,-36 864,-30 870,-24 876,-24"/>
<text text-anchor="middle" x="1138" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="1138" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust162"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1086,-32C1086,-32 1256,-32 1256,-32 1262,-32 1268,-38 1268,-44 1268,-44 1268,-111 1268,-111 1268,-117 1262,-123 1256,-123 1256,-123 1086,-123 1086,-123 1080,-123 1074,-117 1074,-111 1074,-111 1074,-44 1074,-44 1074,-38 1080,-32 1086,-32"/>
<text text-anchor="middle" x="1171" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1171" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust168"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M884,-32C884,-32 1054,-32 1054,-32 1060,-32 1066,-38 1066,-44 1066,-44 1066,-111 1066,-111 1066,-117 1060,-123 1054,-123 1054,-123 884,-123 884,-123 878,-123 872,-117 872,-111 872,-111 872,-44 872,-44 872,-38 878,-32 884,-32"/>
<text text-anchor="middle" x="969" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="969" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust174" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust174"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1102,-163C1102,-163 1392,-163 1392,-163 1398,-163 1404,-169 1404,-175 1404,-175 1404,-242 1404,-242 1404,-248 1398,-254 1392,-254 1392,-254 1102,-254 1102,-254 1096,-254 1090,-248 1090,-242 1090,-242 1090,-175 1090,-175 1090,-169 1096,-163 1102,-163"/>
<text text-anchor="middle" x="1247" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1247" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust178" class="cluster">
<title>cluster_system_l2bus</title>
<g id="a_clust178"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M592,-163C592,-163 844,-163 844,-163 850,-163 856,-169 856,-175 856,-175 856,-242 856,-242 856,-248 850,-254 844,-254 844,-254 592,-254 592,-254 586,-254 580,-248 580,-242 580,-242 580,-175 580,-175 580,-169 586,-163 592,-163"/>
<text text-anchor="middle" x="718" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="718" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_l2cache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=20&#10;tags=system.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M552,-308C552,-308 722,-308 722,-308 728,-308 734,-314 734,-320 734,-320 734,-387 734,-387 734,-393 728,-399 722,-399 722,-399 552,-399 552,-399 546,-399 540,-393 540,-387 540,-387 540,-320 540,-320 540,-314 546,-308 552,-308"/>
<text text-anchor="middle" x="637" y="-383.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="637" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust187"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M554,-439C554,-439 806,-439 806,-439 812,-439 818,-445 818,-451 818,-451 818,-518 818,-518 818,-524 812,-530 806,-530 806,-530 554,-530 554,-530 548,-530 542,-524 542,-518 542,-518 542,-451 542,-451 542,-445 548,-439 554,-439"/>
<text text-anchor="middle" x="680" y="-514.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="680" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust190" class="cluster">
<title>cluster_system_mem_ctrl</title>
<g id="a_clust190"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M807,-308C807,-308 863,-308 863,-308 869,-308 875,-314 875,-320 875,-320 875,-387 875,-387 875,-393 869,-399 863,-399 863,-399 807,-399 807,-399 801,-399 795,-393 795,-387 795,-387 795,-320 795,-320 795,-314 801,-308 807,-308"/>
<text text-anchor="middle" x="835" y="-383.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="835" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M572,-578.5C572,-578.5 644,-578.5 644,-578.5 650,-578.5 656,-584.5 656,-590.5 656,-590.5 656,-602.5 656,-602.5 656,-608.5 650,-614.5 644,-614.5 644,-614.5 572,-614.5 572,-614.5 566,-614.5 560,-608.5 560,-602.5 560,-602.5 560,-590.5 560,-590.5 560,-584.5 566,-578.5 572,-578.5"/>
<text text-anchor="middle" x="608" y="-592.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node24" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M562,-447.5C562,-447.5 654,-447.5 654,-447.5 660,-447.5 666,-453.5 666,-459.5 666,-459.5 666,-471.5 666,-471.5 666,-477.5 660,-483.5 654,-483.5 654,-483.5 562,-483.5 562,-483.5 556,-483.5 550,-477.5 550,-471.5 550,-471.5 550,-459.5 550,-459.5 550,-453.5 556,-447.5 562,-447.5"/>
<text text-anchor="middle" x="608" y="-461.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M608,-578.285C608,-556.3856 608,-519.3861 608,-493.7663"/>
<polygon fill="#000000" stroke="#000000" points="611.5001,-493.5603 608,-483.5603 604.5001,-493.5603 611.5001,-493.5603"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node2" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node4" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M356,-40.5C356,-40.5 408,-40.5 408,-40.5 414,-40.5 420,-46.5 420,-52.5 420,-52.5 420,-64.5 420,-64.5 420,-70.5 414,-76.5 408,-76.5 408,-76.5 356,-76.5 356,-76.5 350,-76.5 344,-70.5 344,-64.5 344,-64.5 344,-52.5 344,-52.5 344,-46.5 350,-40.5 356,-40.5"/>
<text text-anchor="middle" x="382" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M220.1406,-171.285C253.3927,-148.1146 310.9035,-108.0406 347.6637,-82.4259"/>
<polygon fill="#000000" stroke="#000000" points="349.8778,-85.149 356.0814,-76.5603 345.8758,-79.4057 349.8778,-85.149"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node3" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M88,-40.5C88,-40.5 140,-40.5 140,-40.5 146,-40.5 152,-46.5 152,-52.5 152,-52.5 152,-64.5 152,-64.5 152,-70.5 146,-76.5 140,-76.5 140,-76.5 88,-76.5 88,-76.5 82,-76.5 76,-70.5 76,-64.5 76,-64.5 76,-52.5 76,-52.5 76,-46.5 82,-40.5 88,-40.5"/>
<text text-anchor="middle" x="114" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.5885,-171.285C91.1298,-149.2878 100.5089,-112.0554 106.9657,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="110.4016,-87.1123 109.4505,-76.5603 103.6136,-85.4023 110.4016,-87.1123"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node5" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M450,-40.5C450,-40.5 510,-40.5 510,-40.5 516,-40.5 522,-46.5 522,-52.5 522,-52.5 522,-64.5 522,-64.5 522,-70.5 516,-76.5 510,-76.5 510,-76.5 450,-76.5 450,-76.5 444,-76.5 438,-70.5 438,-64.5 438,-64.5 438,-52.5 438,-52.5 438,-46.5 444,-40.5 450,-40.5"/>
<text text-anchor="middle" x="480" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node7" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M182,-40.5C182,-40.5 242,-40.5 242,-40.5 248,-40.5 254,-46.5 254,-52.5 254,-52.5 254,-64.5 254,-64.5 254,-70.5 248,-76.5 242,-76.5 242,-76.5 182,-76.5 182,-76.5 176,-76.5 170,-70.5 170,-64.5 170,-64.5 170,-52.5 170,-52.5 170,-46.5 176,-40.5 182,-40.5"/>
<text text-anchor="middle" x="212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node8" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M270.5,-171.5C270.5,-171.5 347.5,-171.5 347.5,-171.5 353.5,-171.5 359.5,-177.5 359.5,-183.5 359.5,-183.5 359.5,-195.5 359.5,-195.5 359.5,-201.5 353.5,-207.5 347.5,-207.5 347.5,-207.5 270.5,-207.5 270.5,-207.5 264.5,-207.5 258.5,-201.5 258.5,-195.5 258.5,-195.5 258.5,-183.5 258.5,-183.5 258.5,-177.5 264.5,-171.5 270.5,-171.5"/>
<text text-anchor="middle" x="309" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node9" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M390,-171.5C390,-171.5 472,-171.5 472,-171.5 478,-171.5 484,-177.5 484,-183.5 484,-183.5 484,-195.5 484,-195.5 484,-201.5 478,-207.5 472,-207.5 472,-207.5 390,-207.5 390,-207.5 384,-207.5 378,-201.5 378,-195.5 378,-195.5 378,-183.5 378,-183.5 378,-177.5 384,-171.5 390,-171.5"/>
<text text-anchor="middle" x="431" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node10" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M514,-171.5C514,-171.5 544,-171.5 544,-171.5 550,-171.5 556,-177.5 556,-183.5 556,-183.5 556,-195.5 556,-195.5 556,-201.5 550,-207.5 544,-207.5 544,-207.5 514,-207.5 514,-207.5 508,-207.5 502,-201.5 502,-195.5 502,-195.5 502,-183.5 502,-183.5 502,-177.5 508,-171.5 514,-171.5"/>
<text text-anchor="middle" x="529" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node11" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1000,-171.5C1000,-171.5 1068,-171.5 1068,-171.5 1074,-171.5 1080,-177.5 1080,-183.5 1080,-183.5 1080,-195.5 1080,-195.5 1080,-201.5 1074,-207.5 1068,-207.5 1068,-207.5 1000,-207.5 1000,-207.5 994,-207.5 988,-201.5 988,-195.5 988,-195.5 988,-183.5 988,-183.5 988,-177.5 994,-171.5 1000,-171.5"/>
<text text-anchor="middle" x="1034" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node13" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1196,-40.5C1196,-40.5 1248,-40.5 1248,-40.5 1254,-40.5 1260,-46.5 1260,-52.5 1260,-52.5 1260,-64.5 1260,-64.5 1260,-70.5 1254,-76.5 1248,-76.5 1248,-76.5 1196,-76.5 1196,-76.5 1190,-76.5 1184,-70.5 1184,-64.5 1184,-64.5 1184,-52.5 1184,-52.5 1184,-46.5 1190,-40.5 1196,-40.5"/>
<text text-anchor="middle" x="1222" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1068.8474,-171.4459C1074.556,-168.5735 1080.4261,-165.6709 1086,-163 1125.1089,-144.26 1141.3264,-150.3272 1175,-123 1187.7262,-112.6723 1198.7264,-98.1177 1206.8786,-85.4474"/>
<polygon fill="#000000" stroke="#000000" points="1210.0369,-86.9932 1212.2953,-76.6418 1204.0746,-83.3255 1210.0369,-86.9932"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node12" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M884,-171.5C884,-171.5 958,-171.5 958,-171.5 964,-171.5 970,-177.5 970,-183.5 970,-183.5 970,-195.5 970,-195.5 970,-201.5 964,-207.5 958,-207.5 958,-207.5 884,-207.5 884,-207.5 878,-207.5 872,-201.5 872,-195.5 872,-195.5 872,-183.5 872,-183.5 872,-177.5 878,-171.5 884,-171.5"/>
<text text-anchor="middle" x="921" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node15" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M994,-40.5C994,-40.5 1046,-40.5 1046,-40.5 1052,-40.5 1058,-46.5 1058,-52.5 1058,-52.5 1058,-64.5 1058,-64.5 1058,-70.5 1052,-76.5 1046,-76.5 1046,-76.5 994,-76.5 994,-76.5 988,-76.5 982,-70.5 982,-64.5 982,-64.5 982,-52.5 982,-52.5 982,-46.5 988,-40.5 994,-40.5"/>
<text text-anchor="middle" x="1020" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M935.5148,-171.2823C946.0386,-157.9906 960.5488,-139.4922 973,-123 982.4051,-110.5426 992.6343,-96.5585 1001.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="1003.9809,-86.8496 1006.9943,-76.6923 998.3044,-82.7534 1003.9809,-86.8496"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node14" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1094,-40.5C1094,-40.5 1154,-40.5 1154,-40.5 1160,-40.5 1166,-46.5 1166,-52.5 1166,-52.5 1166,-64.5 1166,-64.5 1166,-70.5 1160,-76.5 1154,-76.5 1154,-76.5 1094,-76.5 1094,-76.5 1088,-76.5 1082,-70.5 1082,-64.5 1082,-64.5 1082,-52.5 1082,-52.5 1082,-46.5 1088,-40.5 1094,-40.5"/>
<text text-anchor="middle" x="1124" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node16" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M892,-40.5C892,-40.5 952,-40.5 952,-40.5 958,-40.5 964,-46.5 964,-52.5 964,-52.5 964,-64.5 964,-64.5 964,-70.5 958,-76.5 952,-76.5 952,-76.5 892,-76.5 892,-76.5 886,-76.5 880,-70.5 880,-64.5 880,-64.5 880,-52.5 880,-52.5 880,-46.5 886,-40.5 892,-40.5"/>
<text text-anchor="middle" x="922" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node17" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1110.5,-171.5C1110.5,-171.5 1187.5,-171.5 1187.5,-171.5 1193.5,-171.5 1199.5,-177.5 1199.5,-183.5 1199.5,-183.5 1199.5,-195.5 1199.5,-195.5 1199.5,-201.5 1193.5,-207.5 1187.5,-207.5 1187.5,-207.5 1110.5,-207.5 1110.5,-207.5 1104.5,-207.5 1098.5,-201.5 1098.5,-195.5 1098.5,-195.5 1098.5,-183.5 1098.5,-183.5 1098.5,-177.5 1104.5,-171.5 1110.5,-171.5"/>
<text text-anchor="middle" x="1149" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node18" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1230,-171.5C1230,-171.5 1312,-171.5 1312,-171.5 1318,-171.5 1324,-177.5 1324,-183.5 1324,-183.5 1324,-195.5 1324,-195.5 1324,-201.5 1318,-207.5 1312,-207.5 1312,-207.5 1230,-207.5 1230,-207.5 1224,-207.5 1218,-201.5 1218,-195.5 1218,-195.5 1218,-183.5 1218,-183.5 1218,-177.5 1224,-171.5 1230,-171.5"/>
<text text-anchor="middle" x="1271" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node19" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1354,-171.5C1354,-171.5 1384,-171.5 1384,-171.5 1390,-171.5 1396,-177.5 1396,-183.5 1396,-183.5 1396,-195.5 1396,-195.5 1396,-201.5 1390,-207.5 1384,-207.5 1384,-207.5 1354,-207.5 1354,-207.5 1348,-207.5 1342,-201.5 1342,-195.5 1342,-195.5 1342,-183.5 1342,-183.5 1342,-177.5 1348,-171.5 1354,-171.5"/>
<text text-anchor="middle" x="1369" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_l2bus_cpu_side_ports -->
<g id="node20" class="node">
<title>system_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M744,-171.5C744,-171.5 836,-171.5 836,-171.5 842,-171.5 848,-177.5 848,-183.5 848,-183.5 848,-195.5 848,-195.5 848,-201.5 842,-207.5 836,-207.5 836,-207.5 744,-207.5 744,-207.5 738,-207.5 732,-201.5 732,-195.5 732,-195.5 732,-183.5 732,-183.5 732,-177.5 738,-171.5 744,-171.5"/>
<text text-anchor="middle" x="790" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M737.8349,-167.456C677.2287,-141.845 578.4025,-100.083 522.3397,-76.3919"/>
<polygon fill="#000000" stroke="#000000" points="736.6476,-170.7539 747.2213,-171.4225 739.3724,-164.306 736.6476,-170.7539"/>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M740.0434,-168.0282C734.3657,-166.1025 728.6053,-164.3675 723,-163 553.2928,-121.5968 499.0076,-174.2174 332,-123 297.6288,-112.4591 261.7687,-91.6968 238.305,-76.567"/>
<polygon fill="#000000" stroke="#000000" points="738.8841,-171.3306 749.4785,-171.4177 741.2508,-164.7428 738.8841,-171.3306"/>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge8" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M843.7624,-168.0784C849.2054,-166.2323 854.685,-164.5 860,-163 951.4398,-137.1945 988.0715,-171.1132 1070,-123 1089.0158,-111.8328 1104.3864,-91.3988 1113.796,-76.5152"/>
<polygon fill="#000000" stroke="#000000" points="842.318,-164.8763 834.048,-171.4989 844.6428,-171.479 842.318,-164.8763"/>
</g>
<!-- system_l2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge9" class="edge">
<title>system_l2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M815.6037,-164.0903C841.5144,-138.3758 880.9234,-99.2654 903.8018,-76.5603"/>
<polygon fill="#000000" stroke="#000000" points="812.9865,-161.7566 808.354,-171.285 817.9174,-166.7251 812.9865,-161.7566"/>
</g>
<!-- system_l2bus_mem_side_ports -->
<g id="node21" class="node">
<title>system_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M600.5,-171.5C600.5,-171.5 701.5,-171.5 701.5,-171.5 707.5,-171.5 713.5,-177.5 713.5,-183.5 713.5,-183.5 713.5,-195.5 713.5,-195.5 713.5,-201.5 707.5,-207.5 701.5,-207.5 701.5,-207.5 600.5,-207.5 600.5,-207.5 594.5,-207.5 588.5,-201.5 588.5,-195.5 588.5,-195.5 588.5,-183.5 588.5,-183.5 588.5,-177.5 594.5,-171.5 600.5,-171.5"/>
<text text-anchor="middle" x="651" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_l2cache_cpu_side -->
<g id="node22" class="node">
<title>system_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M662,-316.5C662,-316.5 714,-316.5 714,-316.5 720,-316.5 726,-322.5 726,-328.5 726,-328.5 726,-340.5 726,-340.5 726,-346.5 720,-352.5 714,-352.5 714,-352.5 662,-352.5 662,-352.5 656,-352.5 650,-346.5 650,-340.5 650,-340.5 650,-328.5 650,-328.5 650,-322.5 656,-316.5 662,-316.5"/>
<text text-anchor="middle" x="688" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2cache_cpu_side&#45;&gt;system_l2bus_mem_side_ports -->
<g id="edge10" class="edge">
<title>system_l2cache_cpu_side&#45;&gt;system_l2bus_mem_side_ports</title>
<path fill="none" stroke="#000000" d="M680.8488,-306.4751C673.4208,-277.3655 662.0151,-232.6674 655.6694,-207.7989"/>
<polygon fill="#000000" stroke="#000000" points="677.5248,-307.6047 683.3887,-316.4288 684.3075,-305.8739 677.5248,-307.6047"/>
</g>
<!-- system_l2cache_mem_side -->
<g id="node23" class="node">
<title>system_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M560,-316.5C560,-316.5 620,-316.5 620,-316.5 626,-316.5 632,-322.5 632,-328.5 632,-328.5 632,-340.5 632,-340.5 632,-346.5 626,-352.5 620,-352.5 620,-352.5 560,-352.5 560,-352.5 554,-352.5 548,-346.5 548,-340.5 548,-340.5 548,-328.5 548,-328.5 548,-322.5 554,-316.5 560,-316.5"/>
<text text-anchor="middle" x="590" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M548.6486,-443.6583C521.852,-432.384 490.5505,-417.165 465,-399 415.0476,-363.4866 405.293,-349.3889 369,-300 346.7664,-269.7437 327.3242,-230.2628 316.9591,-207.6111"/>
<polygon fill="#000000" stroke="#000000" points="547.343,-446.9058 557.9223,-447.4801 550.0102,-440.4338 547.343,-446.9058"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge13" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M663.2628,-443.3869C694.1643,-429.8868 728.3632,-412.6559 738,-399 761.5213,-365.6692 719.64,-335.2482 750,-308 764.268,-295.1944 1078.8562,-310.3411 1095,-300 1127.1838,-279.3843 1140.7615,-233.5741 1146.0177,-207.8816"/>
<polygon fill="#000000" stroke="#000000" points="661.6154,-440.2853 653.8093,-447.4488 664.3789,-446.7167 661.6154,-440.2853"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2cache_mem_side -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2cache_mem_side</title>
<path fill="none" stroke="#000000" d="M604.0911,-437.0522C600.5635,-411.3789 595.4808,-374.3883 592.4816,-352.5603"/>
<polygon fill="#000000" stroke="#000000" points="600.6684,-437.8546 605.4972,-447.285 607.6033,-436.9016 600.6684,-437.8546"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node25" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M696.5,-447.5C696.5,-447.5 797.5,-447.5 797.5,-447.5 803.5,-447.5 809.5,-453.5 809.5,-459.5 809.5,-459.5 809.5,-471.5 809.5,-471.5 809.5,-477.5 803.5,-483.5 797.5,-483.5 797.5,-483.5 696.5,-483.5 696.5,-483.5 690.5,-483.5 684.5,-477.5 684.5,-471.5 684.5,-471.5 684.5,-459.5 684.5,-459.5 684.5,-453.5 690.5,-447.5 696.5,-447.5"/>
<text text-anchor="middle" x="747" y="-461.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M700.4176,-447.4091C692.0169,-444.4179 683.2933,-441.4859 675,-439 600.235,-416.5892 562.0241,-451.2039 504,-399 450.9836,-351.3015 436.4698,-263.008 432.497,-217.7932"/>
<polygon fill="#000000" stroke="#000000" points="435.9845,-217.4957 431.7303,-207.7925 429.005,-218.0308 435.9845,-217.4957"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M699.5333,-447.4773C691.385,-444.5422 682.9748,-441.6112 675,-439 613.9068,-418.9959 575.5156,-449.7057 536,-399 494.7879,-346.1174 509.2671,-260.8494 520.6247,-217.1961"/>
<polygon fill="#000000" stroke="#000000" points="524.0041,-218.1068 523.2658,-207.5377 517.252,-216.2604 524.0041,-218.1068"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M748.0529,-447.3411C750.646,-409.7822 758.7482,-325.5919 780,-308 798.3625,-292.7999 1188.5429,-312.2366 1209,-300 1238.9983,-282.0563 1255.6438,-243.8129 1263.955,-217.3848"/>
<polygon fill="#000000" stroke="#000000" points="1267.3806,-218.1408 1266.836,-207.56 1260.6635,-216.1711 1267.3806,-218.1408"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M754.2692,-447.3632C759.4023,-434.1108 766.1949,-415.6259 771,-399 782.4974,-359.2184 758.9212,-334.1862 791,-308 814.3286,-288.9566 1308.7612,-317.8705 1333,-300 1358.5492,-281.1633 1366.2921,-243.7463 1368.4652,-217.7"/>
<polygon fill="#000000" stroke="#000000" points="1371.9621,-217.8548 1369.0782,-207.6601 1364.9752,-217.4281 1371.9621,-217.8548"/>
</g>
<!-- system_mem_ctrl_port -->
<g id="node26" class="node">
<title>system_mem_ctrl_port</title>
<path fill="#94918b" stroke="#000000" d="M816,-316.5C816,-316.5 846,-316.5 846,-316.5 852,-316.5 858,-322.5 858,-328.5 858,-328.5 858,-340.5 858,-340.5 858,-346.5 852,-352.5 846,-352.5 846,-352.5 816,-352.5 816,-352.5 810,-352.5 804,-346.5 804,-340.5 804,-340.5 804,-328.5 804,-328.5 804,-322.5 810,-316.5 816,-316.5"/>
<text text-anchor="middle" x="831" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port -->
<g id="edge18" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrl_port</title>
<path fill="none" stroke="#000000" d="M758.7182,-447.4607C767.3854,-434.0981 779.463,-415.4351 790,-399 797.9112,-386.6604 806.6293,-372.9599 813.9847,-361.3708"/>
<polygon fill="#000000" stroke="#000000" points="817.15,-362.9149 819.5501,-352.5955 811.2386,-359.1658 817.15,-362.9149"/>
</g>
</g>
</svg>
