/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[18] ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[108] : in_data[186];
  assign celloutsig_1_6z = celloutsig_1_1z ? celloutsig_1_2z : in_data[107];
  assign celloutsig_1_18z = ~celloutsig_1_17z[0];
  assign celloutsig_1_19z = ~((celloutsig_1_0z | celloutsig_1_12z) & celloutsig_1_4z[1]);
  assign celloutsig_0_7z = celloutsig_0_4z[10] | ~(celloutsig_0_0z);
  assign celloutsig_0_18z = out_data[37] | ~(celloutsig_0_3z[4]);
  assign celloutsig_0_0z = in_data[37] | in_data[47];
  assign celloutsig_1_16z = celloutsig_1_3z[7] ^ celloutsig_1_6z;
  assign celloutsig_1_12z = celloutsig_1_1z ^ in_data[159];
  assign celloutsig_0_6z = { celloutsig_0_2z[3:2], celloutsig_0_5z, celloutsig_0_1z } + celloutsig_0_4z[5:2];
  assign celloutsig_1_17z = celloutsig_1_13z[7:5] & { celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_4z = in_data[157:155] / { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[88:79] / { 1'h1, in_data[44:38], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_2z[7:2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } > { in_data[33:18], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_11z = in_data[91:66] > { celloutsig_0_6z[2:1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[169:160], celloutsig_1_8z } > in_data[141:126];
  assign celloutsig_0_4z = - { celloutsig_0_3z[3:0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_9z = - celloutsig_0_6z;
  assign celloutsig_1_8z = - { celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_3z = ~ { in_data[62:60], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = & { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_16z = | { celloutsig_0_9z[3:1], celloutsig_0_1z };
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[107:103] };
  always_latch
    if (!celloutsig_1_17z[0]) celloutsig_0_10z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_2z[7], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[59]) | (in_data[25] & in_data[26]));
  assign celloutsig_1_0z = ~((in_data[188] & in_data[144]) | (in_data[98] & in_data[150]));
  assign celloutsig_1_13z[6] = ~ in_data[150];
  assign celloutsig_1_13z[7] = ~ in_data[151];
  assign { out_data[33], out_data[34], out_data[44:35] } = { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_10z[9:1], celloutsig_0_0z } ~^ { celloutsig_0_10z[0], celloutsig_0_10z[1], celloutsig_0_1z, celloutsig_0_10z[10:2] };
  assign { celloutsig_1_3z[5], celloutsig_1_3z[3:2], celloutsig_1_3z[7] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } ~^ { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, in_data[191] };
  assign { celloutsig_1_13z[5], celloutsig_1_13z[0], celloutsig_1_13z[4], celloutsig_1_13z[10:9], celloutsig_1_13z[1] } = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ { in_data[149], celloutsig_1_6z, in_data[148], in_data[154:153], celloutsig_1_9z };
  assign celloutsig_1_13z[3] = 1'h1;
  assign { celloutsig_1_3z[6], celloutsig_1_3z[4], celloutsig_1_3z[1:0] } = 4'hf;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_18z };
endmodule
