m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Verilog-Projects/clockdivisor/simulation/modelsim
vclkdivisor
Z1 !s110 1712936345
!i10b 1
!s100 TW7J`1Ung@O^eBDJ;PQ=62
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IIXGd;cQzN3e1@gFkRY=J61
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1712936327
8C:/Verilog-Projects/clockdivisor/clkdivisor.v
FC:/Verilog-Projects/clockdivisor/clkdivisor.v
!i122 0
L0 1 18
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1712936345.000000
!s107 C:/Verilog-Projects/clockdivisor/clkdivisor.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/clockdivisor|C:/Verilog-Projects/clockdivisor/clkdivisor.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Verilog-Projects/clockdivisor
Z8 tCvgOpt 0
vclkdivisor_tb
R1
!i10b 1
!s100 bDF=0izb0HeiSgdD]?78c1
R2
IW034zJ_0oabSEAbGIdE`<2
R3
R0
w1712676395
8C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v
FC:/Verilog-Projects/clockdivisor/clkdivisor_tb.v
!i122 1
L0 1 11
R4
r1
!s85 0
31
R5
!s107 C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Verilog-Projects/clockdivisor|C:/Verilog-Projects/clockdivisor/clkdivisor_tb.v|
!i113 1
R6
R7
R8
