wire_dmem_addr: Some(1),
wire_dmem_data: Some(SIMD[00110000/0.125 00011000/0.001953125 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 00000000/0 ]),
reg_dmem_data: None,
mode: Write16