

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Wed Dec 25 18:54:31 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matrix_mult
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106| 1.060 us | 1.060 us |  106|  106|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |      105|      105|        35|          -|          -|     3|    no    |
        | + Col        |       33|       33|        11|          -|          -|     3|    no    |
        |  ++ Product  |        9|        9|         3|          -|          -|     3|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.66ns)   --->   "br label %1" [matrix_mult/matrixmul.cpp:9]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %Row_end ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.93ns)   --->   "%icmp_ln9 = icmp eq i2 %i_0, -1" [matrix_mult/matrixmul.cpp:9]   --->   Operation 13 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [matrix_mult/matrixmul.cpp:9]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %5, label %Row_begin" [matrix_mult/matrixmul.cpp:9]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [matrix_mult/matrixmul.cpp:9]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [matrix_mult/matrixmul.cpp:9]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i2 %i_0 to i5" [matrix_mult/matrixmul.cpp:15]   --->   Operation 19 'zext' 'zext_ln15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [matrix_mult/matrixmul.cpp:15]   --->   Operation 20 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %tmp_2 to i5" [matrix_mult/matrixmul.cpp:15]   --->   Operation 21 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.77ns)   --->   "%sub_ln15 = sub i5 %zext_ln15_1, %zext_ln15" [matrix_mult/matrixmul.cpp:15]   --->   Operation 22 'sub' 'sub_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "br label %2" [matrix_mult/matrixmul.cpp:11]   --->   Operation 23 'br' <Predicate = (!icmp_ln9)> <Delay = 1.66>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [matrix_mult/matrixmul.cpp:19]   --->   Operation 24 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %Row_begin ], [ %j, %Col_end ]"   --->   Operation 25 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.93ns)   --->   "%icmp_ln11 = icmp eq i2 %j_0, -1" [matrix_mult/matrixmul.cpp:11]   --->   Operation 26 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [matrix_mult/matrixmul.cpp:11]   --->   Operation 28 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_end, label %Col_begin" [matrix_mult/matrixmul.cpp:11]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [matrix_mult/matrixmul.cpp:11]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [matrix_mult/matrixmul.cpp:11]   --->   Operation 31 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %j_0 to i5" [matrix_mult/matrixmul.cpp:13]   --->   Operation 32 'zext' 'zext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.86ns)   --->   "%add_ln13 = add i5 %sub_ln15, %zext_ln13" [matrix_mult/matrixmul.cpp:13]   --->   Operation 33 'add' 'add_ln13' <Predicate = (!icmp_ln11)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i5 %add_ln13 to i64" [matrix_mult/matrixmul.cpp:13]   --->   Operation 34 'sext' 'sext_ln13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %sext_ln13" [matrix_mult/matrixmul.cpp:13]   --->   Operation 35 'getelementptr' 'res_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.66ns)   --->   "br label %3" [matrix_mult/matrixmul.cpp:14]   --->   Operation 36 'br' <Predicate = (!icmp_ln11)> <Delay = 1.66>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind" [matrix_mult/matrixmul.cpp:18]   --->   Operation 37 'specregionend' 'empty_5' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [matrix_mult/matrixmul.cpp:9]   --->   Operation 38 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.43>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%res_load = phi i16 [ 0, %Col_begin ], [ %add_ln15, %4 ]" [matrix_mult/matrixmul.cpp:15]   --->   Operation 39 'phi' 'res_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %Col_begin ], [ %k, %4 ]"   --->   Operation 40 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.15ns)   --->   "store i16 %res_load, i16* %res_addr, align 2" [matrix_mult/matrixmul.cpp:15]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 42 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp eq i2 %k_0, -1" [matrix_mult/matrixmul.cpp:14]   --->   Operation 42 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.58ns)   --->   "%k = add i2 %k_0, 1" [matrix_mult/matrixmul.cpp:14]   --->   Operation 44 'add' 'k' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_end, label %4" [matrix_mult/matrixmul.cpp:14]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i2 %k_0 to i5" [matrix_mult/matrixmul.cpp:15]   --->   Operation 46 'zext' 'zext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.86ns)   --->   "%add_ln15_1 = add i5 %sub_ln15, %zext_ln15_2" [matrix_mult/matrixmul.cpp:15]   --->   Operation 47 'add' 'add_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln15_2 = sext i5 %add_ln15_1 to i64" [matrix_mult/matrixmul.cpp:15]   --->   Operation 48 'sext' 'sext_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %sext_ln15_2" [matrix_mult/matrixmul.cpp:15]   --->   Operation 49 'getelementptr' 'a_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_0, i2 0)" [matrix_mult/matrixmul.cpp:15]   --->   Operation 50 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i4 %tmp_3 to i5" [matrix_mult/matrixmul.cpp:15]   --->   Operation 51 'zext' 'zext_ln15_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln15_1 = sub i5 %zext_ln15_3, %zext_ln15_2" [matrix_mult/matrixmul.cpp:15]   --->   Operation 52 'sub' 'sub_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.63> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (3.27ns) (root node of TernaryAdder)   --->   "%add_ln15_2 = add i5 %sub_ln15_1, %zext_ln13" [matrix_mult/matrixmul.cpp:15]   --->   Operation 53 'add' 'add_ln15_2' <Predicate = (!icmp_ln14)> <Delay = 3.27> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.63> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln15_3 = sext i5 %add_ln15_2 to i64" [matrix_mult/matrixmul.cpp:15]   --->   Operation 54 'sext' 'sext_ln15_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %sext_ln15_3" [matrix_mult/matrixmul.cpp:15]   --->   Operation 55 'getelementptr' 'b_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.15ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrix_mult/matrixmul.cpp:15]   --->   Operation 56 'load' 'a_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 57 [2/2] (2.15ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrix_mult/matrixmul.cpp:15]   --->   Operation 57 'load' 'b_load' <Predicate = (!icmp_ln14)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [matrix_mult/matrixmul.cpp:17]   --->   Operation 58 'specregionend' 'empty_4' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [matrix_mult/matrixmul.cpp:11]   --->   Operation 59 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 60 [1/2] (2.15ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrix_mult/matrixmul.cpp:15]   --->   Operation 60 'load' 'a_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 61 [1/2] (2.15ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrix_mult/matrixmul.cpp:15]   --->   Operation 61 'load' 'b_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [matrix_mult/matrixmul.cpp:14]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i8 %a_load to i16" [matrix_mult/matrixmul.cpp:15]   --->   Operation 63 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln15_1 = sext i8 %b_load to i16" [matrix_mult/matrixmul.cpp:15]   --->   Operation 64 'sext' 'sext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.36ns) (grouped into DSP with root node add_ln15)   --->   "%mul_ln15 = mul i16 %sext_ln15_1, %sext_ln15" [matrix_mult/matrixmul.cpp:15]   --->   Operation 65 'mul' 'mul_ln15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (3.82ns) (root node of the DSP)   --->   "%add_ln15 = add i16 %mul_ln15, %res_load" [matrix_mult/matrixmul.cpp:15]   --->   Operation 66 'add' 'add_ln15' <Predicate = true> <Delay = 3.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [matrix_mult/matrixmul.cpp:14]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matrix_mult/matrixmul.cpp:9) [10]  (1.66 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', matrix_mult/matrixmul.cpp:9) [10]  (0 ns)
	'sub' operation ('sub_ln15', matrix_mult/matrixmul.cpp:15) [21]  (1.78 ns)

 <State 3>: 1.86ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matrix_mult/matrixmul.cpp:11) [24]  (0 ns)
	'add' operation ('add_ln13', matrix_mult/matrixmul.cpp:13) [33]  (1.86 ns)

 <State 4>: 5.43ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', matrix_mult/matrixmul.cpp:14) [39]  (0 ns)
	'sub' operation ('sub_ln15_1', matrix_mult/matrixmul.cpp:15) [53]  (0 ns)
	'add' operation ('add_ln15_2', matrix_mult/matrixmul.cpp:15) [54]  (3.28 ns)
	'getelementptr' operation ('b_addr', matrix_mult/matrixmul.cpp:15) [56]  (0 ns)
	'load' operation ('b_load', matrix_mult/matrixmul.cpp:15) on array 'b' [59]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('a_load', matrix_mult/matrixmul.cpp:15) on array 'a' [57]  (2.15 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'mul' operation of DSP[62] ('mul_ln15', matrix_mult/matrixmul.cpp:15) [61]  (3.36 ns)
	'add' operation of DSP[62] ('add_ln15', matrix_mult/matrixmul.cpp:15) [62]  (3.82 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
