{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666961668989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666961668989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 08:54:28 2022 " "Processing started: Fri Oct 28 08:54:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666961668989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961668989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Custom_Memory_IP -c Custom_Memory_IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off Custom_Memory_IP -c Custom_Memory_IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961668989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666961669902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666961669902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "src/top.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/src/top.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676346 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/src/top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/nios_system_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst/synthesis/nios_system_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_inst-rtl " "Found design unit 1: nios_system_inst-rtl" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/nios_system_inst.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676356 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst " "Found entity 1: nios_system_inst" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/nios_system_inst.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_inst/synthesis/submodules/altera_reset_controller.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_irq_mapper " "Found entity 1: nios_system_inst_irq_mapper" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0 " "Found entity 1: nios_system_inst_mm_interconnect_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_inst_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676446 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_mux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_demux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_mux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_demux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676516 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_005 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_005" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676536 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_002 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_002" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676546 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_001 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1666961676556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676556 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router " "Found entity 2: nios_system_inst_mm_interconnect_0_router" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_sysid_qsys_0 " "Found entity 1: nios_system_inst_sysid_qsys_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_pushbuttons " "Found entity 1: nios_system_inst_pushbuttons" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_onchip_memory2_0 " "Found entity 1: nios_system_inst_onchip_memory2_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0 " "Found entity 1: nios_system_inst_nios2_gen2_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_inst_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_inst_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_inst_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_inst_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_inst_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_inst_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_inst_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_inst_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_inst_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_inst_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_inst_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_inst_nios2_gen2_0_cpu " "Found entity 21: nios_system_inst_nios2_gen2_0_cpu" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_leds " "Found entity 1: nios_system_inst_leds" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_inst_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676806 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_inst_jtag_uart_0_scfifo_w" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676806 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_inst_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676806 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_inst_jtag_uart_0_scfifo_r" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676806 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_jtag_uart_0 " "Found entity 5: nios_system_inst_jtag_uart_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/custom_mem_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/custom_mem_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-rtl " "Found design unit 1: raminfr-rtl" {  } { { "nios_system_inst/synthesis/submodules/custom_mem_ip.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/custom_mem_ip.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676816 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "nios_system_inst/synthesis/submodules/custom_mem_ip.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/nios_system_inst/synthesis/submodules/custom_mem_ip.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666961676816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961676816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666961676886 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "10 8 top.vhd(72) " "VHDL expression error at top.vhd(72): expression has 10 elements, but must have 8 elements" {  } { { "src/top.vhd" "" { Text "S:/CPET_561/De1_SoC_Lab6/src/top.vhd" 72 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1666961676886 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666961676886 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CPET_561/De1_SoC_Lab6/output_files/Custom_Memory_IP.map.smsg " "Generated suppressed messages file S:/CPET_561/De1_SoC_Lab6/output_files/Custom_Memory_IP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961677079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666961678347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 28 08:54:38 2022 " "Processing ended: Fri Oct 28 08:54:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666961678347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666961678347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666961678347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961678347 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666961679141 ""}
