# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ip_fifo_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_ip_fifo xil_defaultlib.glbl 
# Start time: 21:01:39 on Oct 21,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../../../../rtl/ip_fifo.v(54): (vopt-2685) [TFMPC] - Too few port connections for 'clk_wiz_0'.  Expected 5, found 4.
# ** Warning: ../../../../../rtl/ip_fifo.v(54): (vopt-2718) [TFMPC] - Missing connection for port 'reset'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.tb_ip_fifo(fast)
# Loading work.ip_fifo(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.fifo_generator_0(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stage(fast)
# Loading work.fifo_wr(fast)
# Loading work.fifo_rd(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
add wave -position insertpoint  \
sim:/tb_ip_fifo/u_ip_fifo/clk_50m \
sim:/tb_ip_fifo/u_ip_fifo/clk_100m \
sim:/tb_ip_fifo/u_ip_fifo/locked \
sim:/tb_ip_fifo/u_ip_fifo/fifo_wr_en \
sim:/tb_ip_fifo/u_ip_fifo/fifo_rd_en \
sim:/tb_ip_fifo/u_ip_fifo/fifo_wr_data \
sim:/tb_ip_fifo/u_ip_fifo/fifo_rd_data
add wave -position insertpoint  \
sim:/tb_ip_fifo/u_ip_fifo/almost_full \
sim:/tb_ip_fifo/u_ip_fifo/almost_empty \
sim:/tb_ip_fifo/u_ip_fifo/full \
sim:/tb_ip_fifo/u_ip_fifo/empty \
sim:/tb_ip_fifo/u_ip_fifo/wr_data_count \
sim:/tb_ip_fifo/u_ip_fifo/rd_data_count
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.tb_ip_fifo(fast)
# Loading work.ip_fifo(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.fifo_generator_0(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stage(fast)
# Loading work.fifo_wr(fast)
# Loading work.fifo_rd(fast)
# Loading work.glbl(fast)
run
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.tb_ip_fifo(fast)
# Loading work.ip_fifo(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading work.fifo_generator_0(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stage(fast)
# Loading work.fifo_wr(fast)
# Loading work.fifo_rd(fast)
# Loading work.glbl(fast)
run
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# End time: 21:47:57 on Oct 21,2023, Elapsed time: 0:46:18
# Errors: 0, Warnings: 2
