module top_module(
    output out
);

    // Drive output to logic low
    assign out = 1'b0;

endmodule
