Release 6.3.03i Map G.38
Xilinx Mapping Report File for Design 'tri_level_channel_clock_flip'

Design Information
------------------
Command Line   : C:/Xilinx/bin/nt/map.exe -intstyle ise -p xc3s200-pq208-5 -ol
high -timing -cm speed -pr b -k 4 -c 100 -tx off -o
tri_level_channel_clock_flip_map.ncd tri_level_channel_clock_flip.ngd
tri_level_channel_clock_flip.pcf 
Target Device  : x3s200
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.16.8.2 $
Mapped Date    : Fri Jul 15 15:49:04 2005

Design Summary
--------------
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         199 out of   3,840    5%
  Number of 4 input LUTs:             423 out of   3,840   11%
Logic Distribution:
  Number of occupied Slices:                          305 out of   1,920   15%
Total Number 4 input LUTs:            442 out of   3,840   11%
  Number used as logic:                423
  Number used as a route-thru:          19
  Number of bonded IOBs:               32 out of     141   22%
    IOB Flip Flops:                    20
  Number of GCLKs:                     2 out of       8   25%

Total equivalent gate count for design:  4,776
Additional JTAG gate count for IOBs:  1,536
Peak Memory Usage:  80 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Additional Device Resource Counts

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:103 - The command line option -c can not be used when running in
   timing mode.  The option will be ignored.

Section 3 - Informational
-------------------------
INFO:LIT:95 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:535 - The following Virtex BUFG(s) is/are being retargetted to
   Virtex2 BUFGMUX(s) with input tied to I0 and Select pin tied to constant 0:
   BUFGP symbol "sck_i_BUFGP" (output signal=sck_i_BUFGP)

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| DAC_o<0>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| DAC_o<1>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| DAC_o<2>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| DAC_o<3>                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| clmp_o                             | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| cs_i                               | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| f1484_i                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f1485_i                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f2398_i                            | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f24_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f30_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f4m_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| f8g_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| frame_start_o                      | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| genlock_sync_o                     | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW |          |          |       |
| mosi_i                             | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| mreset_i                           | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| sck_i                              | IOB     | INPUT     | LVCMOS25    |          |      |          |          |       |
| spl_div_o<0>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<1>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<2>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<3>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<4>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<5>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<6>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<7>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<8>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| spl_div_o<9>                       | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| sync_mode_o<0>                     | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| sync_mode_o<1>                     | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
| tsg_level_i                        | IOB     | INPUT     | LVCMOS25    |          |      | INFF1    |          | IFD   |
| tsg_ok_o                           | IOB     | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1     |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Additional Device Resource Counts
----------------------------------------------
Number of JTAG Gates for IOBs = 32
Number of Equivalent Gates for Design = 4,776
Number of RPM Macros = 0
Number of Hard Macros = 0
DCIRESETs = 0
CAPTUREs = 0
BSCANs = 0
STARTUPs = 0
DCMs = 0
GCLKs = 2
ICAPs = 0
18X18 Multipliers = 0
Block RAMs = 0
Total Registers (Flops & Latches in Slices & IOBs) not driven by LUTs = 139
IOB Dual-Rate Flops not driven by LUTs = 0
IOB Dual-Rate Flops = 0
IOB Slave Pads = 0
IOB Master Pads = 0
IOB Latches not driven by LUTs = 0
IOB Latches = 0
IOB Flip Flops not driven by LUTs = 17
IOB Flip Flops = 20
Unbonded IOBs = 0
Bonded IOBs = 32
Shift Registers = 0
Static Shift Registers = 0
Dynamic Shift Registers = 0
16x1 ROMs = 0
16x1 RAMs = 0
32x1 RAMs = 0
Dual Port RAMs = 0
MUXFXs = 6
MULTANDs = 0
4 input LUTs used as Route-Thrus = 19
4 input LUTs = 423
Slice Latches not driven by LUTs = 0
Slice Latches = 0
Slice Flip Flops not driven by LUTs = 122
Slice Flip Flops = 199
SliceMs = 0
SliceLs = 305
Slices = 305
Number of LUT signals with 4 loads = 1
Number of LUT signals with 3 loads = 10
Number of LUT signals with 2 loads = 84
Number of LUT signals with 1 load = 307
NGM Average fanout of LUT = 1.80
NGM Maximum fanout of LUT = 24
NGM Average fanin for LUT = 2.8274
Number of LUT symbols = 423
