module shifter(
	input a[16], //16 bit input from a
	input b[5],
	input alufn[6],
	output out[16]
) {
	always{
  out = 16hxx;
  
		case(alufn){    
			//Shift left
			Instruction.SHL: 
			out = a << b;
			//Shift right
			Instruction.SHR:
			out = a >> b;
			//SRA
			Instruction.SRA:
			out = $signed(a) >>> b;
		}
	
	}
}	
