Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.51 secs
 
--> Reading design: CPU2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU2"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : CPU2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : YES
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ROM_4kx16.vhd" into library work
Parsing entity <ROM_4Kx16>.
Parsing architecture <Behavioral> of entity <rom_4kx16>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Reg_array.vhd" into library work
Parsing entity <Reg_array>.
Parsing architecture <Behavioral2> of entity <reg_array>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Control_Unit.vhd" into library work
Parsing entity <Control_Unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU2.vhd" into library work
Parsing entity <CPU2>.
Parsing architecture <Behavioral> of entity <cpu2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU2> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM_4Kx16> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg_array> (architecture <Behavioral2>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU2>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU2.vhd".
    Summary:
	no macro.
Unit <CPU2> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd".
INFO:Xst:3210 - "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd" line 228: Output port <MIC_OUT> of the instance <CU> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd" line 228: Output port <FREE_USE> of the instance <CU> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <ACC_REG>.
    Found 8-bit register for signal <T_REG>.
    Found 8-bit register for signal <FG_REG>.
    Found 3-bit register for signal <SEL_SYNC>.
    Found 16-bit register for signal <IP_reg>.
    Found 16-bit adder for signal <IP_reg[15]_GND_5_o_add_2_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT<15:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <DATA_BUS_OUT> created at line 209.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Control_Unit>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Control_Unit.vhd".
    Found 7-bit register for signal <MIC>.
    Found 8-bit register for signal <instruction_reg>.
    Found 7-bit adder for signal <MIC[6]_GND_6_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Control_Unit> synthesized.

Synthesizing Unit <ROM_4Kx16>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ROM_4kx16.vhd".
    Found 4096x16-bit Read Only RAM for signal <data_out>
    Summary:
	inferred   1 RAM(s).
Unit <ROM_4Kx16> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ALU.vhd".
    Found 9-bit adder for signal <n0045> created at line 54.
    Found 9-bit adder for signal <GND_10_o_GND_10_o_add_8_OUT> created at line 54.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_4_OUT<8:0>> created at line 43.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_5_OUT<8:0>> created at line 43.
    Found 8-bit 13-to-1 multiplexer for signal <Result> created at line 28.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Reg_array>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Reg_array.vhd".
    Found 16x8-bit single-port RAM <Mram_registers> for signal <registers>.
    Found 8-bit register for signal <DATA_OUT_BUS>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <Reg_array> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port RAM                              : 1
 4096x16-bit single-port Read Only RAM                 : 1
# Adders/Subtractors                                   : 6
 16-bit addsub                                         : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 8
 16-bit register                                       : 1
 3-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 5
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 12
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 2
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <IP_reg>: 1 register on signal <IP_reg>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Control_Unit>.
The following registers are absorbed into counter <MIC>: 1 register on signal <MIC>.
Unit <Control_Unit> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_4Kx16>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
Unit <ROM_4Kx16> synthesized (advanced).

Synthesizing (advanced) Unit <Reg_array>.
INFO:Xst:3231 - The small RAM <Mram_registers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <(BYTE_SEL,REG_SEL)> |          |
    |     diA            | connected to signal <DATA_IN_BUS>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Reg_array> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed RAM                  : 1
 4096x16-bit single-port distributed Read Only RAM     : 1
# Adders/Subtractors                                   : 4
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 2
 16-bit updown counter                                 : 1
 7-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 8-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU2> ...

Optimizing unit <CPU> ...

Optimizing unit <Control_Unit> ...

Optimizing unit <ROM_4Kx16> ...

Optimizing unit <Reg_array> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 273
#      GND                         : 3
#      INV                         : 2
#      LUT2                        : 36
#      LUT3                        : 20
#      LUT4                        : 34
#      LUT5                        : 28
#      LUT6                        : 82
#      MUXCY                       : 31
#      MUXF7                       : 2
#      VCC                         : 2
#      XORCY                       : 33
# FlipFlops/Latches                : 66
#      FD                          : 11
#      FDE                         : 48
#      FDRE                        : 7
# RAMS                             : 8
#      RAM16X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 9
#      OBUF                        : 26

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  18224     0%  
 Number of Slice LUTs:                  210  out of   9112     2%  
    Number used as Logic:               202  out of   9112     2%  
    Number used as Memory:                8  out of   2176     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    251
   Number with an unused Flip Flop:     185  out of    251    73%  
   Number with an unused LUT:            41  out of    251    16%  
   Number of fully used LUT-FF pairs:    25  out of    251     9%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  36  out of    186    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.244ns (Maximum Frequency: 97.620MHz)
   Minimum input arrival time before clock: 6.271ns
   Maximum output required time after clock: 11.399ns
   Maximum combinational path delay: 8.131ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 10.244ns (frequency: 97.620MHz)
  Total number of paths / destination ports: 46449 / 161
-------------------------------------------------------------------------
Delay:               10.244ns (Levels of Logic = 8)
  Source:            CentralPU/CU/instruction_reg_7 (FF)
  Destination:       CentralPU/REGISTERS/Mram_registers1 (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CentralPU/CU/instruction_reg_7 to CentralPU/REGISTERS/Mram_registers1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             47   0.525   1.999  instruction_reg_7 (instruction_reg_7)
     LUT5:I2->O           11   0.235   1.494  Mmux_addr21 (addr<10>)
     begin scope: 'CentralPU/CU/U0:address<10>'
     LUT6:I0->O            1   0.254   0.682  Mram_data_out3112_SW0 (N6)
     LUT6:I5->O            1   0.254   0.682  Mram_data_out3113 (Mram_data_out11212)
     LUT6:I5->O           12   0.254   1.069  Mram_data_out3115 (data_out<1>)
     end scope: 'CentralPU/CU/U0:data_out<1>'
     end scope: 'CentralPU/CU:REN_0'
     LUT3:I2->O            9   0.254   0.976  READ_REG1 (READ_REG)
     begin scope: 'CentralPU/REGISTERS:READ_REG'
     LUT2:I1->O            8   0.254   0.943  WRITE_REG_READ_REG_AND_12_o1 (WRITE_REG_READ_REG_AND_12_o)
     RAM16X1S:WE               0.369          Mram_registers1
    ----------------------------------------
    Total                     10.244ns (2.399ns logic, 7.845ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 162 / 78
-------------------------------------------------------------------------
Offset:              6.271ns (Levels of Logic = 22)
  Source:            DATA_BUS_IN_EXTERN<1> (PAD)
  Destination:       CentralPU/IP_reg_15 (FF)
  Destination Clock: CLK rising

  Data Path: DATA_BUS_IN_EXTERN<1> to CentralPU/IP_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  DATA_BUS_IN_EXTERN_1_IBUF (DATA_BUS_IN_EXTERN_1_IBUF)
     begin scope: 'CentralPU:DATA_BUS_IN_EXTERN<1>'
     LUT6:I4->O            1   0.250   0.682  mux111 (mux11)
     LUT6:I5->O            1   0.254   0.790  mux112 (mux111)
     LUT4:I2->O            6   0.250   0.876  mux113 (DATA_BUS_OUT<1>)
     end scope: 'CentralPU:DATA_BUS_OUT<1>'
     begin scope: 'CentralPU:DATA_BUS_IN<1>'
     LUT4:I3->O            1   0.254   0.000  Mcount_IP_reg_lut<1> (Mcount_IP_reg_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcount_IP_reg_cy<1> (Mcount_IP_reg_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<2> (Mcount_IP_reg_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<3> (Mcount_IP_reg_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<4> (Mcount_IP_reg_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<5> (Mcount_IP_reg_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<6> (Mcount_IP_reg_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<7> (Mcount_IP_reg_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<8> (Mcount_IP_reg_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<9> (Mcount_IP_reg_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<10> (Mcount_IP_reg_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<11> (Mcount_IP_reg_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<12> (Mcount_IP_reg_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<13> (Mcount_IP_reg_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_IP_reg_cy<14> (Mcount_IP_reg_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Mcount_IP_reg_xor<15> (Mcount_IP_reg16)
     FDE:D                     0.074          IP_reg_15
    ----------------------------------------
    Total                      6.271ns (3.133ns logic, 3.138ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1784 / 25
-------------------------------------------------------------------------
Offset:              11.399ns (Levels of Logic = 8)
  Source:            CentralPU/CU/instruction_reg_7 (FF)
  Destination:       EXTERN_READ (PAD)
  Source Clock:      CLK rising

  Data Path: CentralPU/CU/instruction_reg_7 to EXTERN_READ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             47   0.525   1.999  instruction_reg_7 (instruction_reg_7)
     LUT5:I2->O           11   0.235   1.494  Mmux_addr21 (addr<10>)
     begin scope: 'CentralPU/CU/U0:address<10>'
     LUT6:I0->O            1   0.254   0.682  Mram_data_out3112_SW0 (N6)
     LUT6:I5->O            1   0.254   0.682  Mram_data_out3113 (Mram_data_out11212)
     LUT6:I5->O           12   0.254   1.177  Mram_data_out3115 (data_out<1>)
     end scope: 'CentralPU/CU/U0:data_out<1>'
     end scope: 'CentralPU/CU:REN_0'
     LUT3:I1->O            1   0.250   0.681  EXTERN_READ1 (EXTERN_READ)
     end scope: 'CentralPU:EXTERN_READ'
     OBUF:I->O                 2.912          EXTERN_READ_OBUF (EXTERN_READ)
    ----------------------------------------
    Total                     11.399ns (4.684ns logic, 6.715ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               8.131ns (Levels of Logic = 6)
  Source:            DATA_BUS_IN_EXTERN<7> (PAD)
  Destination:       DATA_BUS_OUT<7> (PAD)

  Data Path: DATA_BUS_IN_EXTERN<7> to DATA_BUS_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  DATA_BUS_IN_EXTERN_7_IBUF (DATA_BUS_IN_EXTERN_7_IBUF)
     begin scope: 'CentralPU:DATA_BUS_IN_EXTERN<7>'
     LUT6:I4->O            1   0.250   0.682  mux711 (mux71)
     LUT6:I5->O            1   0.254   0.790  mux712 (mux711)
     LUT4:I2->O            6   0.250   0.875  mux713 (DATA_BUS_OUT<7>)
     end scope: 'CentralPU:DATA_BUS_OUT<7>'
     OBUF:I->O                 2.912          DATA_BUS_OUT_7_OBUF (DATA_BUS_OUT<7>)
    ----------------------------------------
    Total                      8.131ns (4.994ns logic, 3.137ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   10.244|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.62 secs
 
--> 

Total memory usage is 4528760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

