Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Feb  4 18:28:34 2019
| Host         : selfcad2.lnf.infn.it running 64-bit Scientific Linux release 7.4 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pTrigger_in_5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5375 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -84.648     -138.801                      5                11137        0.054        0.000                      0                11137        5.000        0.000                       0                  5873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_1                                                                                  {0.000 492.000}      984.000         1.016           
clk_in_p                                                                                    {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0                                                                        {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0                                                                        {0.000 12.500}       25.000          40.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
pl_clk                                                                                      {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_0_1                                                                      {0.000 6.250}        12.500          80.000          
  clkfbout_clk_wiz_0_1                                                                      {12.500 25.000}      25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                                                                                      932.004        0.000                      0                   36        0.343        0.000                      0                   36      491.500        0.000                       0                    13  
clk_in_p                                                                                                                                                                                                                                      7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             -0.287       -0.780                      3                 9921        0.054        0.000                      0                 9921        5.000        0.000                       0                  5376  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         22.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.479        0.000                      0                  923        0.061        0.000                      0                  923       15.250        0.000                       0                   480  
pl_clk                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                           -0.279       -0.755                      3                 9921        0.054        0.000                      0                 9921        5.000        0.000                       0                  5376  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                                                       22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1            clk_out1_clk_wiz_0        -84.648     -138.021                      2                    2        0.336        0.000                      0                    2  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.254        0.000                      0                 9921        0.131        0.000                      0                 9921  
clk_fpga_1            clk_out1_clk_wiz_0_1      -84.645     -138.015                      2                    2        0.334        0.000                      0                    2  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.258        0.000                      0                 9921        0.127        0.000                      0                 9921  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                                4.079        0.000                      0                  155        0.367        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0                                                                                4.621        0.000                      0                  155        0.443        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0_1                                                                              4.625        0.000                      0                  155        0.439        0.000                      0                  155  
**async_default**                                                                           clk_out1_clk_wiz_0_1                                                                        clk_out1_clk_wiz_0_1                                                                              4.087        0.000                      0                  155        0.367        0.000                      0                  155  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.956        0.000                      0                  100        0.375        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      932.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      491.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             932.004ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        36.788ns  (logic 2.115ns (5.749%)  route 34.673ns (94.251%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 986.686 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          2.528    39.761    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.494   986.686    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism              0.265   986.951    
                         clock uncertainty          -14.760   972.191    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.426   971.765    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        971.765    
                         arrival time                         -39.761    
  -------------------------------------------------------------------
                         slack                                932.004    

Slack (MET) :             932.004ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        36.788ns  (logic 2.115ns (5.749%)  route 34.673ns (94.251%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 986.686 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          2.528    39.761    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.494   986.686    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism              0.265   986.951    
                         clock uncertainty          -14.760   972.191    
    SLICE_X32Y34         FDRE (Setup_fdre_C_R)       -0.426   971.765    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        971.765    
                         arrival time                         -39.761    
  -------------------------------------------------------------------
                         slack                                932.004    

Slack (MET) :             932.937ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.877ns  (logic 2.115ns (5.895%)  route 33.762ns (94.105%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.618    38.850    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                         clock pessimism              0.289   986.973    
                         clock uncertainty          -14.760   972.213    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.426   971.787    user_logic_i/rtrig_downscaler/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        971.787    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                932.937    

Slack (MET) :             932.937ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.877ns  (logic 2.115ns (5.895%)  route 33.762ns (94.105%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.618    38.850    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism              0.289   986.973    
                         clock uncertainty          -14.760   972.213    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.426   971.787    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        971.787    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                932.937    

Slack (MET) :             932.937ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.877ns  (logic 2.115ns (5.895%)  route 33.762ns (94.105%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.618    38.850    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                         clock pessimism              0.289   986.973    
                         clock uncertainty          -14.760   972.213    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.426   971.787    user_logic_i/rtrig_downscaler/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        971.787    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                932.937    

Slack (MET) :             932.937ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.877ns  (logic 2.115ns (5.895%)  route 33.762ns (94.105%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 986.684 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.618    38.850    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.492   986.684    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism              0.289   986.973    
                         clock uncertainty          -14.760   972.213    
    SLICE_X32Y32         FDRE (Setup_fdre_C_R)       -0.426   971.787    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        971.787    
                         arrival time                         -38.850    
  -------------------------------------------------------------------
                         slack                                932.937    

Slack (MET) :             932.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.860ns  (logic 2.115ns (5.898%)  route 33.745ns (94.102%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.600    38.833    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                         clock pessimism              0.230   986.914    
                         clock uncertainty          -14.760   972.154    
    SLICE_X31Y32         FDRE (Setup_fdre_C_R)       -0.335   971.819    user_logic_i/rtrig_downscaler/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        971.819    
                         arrival time                         -38.833    
  -------------------------------------------------------------------
                         slack                                932.986    

Slack (MET) :             932.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.860ns  (logic 2.115ns (5.898%)  route 33.745ns (94.102%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.600    38.833    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
                         clock pessimism              0.230   986.914    
                         clock uncertainty          -14.760   972.154    
    SLICE_X31Y32         FDRE (Setup_fdre_C_R)       -0.335   971.819    user_logic_i/rtrig_downscaler/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        971.819    
                         arrival time                         -38.833    
  -------------------------------------------------------------------
                         slack                                932.986    

Slack (MET) :             932.986ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.860ns  (logic 2.115ns (5.898%)  route 33.745ns (94.102%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 986.683 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.600    38.833    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.491   986.683    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[8]/C
                         clock pessimism              0.230   986.914    
                         clock uncertainty          -14.760   972.154    
    SLICE_X31Y32         FDRE (Setup_fdre_C_R)       -0.335   971.819    user_logic_i/rtrig_downscaler/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        971.819    
                         arrival time                         -38.833    
  -------------------------------------------------------------------
                         slack                                932.986    

Slack (MET) :             933.167ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            984.000ns  (clk_fpga_1 rise@984.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        35.624ns  (logic 2.115ns (5.937%)  route 33.509ns (94.063%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 986.685 - 984.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      14.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665     2.973    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473    34.964    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    35.544 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    35.544    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.878 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672    36.550    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303    36.853 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000    36.853    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    37.233 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          1.364    38.597    user_logic_i/rtrig_downscaler/input[0]
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    984.000   984.000 r  
    PS7_X0Y0             PS7                          0.000   984.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   985.101    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   985.192 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.493   986.685    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
                         clock pessimism              0.265   986.950    
                         clock uncertainty          -14.760   972.190    
    SLICE_X32Y33         FDRE (Setup_fdre_C_R)       -0.426   971.764    user_logic_i/rtrig_downscaler/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        971.764    
                         arrival time                         -38.597    
  -------------------------------------------------------------------
                         slack                                933.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.273ns (57.219%)  route 0.204ns (42.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.559     0.900    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/Q
                         net (fo=2, routed)           0.204     1.268    user_logic_i/rtrig_downscaler/count_reg_reg[11]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.377 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.377    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_4
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.825     1.195    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
                         clock pessimism             -0.295     0.900    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.134     1.034    user_logic_i/rtrig_downscaler/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.275ns (49.721%)  route 0.278ns (50.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.126     1.187    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.298 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.152     1.451    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_6
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.020     0.918    user_logic_i/rtrig_downscaler/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.360ns (62.510%)  route 0.216ns (37.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.126     1.187    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.196     1.383 r  user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.090     1.473    user_logic_i/rtrig_downscaler/count_reg_reg[8]_i_1_n_5
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.825     1.195    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y34         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
                         clock pessimism             -0.281     0.914    
    SLICE_X32Y34         FDRE (Hold_fdre_C_D)         0.022     0.936    user_logic_i/rtrig_downscaler/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.274ns (42.199%)  route 0.375ns (57.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.285     1.347    user_logic_i/rtrig_downscaler/count_reg_reg[2]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.457 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.090     1.547    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_5
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.022     0.920    user_logic_i/rtrig_downscaler/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.274ns (42.199%)  route 0.375ns (57.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/Q
                         net (fo=2, routed)           0.285     1.348    user_logic_i/rtrig_downscaler/count_reg_reg[6]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.458 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.090     1.548    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_5
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.022     0.921    user_logic_i/rtrig_downscaler/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.273ns (39.949%)  route 0.410ns (60.051%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/Q
                         net (fo=2, routed)           0.268     1.330    user_logic_i/rtrig_downscaler/count_reg_reg[7]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.439 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.142     1.582    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_4
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[7]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.020     0.919    user_logic_i/rtrig_downscaler/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.273ns (39.900%)  route 0.411ns (60.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/Q
                         net (fo=2, routed)           0.269     1.330    user_logic_i/rtrig_downscaler/count_reg_reg[3]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.439 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.142     1.582    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_4
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.020     0.918    user_logic_i/rtrig_downscaler/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.279ns (39.902%)  route 0.420ns (60.098%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.558     0.899    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/Q
                         net (fo=2, routed)           0.295     1.357    user_logic_i/rtrig_downscaler/count_reg_reg[4]
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.472 r  user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.125     1.598    user_logic_i/rtrig_downscaler/count_reg_reg[4]_i_1_n_7
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.824     1.194    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y33         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
                         clock pessimism             -0.295     0.899    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.024     0.923    user_logic_i/rtrig_downscaler/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.279ns (39.794%)  route 0.422ns (60.206%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 f  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.297     1.358    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X32Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  user_logic_i/rtrig_downscaler/count_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.403    user_logic_i/rtrig_downscaler/count[0]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.473 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.125     1.599    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_7
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.024     0.922    user_logic_i/rtrig_downscaler/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.252ns (30.196%)  route 0.583ns (69.804%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.309     1.348    user_logic_i/rtrig_downscaler/count_reg_reg[1]
    SLICE_X32Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.459 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.273     1.732    user_logic_i/rtrig_downscaler/count_reg_reg[0]_i_2_n_6
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.823     1.193    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X31Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
                         clock pessimism             -0.295     0.898    
    SLICE_X31Y32         FDRE (Hold_fdre_C_D)        -0.004     0.894    user_logic_i/rtrig_downscaler/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.839    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 492.000 }
Period(ns):         984.000
Sources:            { System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         984.000     981.845    BUFGCTRL_X0Y1  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y33   user_logic_i/rtrig_downscaler/count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         984.000     983.000    SLICE_X32Y33   user_logic_i/rtrig_downscaler/count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y34   user_logic_i/rtrig_downscaler/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X31Y32   user_logic_i/rtrig_downscaler/count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         492.000     491.500    SLICE_X32Y32   user_logic_i/rtrig_downscaler/count_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.287ns,  Total Violation       -0.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_type_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 5.673ns (45.062%)  route 6.916ns (54.938%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.413    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.537 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.537    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.995 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.491    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.823 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.642    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.078    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.202 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.644     9.847    user_logic_i/nzs_zs_shape/or_reduce9_out
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/C
                         clock pessimism             -0.429     9.711    
                         clock uncertainty           -0.112     9.600    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.040     9.560    user_logic_i/nzs_zs_shape/trig_type_int_reg
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 -0.287    

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 5.797ns (45.886%)  route 6.836ns (54.114%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.413    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.537 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.537    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.995 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.491    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.823 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.642    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.078    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.202 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.565     9.767    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X27Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.891 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.891    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism             -0.429     9.709    
                         clock uncertainty           -0.112     9.598    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.029     9.627    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 5.536ns (44.302%)  route 6.960ns (55.698%))
  Logic Levels:           19  (CARRY4=7 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.740    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.778    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.654 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.981    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.857 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.857    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.249 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.014    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.321 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.321    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.871 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.871    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.028 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.647    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.976 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.151    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.275 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.985    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.109 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.109    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.641 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.641    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.863 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.705     5.568    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[4]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.299     5.867 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.462     6.329    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.453 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.453    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.986 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.986    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.143 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.424     7.567    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.332     7.899 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           0.756     8.656    user_logic_i/nzs_zs_shape/nzs_in[1]
    SLICE_X27Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.780 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.263     9.043    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X27Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.167 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.466     9.632    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X27Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.756 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     9.756    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism             -0.530     9.609    
                         clock uncertainty           -0.112     9.497    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.031     9.528    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.903ns  (logic 5.263ns (44.216%)  route 6.640ns (55.784%))
  Logic Levels:           17  (CARRY4=7 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.732ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.666    -2.732    user_logic_i/trigger_shaper_i/clk
    SLICE_X19Y31         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.300    -1.975    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.124    -1.851 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.588    -1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X17Y30         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.139    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -0.533 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.062     0.529    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[3]
    SLICE_X18Y32         LUT6 (Prop_lut6_I4_O)        0.306     0.835 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.835    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.385    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.542 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.471     2.012    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X20Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.341 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.302     2.643    user_logic_i/trigger_masker_i/input[2]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.767 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.575     3.342    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X23Y32         LUT2 (Prop_lut2_I1_O)        0.124     3.466 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.466    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.998 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.998    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.220 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.601     4.821    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[4]
    SLICE_X24Y32         LUT5 (Prop_lut5_I0_O)        0.299     5.120 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.604     5.724    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.848 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.848    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.398 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.398    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.555 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.643     7.198    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.329     7.527 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.169     8.696    user_logic_i/nzs_zs_shape/nzs_in[2]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.150     8.846 r  user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1/O
                         net (fo=1, routed)           0.325     9.171    user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/C
                         clock pessimism             -0.530     9.609    
                         clock uncertainty           -0.112     9.497    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.244     9.253    user_logic_i/nzs_zs_shape/trig_map_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 5.365ns (44.866%)  route 6.593ns (55.134%))
  Logic Levels:           18  (CARRY4=8 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.740    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.778    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.654 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.981    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.857 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.857    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.249 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.014    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.321 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.321    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.871 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.871    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.028 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.647    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.976 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.151    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.275 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.985    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.109 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.109    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.641 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.641    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.755 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.755    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.068 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_12/O[3]
                         net (fo=1, routed)           0.499     5.567    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[11]
    SLICE_X26Y33         LUT5 (Prop_lut5_I2_O)        0.306     5.873 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13/O
                         net (fo=2, routed)           0.462     6.335    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13_n_0
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.459 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.459    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.860    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.017 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.589     7.606    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/neqOp0_out
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329     7.935 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.491     8.425    user_logic_i/nzs_zs_shape/zs_in[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.549 r  user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1/O
                         net (fo=1, routed)           0.669     9.218    user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/C
                         clock pessimism             -0.530     9.611    
                         clock uncertainty           -0.112     9.499    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.056     9.443    user_logic_i/nzs_zs_shape/trig_map_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.429     9.705    
                         clock uncertainty           -0.112     9.594    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.070    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism             -0.429     9.705    
                         clock uncertainty           -0.112     9.594    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.070    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism             -0.429     9.705    
                         clock uncertainty           -0.112     9.594    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.070    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism             -0.429     9.705    
                         clock uncertainty           -0.112     9.594    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.070    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 5.513ns (49.042%)  route 5.728ns (50.958%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 10.129 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.727ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.671    -2.727    user_logic_i/trigger_shaper_i/clk
    SLICE_X12Y20         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518    -2.209 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/Q
                         net (fo=3, routed)           0.273    -1.935    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][3]
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.124    -1.811 r  user_logic_i/trigger_shaper_i/output[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.595    -1.216    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_in
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.124    -1.092 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.092    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.560 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.560    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.446 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.446    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.112 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_13/O[1]
                         net (fo=2, routed)           1.096     0.984    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count[9]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.303     1.287 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.287    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.688 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.688    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.845 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.371     2.215    user_logic_i/trig_downscaler_gen[3].trig_downscaler/eqOp
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.329     2.544 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.174     2.719    user_logic_i/trigger_masker_i/input[3]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  user_logic_i/trigger_masker_i/output[3]_INST_0/O
                         net (fo=7, routed)           0.774     3.617    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/data_in
    SLICE_X23Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.741 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.741    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.273 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.273    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.607 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.755     5.362    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count0[5]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.303     5.665 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.493     6.158    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X23Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.282 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.282    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.832    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.989 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.431     7.420    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X25Y27         LUT3 (Prop_lut3_I1_O)        0.329     7.749 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.765     8.515    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.483    10.129    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/clk
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.530     9.600    
                         clock uncertainty           -0.112     9.488    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.429     9.059    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.059    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.588    -0.292    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.128 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     0.072    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.117 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.117    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[0]
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.851    -0.215    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.187    -0.028    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     0.063    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.327    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=1, routed)           0.107    -0.056    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][6]
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.864    -0.202    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.268    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.113    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.556    -0.324    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X19Y29         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/Q
                         net (fo=3, routed)           0.244     0.061    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_in[14]
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.248    user_logic_i/trig_downscaler_gen[1].trig_downscaler/clk
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/C
                         clock pessimism              0.182    -0.066    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070     0.004    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.327    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y23         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108    -0.055    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.205    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.271    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.116    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.352%)  route 0.193ns (56.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.569    -0.311    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.163 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.193     0.031    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.832    -0.234    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.187    -0.047    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.016    -0.031    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.555    -0.325    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X14Y21         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/Q
                         net (fo=3, routed)           0.250     0.066    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_in[8]
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.248    user_logic_i/trig_downscaler_gen[0].trig_downscaler/clk
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/C
                         clock pessimism              0.182    -0.066    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.064    -0.002    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.047    -0.279    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.047    -0.279    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.047    -0.279    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.047    -0.279    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.479ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.536ns (23.492%)  route 5.002ns (76.508%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.283     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.295     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=3, routed)           0.960     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.759    10.004    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I3_O)        0.124    10.128 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.413    36.566    
                         clock uncertainty           -0.035    36.530    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)        0.077    36.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.607    
                         arrival time                         -10.128    
  -------------------------------------------------------------------
                         slack                                 26.479    

Slack (MET) :             26.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.536ns (24.341%)  route 4.774ns (75.659%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.283     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.295     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=3, routed)           0.960     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.531     9.776    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I4_O)        0.124     9.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.413    36.566    
                         clock uncertainty           -0.035    36.530    
    SLICE_X39Y38         FDRE (Setup_fdre_C_D)        0.029    36.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.559    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 26.659    

Slack (MET) :             26.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.536ns (24.583%)  route 4.712ns (75.417%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.283     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.295     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=3, routed)           0.960     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.469     9.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     9.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.838    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.438    36.590    
                         clock uncertainty           -0.035    36.554    
    SLICE_X38Y37         FDRE (Setup_fdre_C_D)        0.077    36.631    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.631    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 26.793    

Slack (MET) :             26.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.536ns (25.259%)  route 4.545ns (74.741%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.283     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.295     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=3, routed)           0.960     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.302     9.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.492    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.032    36.524    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.524    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 26.854    

Slack (MET) :             26.858ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.536ns (25.280%)  route 4.540ns (74.720%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.152ns = ( 36.152 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.283     6.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.295     6.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=3, routed)           0.960     7.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.124     7.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     7.730    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.131 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.297     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     9.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.571    36.152    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X41Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.376    36.528    
                         clock uncertainty           -0.035    36.492    
    SLICE_X41Y36         FDRE (Setup_fdre_C_D)        0.031    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.523    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 26.858    

Slack (MET) :             26.924ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 1.021ns (16.999%)  route 4.985ns (83.001%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.151 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.915     5.983    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.295     6.278 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=34, routed)          1.486     7.764    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.124     7.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.584     9.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.596 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.000     9.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X40Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.570    36.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X40Y34         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.376    36.527    
                         clock uncertainty           -0.035    36.491    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)        0.029    36.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         36.520    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 26.924    

Slack (MET) :             27.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.021ns (18.809%)  route 4.407ns (81.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.749     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.117     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.295     6.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.068     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X36Y11         FDRE (Setup_fdre_C_R)       -0.429    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 27.045    

Slack (MET) :             27.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.021ns (18.809%)  route 4.407ns (81.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.749     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.117     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.295     6.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.068     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X36Y11         FDRE (Setup_fdre_C_R)       -0.429    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 27.045    

Slack (MET) :             27.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.021ns (18.809%)  route 4.407ns (81.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.749     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.117     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.295     6.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.068     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X36Y11         FDRE (Setup_fdre_C_R)       -0.429    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 27.045    

Slack (MET) :             27.045ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.021ns (18.809%)  route 4.407ns (81.191%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 36.153 - 33.000 ) 
    Source Clock Delay      (SCD):    3.591ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.749     3.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y38         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.478     4.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.117     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y30         LUT5 (Prop_lut5_I2_O)        0.295     6.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.068     7.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X39Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.670     8.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.572    36.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X36Y11         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.376    36.529    
                         clock uncertainty           -0.035    36.493    
    SLICE_X36Y11         FDRE (Setup_fdre_C_R)       -0.429    36.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.064    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                 27.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.313%)  route 0.209ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.209     1.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X28Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.859%)  route 0.213ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.213     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.859%)  route 0.213ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.213     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD3
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X28Y2          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.342     1.312    
    SLICE_X28Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X37Y1    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X34Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         33.000      32.000     SLICE_X34Y0    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X36Y6    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y2    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X28Y4    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pl_clk
  To Clock:  pl_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pl_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_in_n }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            3  Failing Endpoints,  Worst Slack       -0.279ns,  Total Violation       -0.755ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_type_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 5.673ns (45.062%)  route 6.916ns (54.938%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 10.142 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.415    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.539    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.997 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.493    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.825 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.644    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.080    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.204 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.644     9.849    user_logic_i/nzs_zs_shape/or_reduce9_out
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.142    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/C
                         clock pessimism             -0.429     9.713    
                         clock uncertainty           -0.103     9.610    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.040     9.570    user_logic_i/nzs_zs_shape/trig_type_int_reg
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 5.797ns (45.886%)  route 6.836ns (54.114%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.415    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.539    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.997 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.493    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.825 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.644    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.080    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.204 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.565     9.769    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X27Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.893 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.893    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism             -0.429     9.711    
                         clock uncertainty           -0.103     9.608    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.029     9.637    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                          9.637    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 5.536ns (44.302%)  route 6.960ns (55.698%))
  Logic Levels:           19  (CARRY4=7 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.738ns = ( -2.738 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.738    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.220 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.776    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.652 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.979    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.855 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.855    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.247 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.016    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.323 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.323    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.873 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.873    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.649    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.978 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.153    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.277 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.987    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.111 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.111    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.643 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.643    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.865 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.705     5.570    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[4]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.299     5.869 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.462     6.331    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.455 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.455    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.988 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.145 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.424     7.569    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.332     7.901 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           0.756     8.658    user_logic_i/nzs_zs_shape/nzs_in[1]
    SLICE_X27Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.782 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.263     9.045    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X27Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.169 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.466     9.634    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X27Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.758 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     9.758    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism             -0.530     9.611    
                         clock uncertainty           -0.103     9.507    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.031     9.538    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                          9.538    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.903ns  (logic 5.263ns (44.216%)  route 6.640ns (55.784%))
  Logic Levels:           17  (CARRY4=7 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns = ( -2.730 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.666    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X19Y31         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.274 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.300    -1.973    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.124    -1.849 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.588    -1.261    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X17Y30         LUT2 (Prop_lut2_I1_O)        0.124    -1.137 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.137    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -0.531 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.062     0.531    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[3]
    SLICE_X18Y32         LUT6 (Prop_lut6_I4_O)        0.306     0.837 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.837    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.387    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.544 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.471     2.014    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X20Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.343 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.302     2.645    user_logic_i/trigger_masker_i/input[2]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.769 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.575     3.344    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X23Y32         LUT2 (Prop_lut2_I1_O)        0.124     3.468 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.468    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.000    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.222 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.601     4.823    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[4]
    SLICE_X24Y32         LUT5 (Prop_lut5_I0_O)        0.299     5.122 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.604     5.726    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.850 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.850    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.400    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.643     7.200    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.329     7.529 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.169     8.698    user_logic_i/nzs_zs_shape/nzs_in[2]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.150     8.848 r  user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1/O
                         net (fo=1, routed)           0.325     9.173    user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/C
                         clock pessimism             -0.530     9.611    
                         clock uncertainty           -0.103     9.507    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.244     9.263    user_logic_i/nzs_zs_shape/trig_map_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 5.365ns (44.866%)  route 6.593ns (55.134%))
  Logic Levels:           18  (CARRY4=8 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 10.142 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.738ns = ( -2.738 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.738    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.220 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.776    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.652 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.979    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.855 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.855    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.247 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.016    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.323 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.323    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.873 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.873    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.649    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.978 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.153    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.277 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.987    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.111 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.111    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.643 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.643    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.757 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.757    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.070 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_12/O[3]
                         net (fo=1, routed)           0.499     5.569    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[11]
    SLICE_X26Y33         LUT5 (Prop_lut5_I2_O)        0.306     5.875 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13/O
                         net (fo=2, routed)           0.462     6.337    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13_n_0
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.461 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.461    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.862 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.019 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.589     7.608    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/neqOp0_out
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329     7.937 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.491     8.427    user_logic_i/nzs_zs_shape/zs_in[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.551 r  user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1/O
                         net (fo=1, routed)           0.669     9.220    user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.142    user_logic_i/nzs_zs_shape/clk
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/C
                         clock pessimism             -0.530     9.613    
                         clock uncertainty           -0.103     9.509    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.056     9.453    user_logic_i/nzs_zs_shape/trig_map_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.429     9.707    
                         clock uncertainty           -0.103     9.604    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism             -0.429     9.707    
                         clock uncertainty           -0.103     9.604    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism             -0.429     9.707    
                         clock uncertainty           -0.103     9.604    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism             -0.429     9.707    
                         clock uncertainty           -0.103     9.604    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.080    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 5.513ns (49.042%)  route 5.728ns (50.958%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.725ns = ( -2.725 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.671    -2.725    user_logic_i/trigger_shaper_i/clk
    SLICE_X12Y20         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518    -2.207 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/Q
                         net (fo=3, routed)           0.273    -1.933    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][3]
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.124    -1.809 r  user_logic_i/trigger_shaper_i/output[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.595    -1.214    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_in
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.124    -1.090 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.090    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.558 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.558    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.444 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.444    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.110 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_13/O[1]
                         net (fo=2, routed)           1.096     0.986    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count[9]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.303     1.289 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.289    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.690 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.690    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.847 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.371     2.217    user_logic_i/trig_downscaler_gen[3].trig_downscaler/eqOp
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.329     2.546 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.174     2.721    user_logic_i/trigger_masker_i/input[3]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.845 r  user_logic_i/trigger_masker_i/output[3]_INST_0/O
                         net (fo=7, routed)           0.774     3.619    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/data_in
    SLICE_X23Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.743 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.743    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.275 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.275    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.755     5.364    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count0[5]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.303     5.667 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.493     6.160    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X23Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.284 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.284    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.991 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.431     7.422    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X25Y27         LUT3 (Prop_lut3_I1_O)        0.329     7.751 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.765     8.517    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.483    10.131    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/clk
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism             -0.530     9.602    
                         clock uncertainty           -0.103     9.498    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.429     9.069    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns = ( -0.213 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.290ns = ( -0.290 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.588    -0.290    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.126 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     0.074    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.119 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.119    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[0]
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.851    -0.213    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.187    -0.026    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091     0.065    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns = ( -0.200 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( -0.325 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.325    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=1, routed)           0.107    -0.054    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][6]
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.864    -0.200    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.266    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.111    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns = ( -0.246 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.322ns = ( -0.322 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.556    -0.322    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X19Y29         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/Q
                         net (fo=3, routed)           0.244     0.063    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_in[14]
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.246    user_logic_i/trig_downscaler_gen[1].trig_downscaler/clk
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/C
                         clock pessimism              0.182    -0.064    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070     0.006    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.325ns = ( -0.325 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.325    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y23         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108    -0.053    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.203    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.067    -0.269    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.114    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.352%)  route 0.193ns (56.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.309ns = ( -0.309 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.569    -0.309    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.161 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.193     0.033    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.832    -0.232    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.187    -0.045    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.016    -0.029    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns = ( -0.246 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.323ns = ( -0.323 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.555    -0.323    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X14Y21         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/Q
                         net (fo=3, routed)           0.250     0.068    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_in[8]
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.246    user_logic_i/trig_downscaler_gen[0].trig_downscaler/clk
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/C
                         clock pessimism              0.182    -0.064    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.064    -0.000    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.047    -0.277    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.047    -0.277    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.047    -0.277    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.047    -0.277    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk_network/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y4     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X2Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y5     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         12.500      9.556      RAMB36_X1Y6     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       12.500      147.500    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y4     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.250       5.000      SLICE_X34Y6     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { clk_network/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17  clk_network/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y1  clk_network/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack      -84.648ns,  Total Violation     -138.021ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.648ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.300ns  (logic 2.115ns (3.239%)  route 63.185ns (96.761%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10822.639 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 10826.972 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665 10826.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518 10827.489 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473 10858.962    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580 10859.542 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000 10859.542    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.876 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672 10860.548    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303 10860.851 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000 10860.851    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 10861.230 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.041 10892.271    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492 10822.638    u_ila_0/inst/ila_core_inst/out
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.638    
                         clock uncertainty          -14.966 10807.672    
    SLICE_X32Y30         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047 10807.625    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.625    
                         arrival time                       -10892.272    
  -------------------------------------------------------------------
                         slack                                -84.648    

Slack (VIOLATED) :        -53.373ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@10825.000ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        34.260ns  (logic 2.115ns (6.173%)  route 32.145ns (93.827%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.361ns = ( 10822.640 - 10825.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 10826.972 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665 10826.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518 10827.489 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473 10858.962    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580 10859.542 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000 10859.542    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.876 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672 10860.548    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303 10860.851 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000 10860.851    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 10861.230 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10861.230    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  10825.000 10825.000 r  
    L16                                               0.000 10825.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000 10825.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917 10825.917 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.098    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.461 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.055    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.146 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.493 10822.639    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.639    
                         clock uncertainty          -14.966 10807.673    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.186 10807.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.858    
                         arrival time                       -10861.232    
  -------------------------------------------------------------------
                         slack                                -53.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.322ns  (logic 0.531ns (3.708%)  route 13.791ns (96.292%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)          13.638    14.699    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    14.850 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.153    15.003    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.107    15.110 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.110    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.219 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.824    -0.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.242    
                         clock uncertainty           14.966    14.724    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.159    14.883    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.883    
                         arrival time                          15.219    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             14.346ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.274ns  (logic 0.531ns (1.878%)  route 27.743ns (98.122%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)          13.638    14.699    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    14.850 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.153    15.003    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.107    15.110 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.110    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.219 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         13.952    29.171    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.823    -0.243    u_ila_0/inst/ila_core_inst/out
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.243    
                         clock uncertainty           14.966    14.723    
    SLICE_X32Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    14.825    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.825    
                         arrival time                          29.171    
  -------------------------------------------------------------------
                         slack                                 14.346    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_type_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 5.673ns (45.062%)  route 6.916ns (54.938%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.415    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.539    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.997 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.493    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.825 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.644    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.080    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.204 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.644     9.849    user_logic_i/nzs_zs_shape/or_reduce9_out
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/C
                         clock pessimism              0.115    10.255    
                         clock uncertainty           -0.112    10.143    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.040    10.103    user_logic_i/nzs_zs_shape/trig_type_int_reg
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 5.797ns (45.886%)  route 6.836ns (54.114%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.415    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.539 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.539    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.997 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.493    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.825 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.644    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.768 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.080    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.204 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.565     9.769    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X27Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.893 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.893    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.115    10.253    
                         clock uncertainty           -0.112    10.141    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.029    10.170    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 5.536ns (44.302%)  route 6.960ns (55.698%))
  Logic Levels:           19  (CARRY4=7 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.738ns = ( -2.738 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.738    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.220 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.776    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.652 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.979    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.855 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.855    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.247 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.016    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.323 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.323    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.873 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.873    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.649    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.978 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.153    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.277 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.987    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.111 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.111    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.643 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.643    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.865 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.705     5.570    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[4]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.299     5.869 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.462     6.331    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.455 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.455    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.988 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.988    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.145 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.424     7.569    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.332     7.901 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           0.756     8.658    user_logic_i/nzs_zs_shape/nzs_in[1]
    SLICE_X27Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.782 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.263     9.045    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X27Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.169 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.466     9.634    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X27Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.758 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     9.758    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.014    10.152    
                         clock uncertainty           -0.112    10.040    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.031    10.071    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         10.071    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.903ns  (logic 5.263ns (44.216%)  route 6.640ns (55.784%))
  Logic Levels:           17  (CARRY4=7 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.362ns = ( 10.138 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.730ns = ( -2.730 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.666    -2.730    user_logic_i/trigger_shaper_i/clk
    SLICE_X19Y31         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.274 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.300    -1.973    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.124    -1.849 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.588    -1.261    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X17Y30         LUT2 (Prop_lut2_I1_O)        0.124    -1.137 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.137    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -0.531 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.062     0.531    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[3]
    SLICE_X18Y32         LUT6 (Prop_lut6_I4_O)        0.306     0.837 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.837    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.387 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.387    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.544 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.471     2.014    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X20Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.343 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.302     2.645    user_logic_i/trigger_masker_i/input[2]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.769 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.575     3.344    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X23Y32         LUT2 (Prop_lut2_I1_O)        0.124     3.468 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.468    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.000 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.000    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.222 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.601     4.823    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[4]
    SLICE_X24Y32         LUT5 (Prop_lut5_I0_O)        0.299     5.122 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.604     5.726    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.850 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.850    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.400 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.400    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.557 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.643     7.200    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.329     7.529 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.169     8.698    user_logic_i/nzs_zs_shape/nzs_in[2]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.150     8.848 r  user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1/O
                         net (fo=1, routed)           0.325     9.173    user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.138    user_logic_i/nzs_zs_shape/clk
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/C
                         clock pessimism              0.014    10.152    
                         clock uncertainty           -0.112    10.040    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.244     9.796    user_logic_i/nzs_zs_shape/trig_map_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 5.365ns (44.866%)  route 6.593ns (55.134%))
  Logic Levels:           18  (CARRY4=8 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.738ns = ( -2.738 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.738    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.220 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.776    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.652 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.979    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.855 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.855    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.247 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.016    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.323 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.323    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.873 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.873    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.030 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.649    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.978 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.153    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.277 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.987    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.111 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.111    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.643 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.643    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.757 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.757    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.070 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_12/O[3]
                         net (fo=1, routed)           0.499     5.569    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[11]
    SLICE_X26Y33         LUT5 (Prop_lut5_I2_O)        0.306     5.875 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13/O
                         net (fo=2, routed)           0.462     6.337    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13_n_0
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.461 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.461    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.862 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.019 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.589     7.608    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/neqOp0_out
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329     7.937 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.491     8.427    user_logic_i/nzs_zs_shape/zs_in[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.551 r  user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1/O
                         net (fo=1, routed)           0.669     9.220    user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/C
                         clock pessimism              0.014    10.154    
                         clock uncertainty           -0.112    10.042    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.056     9.986    user_logic_i/nzs_zs_shape/trig_map_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.115    10.249    
                         clock uncertainty           -0.112    10.137    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.613    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism              0.115    10.249    
                         clock uncertainty           -0.112    10.137    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.613    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism              0.115    10.249    
                         clock uncertainty           -0.112    10.137    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.613    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.366ns = ( 10.134 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.741ns = ( -2.741 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.741    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.285 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.852    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.728 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.307    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.183 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.183    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.670 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.670    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.553 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.553    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.436 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.427    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.798    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.104 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.104    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.561 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.118    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.447 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.134    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.258 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.674    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.798 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.798    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.330 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.330    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.444 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.444    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.558 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.558    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.892 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.544    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.847 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.453    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.577 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.577    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.034 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.553    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.882 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.549    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.134    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism              0.115    10.249    
                         clock uncertainty           -0.112    10.137    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.613    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 5.513ns (49.042%)  route 5.728ns (50.958%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.371ns = ( 10.129 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.725ns = ( -2.725 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.671    -2.725    user_logic_i/trigger_shaper_i/clk
    SLICE_X12Y20         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518    -2.207 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/Q
                         net (fo=3, routed)           0.273    -1.933    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][3]
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.124    -1.809 r  user_logic_i/trigger_shaper_i/output[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.595    -1.214    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_in
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.124    -1.090 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.090    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.558 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.558    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.444 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.444    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.110 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_13/O[1]
                         net (fo=2, routed)           1.096     0.986    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count[9]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.303     1.289 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.289    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.690 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.690    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.847 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.371     2.217    user_logic_i/trig_downscaler_gen[3].trig_downscaler/eqOp
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.329     2.546 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.174     2.721    user_logic_i/trigger_masker_i/input[3]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.845 r  user_logic_i/trigger_masker_i/output[3]_INST_0/O
                         net (fo=7, routed)           0.774     3.619    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/data_in
    SLICE_X23Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.743 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.743    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.275 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.275    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.755     5.364    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count0[5]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.303     5.667 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.493     6.160    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X23Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.284 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.284    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.834 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.834    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.991 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.431     7.422    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X25Y27         LUT3 (Prop_lut3_I1_O)        0.329     7.751 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.765     8.517    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.483    10.129    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/clk
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.014    10.143    
                         clock uncertainty           -0.112    10.031    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.429     9.602    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.290ns = ( -0.290 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.588    -0.290    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.126 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     0.074    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.119 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.119    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[0]
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.851    -0.215    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.112    -0.103    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.012    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns
    Source Clock Delay      (SCD):    -0.325ns = ( -0.325 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.325    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=1, routed)           0.107    -0.054    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][6]
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.864    -0.202    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.455    
                         clock uncertainty            0.112    -0.343    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.188    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.322ns = ( -0.322 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.556    -0.322    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X19Y29         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.181 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/Q
                         net (fo=3, routed)           0.244     0.063    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_in[14]
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.248    user_logic_i/trig_downscaler_gen[1].trig_downscaler/clk
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/C
                         clock pessimism             -0.005    -0.253    
                         clock uncertainty            0.112    -0.141    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.071    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.325ns = ( -0.325 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.325    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y23         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.161 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108    -0.053    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.205    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.458    
                         clock uncertainty            0.112    -0.346    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.191    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.352%)  route 0.193ns (56.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.309ns = ( -0.309 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.569    -0.309    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.161 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.193     0.033    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.832    -0.234    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.112    -0.122    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.016    -0.106    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.323ns = ( -0.323 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.555    -0.323    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X14Y21         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.182 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/Q
                         net (fo=3, routed)           0.250     0.068    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_in[8]
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.248    user_logic_i/trig_downscaler_gen[0].trig_downscaler/clk
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/C
                         clock pessimism             -0.005    -0.253    
                         clock uncertainty            0.112    -0.141    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.064    -0.077    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.313ns = ( -0.313 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.233    -0.465    
                         clock uncertainty            0.112    -0.354    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack      -84.645ns,  Total Violation     -138.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -84.645ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        65.300ns  (logic 2.115ns (3.239%)  route 63.185ns (96.761%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10822.642 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 10826.972 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665 10826.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518 10827.489 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473 10858.962    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580 10859.542 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000 10859.542    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.876 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672 10860.548    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303 10860.851 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000 10860.851    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 10861.230 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         31.041 10892.271    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492 10822.641    u_ila_0/inst/ila_core_inst/out
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000 10822.641    
                         clock uncertainty          -14.966 10807.675    
    SLICE_X32Y30         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047 10807.628    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                      10807.627    
                         arrival time                       -10892.272    
  -------------------------------------------------------------------
                         slack                                -84.645    

Slack (VIOLATED) :        -53.370ns  (required time - arrival time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.001ns  (clk_out1_clk_wiz_0_1 rise@10825.001ns - clk_fpga_1 rise@10823.999ns)
  Data Path Delay:        34.260ns  (logic 2.115ns (6.173%)  route 32.145ns (93.827%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -5.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.359ns = ( 10822.643 - 10825.001 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 10826.972 - 10823.999 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                  10823.999 10823.999 r  
    PS7_X0Y0             PS7                          0.000 10823.999 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207 10825.206    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101 10825.307 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.665 10826.972    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.518 10827.489 r  user_logic_i/rtrig_downscaler/count_reg_reg[0]/Q
                         net (fo=4, routed)          31.473 10858.962    user_logic_i/rtrig_downscaler/count_reg_reg[0]
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580 10859.542 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000 10859.542    user_logic_i/rtrig_downscaler/eqOp_carry_i_7_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334 10859.876 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_6/O[1]
                         net (fo=2, routed)           0.672 10860.548    user_logic_i/rtrig_downscaler/count[6]
    SLICE_X32Y31         LUT3 (Prop_lut3_I0_O)        0.303 10860.851 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_2/O
                         net (fo=1, routed)           0.000 10860.851    user_logic_i/rtrig_downscaler/eqOp_carry_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380 10861.230 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000 10861.230    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  10825.001 10825.001 f  
    L17                                               0.000 10825.001 f  clk_in_n (IN)
                         net (fo=0)                   0.000 10825.001    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919 10825.920 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181 10827.101    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637 10819.464 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594 10821.058    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10821.148 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.493 10822.642    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000 10822.642    
                         clock uncertainty          -14.966 10807.676    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.186 10807.861    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                      10807.862    
                         arrival time                       -10861.232    
  -------------------------------------------------------------------
                         slack                                -53.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        14.322ns  (logic 0.531ns (3.708%)  route 13.791ns (96.292%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns = ( -0.240 - 0.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)          13.638    14.699    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    14.850 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.153    15.003    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.107    15.110 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.110    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.219 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)          0.000    15.219    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[6]
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.824    -0.240    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X32Y31         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000    -0.240    
                         clock uncertainty           14.966    14.726    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.159    14.885    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.885    
                         arrival time                          15.219    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             14.344ns  (arrival time - required time)
  Source:                 user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@492.000ns period=984.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        28.274ns  (logic 0.531ns (1.878%)  route 27.743ns (98.122%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns = ( -0.241 - 0.000 ) 
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      14.966ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    29.520ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.206ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_inst/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    System_inst/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_inst/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.557     0.898    user_logic_i/rtrig_downscaler/clk_ps_1MHz_in
    SLICE_X32Y32         FDRE                                         r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  user_logic_i/rtrig_downscaler/count_reg_reg[9]/Q
                         net (fo=2, routed)          13.638    14.699    user_logic_i/rtrig_downscaler/count_reg_reg[9]
    SLICE_X33Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    14.850 f  user_logic_i/rtrig_downscaler/eqOp_carry_i_5/O[1]
                         net (fo=2, routed)           0.153    15.003    user_logic_i/rtrig_downscaler/count[10]
    SLICE_X32Y31         LUT3 (Prop_lut3_I2_O)        0.107    15.110 r  user_logic_i/rtrig_downscaler/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000    15.110    user_logic_i/rtrig_downscaler/eqOp_carry_i_1_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    15.219 r  user_logic_i/rtrig_downscaler/eqOp_carry/CO[3]
                         net (fo=15, routed)         13.952    29.171    u_ila_0/inst/ila_core_inst/probe9[6]
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.823    -0.241    u_ila_0/inst/ila_core_inst/out
    SLICE_X32Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8/CLK
                         clock pessimism              0.000    -0.241    
                         clock uncertainty           14.966    14.725    
    SLICE_X32Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    14.827    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][126]_srl8
  -------------------------------------------------------------------
                         required time                        -14.827    
                         arrival time                          29.171    
  -------------------------------------------------------------------
                         slack                                 14.344    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_type_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.589ns  (logic 5.673ns (45.062%)  route 6.916ns (54.938%))
  Logic Levels:           21  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 10.142 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.413    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.537 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.537    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.995 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.491    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.823 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.642    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.078    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.202 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.644     9.847    user_logic_i/nzs_zs_shape/or_reduce9_out
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.142    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_type_int_reg/C
                         clock pessimism              0.115    10.257    
                         clock uncertainty           -0.112    10.145    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.040    10.105    user_logic_i/nzs_zs_shape/trig_type_int_reg
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.633ns  (logic 5.797ns (45.886%)  route 6.836ns (54.114%))
  Logic Levels:           22  (CARRY4=10 LUT2=6 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.568     6.413    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.537 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.537    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_4_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     6.995 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.497     7.491    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/neqOp0_out
    SLICE_X30Y30         LUT2 (Prop_lut2_I0_O)        0.332     7.823 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.819     8.642    user_logic_i/nzs_zs_shape/zs_in[0]
    SLICE_X29Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.766 r  user_logic_i/nzs_zs_shape/trig_type_int_i_3/O
                         net (fo=1, routed)           0.312     9.078    user_logic_i/nzs_zs_shape/trig_type_int_i_3_n_0
    SLICE_X28Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.202 r  user_logic_i/nzs_zs_shape/trig_type_int_i_2/O
                         net (fo=2, routed)           0.565     9.767    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce9_out
    SLICE_X27Y31         LUT6 (Prop_lut6_I0_O)        0.124     9.891 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[1]_i_1/O
                         net (fo=1, routed)           0.000     9.891    user_logic_i/nzs_zs_shape/fsm_cnt_n_1
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]/C
                         clock pessimism              0.115    10.255    
                         clock uncertainty           -0.112    10.143    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.029    10.172    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[1]
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -9.891    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.496ns  (logic 5.536ns (44.302%)  route 6.960ns (55.698%))
  Logic Levels:           19  (CARRY4=7 LUT2=5 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.740    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.778    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.654 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.981    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.857 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.857    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.249 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.014    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.321 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.321    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.871 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.871    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.028 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.647    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.976 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.151    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.275 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.985    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.109 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.109    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.641 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.641    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.863 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.705     5.568    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[4]
    SLICE_X26Y33         LUT5 (Prop_lut5_I0_O)        0.299     5.867 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.462     6.329    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.453 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.453    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.986 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.986    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.143 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.424     7.567    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.332     7.899 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           0.756     8.656    user_logic_i/nzs_zs_shape/nzs_in[1]
    SLICE_X27Y31         LUT4 (Prop_lut4_I0_O)        0.124     8.780 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3/O
                         net (fo=1, routed)           0.263     9.043    user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_3_n_0
    SLICE_X27Y31         LUT4 (Prop_lut4_I3_O)        0.124     9.167 r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate[1]_i_2/O
                         net (fo=2, routed)           0.466     9.632    user_logic_i/nzs_zs_shape/fsm_cnt/or_reduce
    SLICE_X27Y31         LUT5 (Prop_lut5_I1_O)        0.124     9.756 r  user_logic_i/nzs_zs_shape/fsm_cnt/FSM_sequential_pstate[0]_i_1/O
                         net (fo=1, routed)           0.000     9.756    user_logic_i/nzs_zs_shape/fsm_cnt_n_2
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X27Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]/C
                         clock pessimism              0.014    10.154    
                         clock uncertainty           -0.112    10.042    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)        0.031    10.073    user_logic_i/nzs_zs_shape/FSM_sequential_pstate_reg[0]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.903ns  (logic 5.263ns (44.216%)  route 6.640ns (55.784%))
  Logic Levels:           17  (CARRY4=7 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.360ns = ( 10.140 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.732ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.666    -2.732    user_logic_i/trigger_shaper_i/clk
    SLICE_X19Y31         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.456    -2.276 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][2]/Q
                         net (fo=3, routed)           0.300    -1.975    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][2]
    SLICE_X18Y31         LUT2 (Prop_lut2_I0_O)        0.124    -1.851 r  user_logic_i/trigger_shaper_i/output[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.588    -1.263    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_in
    SLICE_X17Y30         LUT2 (Prop_lut2_I1_O)        0.124    -1.139 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.139    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    -0.533 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.062     0.529    user_logic_i/trig_downscaler_gen[2].trig_downscaler/count[3]
    SLICE_X18Y32         LUT6 (Prop_lut6_I4_O)        0.306     0.835 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     0.835    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.385 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.385    user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.542 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.471     2.012    user_logic_i/trig_downscaler_gen[2].trig_downscaler/eqOp
    SLICE_X20Y32         LUT2 (Prop_lut2_I0_O)        0.329     2.341 r  user_logic_i/trig_downscaler_gen[2].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.302     2.643    user_logic_i/trigger_masker_i/input[2]
    SLICE_X21Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.767 r  user_logic_i/trigger_masker_i/output[2]_INST_0/O
                         net (fo=7, routed)           0.575     3.342    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/data_in
    SLICE_X23Y32         LUT2 (Prop_lut2_I1_O)        0.124     3.466 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.466    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.998 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.998    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.220 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_14/O[0]
                         net (fo=1, routed)           0.601     4.821    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/count0[4]
    SLICE_X24Y32         LUT5 (Prop_lut5_I0_O)        0.299     5.120 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.604     5.724    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X25Y33         LUT4 (Prop_lut4_I3_O)        0.124     5.848 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     5.848    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.398 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.398    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.555 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.643     7.198    user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X27Y34         LUT2 (Prop_lut2_I0_O)        0.329     7.527 r  user_logic_i/trig_zs_nzs_gen[2].nzs_zs_select/nzs_out_INST_0/O
                         net (fo=4, routed)           1.169     8.696    user_logic_i/nzs_zs_shape/nzs_in[2]
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.150     8.846 r  user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1/O
                         net (fo=1, routed)           0.325     9.171    user_logic_i/nzs_zs_shape/trig_map_int[2]_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.492    10.140    user_logic_i/nzs_zs_shape/clk
    SLICE_X31Y31         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[2]/C
                         clock pessimism              0.014    10.154    
                         clock uncertainty           -0.112    10.042    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)       -0.244     9.798    user_logic_i/nzs_zs_shape/trig_map_int_reg[2]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.958ns  (logic 5.365ns (44.866%)  route 6.593ns (55.134%))
  Logic Levels:           18  (CARRY4=8 LUT2=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 10.142 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.740ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.658    -2.740    user_logic_i/trigger_shaper_i/clk
    SLICE_X20Y23         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDRE (Prop_fdre_C_Q)         0.518    -2.222 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][1]/Q
                         net (fo=3, routed)           0.443    -1.778    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][1]
    SLICE_X20Y23         LUT2 (Prop_lut2_I0_O)        0.124    -1.654 r  user_logic_i/trigger_shaper_i/output[1]_INST_0_i_2/O
                         net (fo=6, routed)           0.673    -0.981    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_in
    SLICE_X20Y24         LUT2 (Prop_lut2_I1_O)        0.124    -0.857 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -0.857    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    -0.249 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/count_reg_reg[0]_i_5/O[3]
                         net (fo=2, routed)           1.263     1.014    user_logic_i/trig_downscaler_gen[1].trig_downscaler/count[3]
    SLICE_X21Y27         LUT6 (Prop_lut6_I4_O)        0.307     1.321 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     1.321    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_7_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.871 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.871    user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.028 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.619     2.647    user_logic_i/trig_downscaler_gen[1].trig_downscaler/eqOp
    SLICE_X24Y26         LUT2 (Prop_lut2_I0_O)        0.329     2.976 r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.175     3.151    user_logic_i/trigger_masker_i/input[1]
    SLICE_X24Y26         LUT3 (Prop_lut3_I0_O)        0.124     3.275 r  user_logic_i/trigger_masker_i/output[1]_INST_0/O
                         net (fo=7, routed)           0.710     3.985    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/data_in
    SLICE_X26Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.109 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.109    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.641 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.641    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.755 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.755    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.068 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_12/O[3]
                         net (fo=1, routed)           0.499     5.567    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/count0[11]
    SLICE_X26Y33         LUT5 (Prop_lut5_I2_O)        0.306     5.873 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13/O
                         net (fo=2, routed)           0.462     6.335    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_13_n_0
    SLICE_X27Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.459 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.459    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_5_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.860 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.860    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_2_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.017 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0_i_1/CO[1]
                         net (fo=1, routed)           0.589     7.606    user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/neqOp0_out
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329     7.935 r  user_logic_i/trig_zs_nzs_gen[1].nzs_zs_select/zs_out_INST_0/O
                         net (fo=4, routed)           0.491     8.425    user_logic_i/nzs_zs_shape/zs_in[1]
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.549 r  user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1/O
                         net (fo=1, routed)           0.669     9.218    user_logic_i/nzs_zs_shape/trig_map_int[1]_i_1_n_0
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.494    10.142    user_logic_i/nzs_zs_shape/clk
    SLICE_X28Y32         FDRE                                         r  user_logic_i/nzs_zs_shape/trig_map_int_reg[1]/C
                         clock pessimism              0.014    10.156    
                         clock uncertainty           -0.112    10.044    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.056     9.988    user_logic_i/nzs_zs_shape/trig_map_int_reg[1]
  -------------------------------------------------------------------
                         required time                          9.988    
                         arrival time                          -9.218    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.115    10.251    
                         clock uncertainty           -0.112    10.139    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.615    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]/C
                         clock pessimism              0.115    10.251    
                         clock uncertainty           -0.112    10.139    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.615    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]/C
                         clock pessimism              0.115    10.251    
                         clock uncertainty           -0.112    10.139    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.615    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 5.421ns (48.017%)  route 5.869ns (51.983%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.364ns = ( 10.136 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.743ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.655    -2.743    user_logic_i/trigger_shaper_i/clk
    SLICE_X23Y22         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.456    -2.287 f  user_logic_i/trigger_shaper_i/sampled_in_reg[3][0]/Q
                         net (fo=1, routed)           0.433    -1.854    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[3][0]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.730 r  user_logic_i/trigger_shaper_i/output[0]_INST_0_i_2/O
                         net (fo=6, routed)           0.421    -1.309    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_in
    SLICE_X24Y22         LUT2 (Prop_lut2_I1_O)        0.124    -1.185 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.185    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.672 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.672    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.555 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.555    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.438 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009    -0.429    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count_reg_reg[0]_i_13_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.106 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_9/O[1]
                         net (fo=2, routed)           0.902     0.796    user_logic_i/trig_downscaler_gen[0].trig_downscaler/count[13]
    SLICE_X25Y21         LUT6 (Prop_lut6_I3_O)        0.306     1.102 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     1.102    user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_4_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     1.559 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.556     2.116    user_logic_i/trig_downscaler_gen[0].trig_downscaler/eqOp
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.329     2.445 r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.687     3.132    user_logic_i/trigger_masker_i/input[0]
    SLICE_X28Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.256 r  user_logic_i/trigger_masker_i/output[0]_INST_0/O
                         net (fo=10, routed)          0.416     3.672    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/data_in
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     3.796 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.796    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.328 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.328    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.442 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.442    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_14_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.556 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.556    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_12_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.890 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.652     5.542    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count0[13]
    SLICE_X31Y30         LUT5 (Prop_lut5_I0_O)        0.303     5.845 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11/O
                         net (fo=2, routed)           0.606     6.451    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/zs_out_INST_0_i_11_n_0
    SLICE_X31Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.575 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4/O
                         net (fo=1, routed)           0.000     6.575    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_4_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.032 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.518     7.551    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.329     7.880 r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.667     8.547    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.488    10.136    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/clk
    SLICE_X28Y27         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]/C
                         clock pessimism              0.115    10.251    
                         clock uncertainty           -0.112    10.139    
    SLICE_X28Y27         FDRE (Setup_fdre_C_R)       -0.524     9.615    user_logic_i/trig_zs_nzs_gen[0].nzs_zs_select/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.615    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.241ns  (logic 5.513ns (49.042%)  route 5.728ns (50.958%))
  Logic Levels:           18  (CARRY4=9 LUT2=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.727ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.671    -2.727    user_logic_i/trigger_shaper_i/clk
    SLICE_X12Y20         FDRE                                         r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.518    -2.209 r  user_logic_i/trigger_shaper_i/sampled_in_reg[2][3]/Q
                         net (fo=3, routed)           0.273    -1.935    user_logic_i/trigger_shaper_i/sampled_in_reg_n_0_[2][3]
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.124    -1.811 r  user_logic_i/trigger_shaper_i/output[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.595    -1.216    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_in
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.124    -1.092 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    -1.092    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg[0]_i_12_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.560 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    -0.560    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_5_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.446 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    -0.446    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_14_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.112 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/count_reg_reg[0]_i_13/O[1]
                         net (fo=2, routed)           1.096     0.984    user_logic_i/trig_downscaler_gen[3].trig_downscaler/count[9]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.303     1.287 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.287    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.688 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.688    user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_2_n_0
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.845 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.371     2.215    user_logic_i/trig_downscaler_gen[3].trig_downscaler/eqOp
    SLICE_X12Y22         LUT2 (Prop_lut2_I0_O)        0.329     2.544 r  user_logic_i/trig_downscaler_gen[3].trig_downscaler/data_out_INST_0/O
                         net (fo=3, routed)           0.174     2.719    user_logic_i/trigger_masker_i/input[3]
    SLICE_X12Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.843 r  user_logic_i/trigger_masker_i/output[3]_INST_0/O
                         net (fo=7, routed)           0.774     3.617    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/data_in
    SLICE_X23Y23         LUT2 (Prop_lut2_I1_O)        0.124     3.741 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.741    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_23_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.273 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.273    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_16_n_0
    SLICE_X23Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.607 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_14/O[1]
                         net (fo=1, routed)           0.755     5.362    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count0[5]
    SLICE_X22Y27         LUT5 (Prop_lut5_I2_O)        0.303     5.665 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17/O
                         net (fo=2, routed)           0.493     6.158    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/zs_out_INST_0_i_17_n_0
    SLICE_X23Y27         LUT4 (Prop_lut4_I3_O)        0.124     6.282 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7/O
                         net (fo=1, routed)           0.000     6.282    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_7_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.832 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.832    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.989 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.431     7.420    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/nzs_out_INST_0_i_1_n_2
    SLICE_X25Y27         LUT3 (Prop_lut3_I1_O)        0.329     7.749 r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1/O
                         net (fo=16, routed)          0.765     8.515    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg[0]_i_1_n_0
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.483    10.131    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/clk
    SLICE_X22Y23         FDRE                                         r  user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]/C
                         clock pessimism              0.014    10.145    
                         clock uncertainty           -0.112    10.033    
    SLICE_X22Y23         FDRE (Setup_fdre_C_R)       -0.429     9.604    user_logic_i/trig_zs_nzs_gen[3].nzs_zs_select/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  1.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns = ( -0.213 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.588    -0.292    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.128 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     0.072    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     0.117 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[0]_i_1/O
                         net (fo=1, routed)           0.000     0.117    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[0]
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.851    -0.213    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]/C
                         clock pessimism              0.000    -0.213    
                         clock uncertainty            0.112    -0.101    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.091    -0.010    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns = ( -0.200 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.327    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][96]/Q
                         net (fo=1, routed)           0.107    -0.056    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][6]
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.864    -0.200    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X2Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.453    
                         clock uncertainty            0.112    -0.341    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155    -0.186    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.621%)  route 0.244ns (63.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns = ( -0.246 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.324ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.556    -0.324    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X19Y29         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.183 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[9][14]/Q
                         net (fo=3, routed)           0.244     0.061    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_in[14]
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.246    user_logic_i/trig_downscaler_gen[1].trig_downscaler/clk
    SLICE_X22Y28         FDRE                                         r  user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]/C
                         clock pessimism             -0.005    -0.251    
                         clock uncertainty            0.112    -0.139    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.070    -0.069    user_logic_i/trig_downscaler_gen[1].trig_downscaler/downscale_factor_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.327ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.553    -0.327    u_ila_0/inst/ila_core_inst/out
    SLICE_X34Y23         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.163 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.108    -0.055    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.203    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X2Y4          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253    -0.456    
                         clock uncertainty            0.112    -0.344    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155    -0.189    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.352%)  route 0.193ns (56.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns = ( -0.232 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.569    -0.311    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.163 r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.193     0.031    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][18]
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.832    -0.232    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y52          FDRE                                         r  System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism              0.000    -0.232    
                         clock uncertainty            0.112    -0.120    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.016    -0.104    System_inst/system_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.081%)  route 0.250ns (63.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns = ( -0.246 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.325ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.555    -0.325    user_logic_i/Inst_ConfRegister/S_AXI_ACLK
    SLICE_X14Y21         FDRE                                         r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.184 r  user_logic_i/Inst_ConfRegister/slv_reg_reg[8][8]/Q
                         net (fo=3, routed)           0.250     0.066    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_in[8]
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.818    -0.246    user_logic_i/trig_downscaler_gen[0].trig_downscaler/clk
    SLICE_X24Y21         FDRE                                         r  user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]/C
                         clock pessimism             -0.005    -0.251    
                         clock uncertainty            0.112    -0.139    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.064    -0.075    user_logic_i/trig_downscaler_gen[0].trig_downscaler/downscale_factor_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.233    -0.463    
                         clock uncertainty            0.112    -0.352    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.233    -0.463    
                         clock uncertainty            0.112    -0.352    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.233    -0.463    
                         clock uncertainty            0.112    -0.352    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.964%)  route 0.274ns (66.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.315ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.565    -0.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.274     0.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y4          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.233    -0.463    
                         clock uncertainty            0.112    -0.352    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.100    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[0]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.070    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         6.882     4.670    user_logic_i/rst
    SLICE_X30Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X30Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism             -0.544     9.587    
                         clock uncertainty           -0.112     9.475    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.361     9.114    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  4.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.176     0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.862    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.067    -0.271    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.066    -0.298    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.238%)  route 0.191ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.067    -0.272    
    SLICE_X38Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.155%)  route 0.199ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.066    -0.299    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[0]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.614    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.614    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.369ns = ( 10.131 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         6.882     4.672    user_logic_i/rst
    SLICE_X30Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    L16                                               0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.917    13.417 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.598    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.961 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.555    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.131    user_logic_i/clk
    SLICE_X30Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism              0.000    10.131    
                         clock uncertainty           -0.112    10.019    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.361     9.658    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  4.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.286ns = ( -0.286 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.176     0.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.862    -0.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.253    -0.457    
                         clock uncertainty            0.112    -0.346    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.232ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.252    -0.484    
                         clock uncertainty            0.112    -0.373    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.238%)  route 0.191ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns = ( -0.286 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.253    -0.458    
                         clock uncertainty            0.112    -0.347    
    SLICE_X38Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.155%)  route 0.199ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDPE (Prop_fdpe_C_Q)         0.164    -0.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199     0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.904    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.639 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.095    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.066 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.833    -0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.252    -0.485    
                         clock uncertainty            0.112    -0.374    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[0]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.991    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.629ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.987    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.616    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.616    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                  4.629    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.960     0.960 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.266    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.253 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.499    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.398 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.668    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.212 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         6.882     4.670    user_logic_i/rst
    SLICE_X30Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X30Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism              0.000    10.133    
                         clock uncertainty           -0.112    10.021    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.361     9.660    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  4.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( -0.202 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.147 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.176     0.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.862    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.253    -0.455    
                         clock uncertainty            0.112    -0.344    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.252    -0.482    
                         clock uncertainty            0.112    -0.371    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.238%)  route 0.191ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.124 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.253    -0.456    
                         clock uncertainty            0.112    -0.345    
    SLICE_X38Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.155%)  route 0.199ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_p
    L16                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.828    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.402 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.905    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.879 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDPE (Prop_fdpe_C_Q)         0.164    -0.150 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199     0.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.252    -0.483    
                         clock uncertainty            0.112    -0.372    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[0]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[0]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[1]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[2]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[2]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.659ns  (logic 0.456ns (5.954%)  route 7.203ns (94.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.203     4.993    user_logic_i/rst
    SLICE_X26Y58         FDCE                                         f  user_logic_i/sin_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X26Y58         FDCE                                         r  user_logic_i/sin_r_reg[3]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X26Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[3]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_int_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_int_reg/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_int_reg
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[4]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[4]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[5]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[5]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[6]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[6]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.654ns  (logic 0.456ns (5.957%)  route 7.198ns (94.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         7.198     4.989    user_logic_i/rst
    SLICE_X27Y58         FDCE                                         f  user_logic_i/sin_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X27Y58         FDCE                                         r  user_logic_i/sin_r_reg[7]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X27Y58         FDCE (Recov_fdce_C_CLR)     -0.405     9.081    user_logic_i/sin_r_reg[7]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 user_logic_i/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            user_logic_i/sin_fb_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.338ns  (logic 0.456ns (6.214%)  route 6.882ns (93.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.367ns = ( 10.133 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.666ns = ( -2.666 - 0.000 ) 
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.194ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.962     0.962 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.268    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -6.251 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.497    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.396 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.730    -2.666    user_logic_i/clk
    SLICE_X3Y42          FDRE                                         r  user_logic_i/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456    -2.210 f  user_logic_i/rst_reg/Q
                         net (fo=498, routed)         6.882     4.672    user_logic_i/rst
    SLICE_X30Y57         FDCE                                         f  user_logic_i/sin_fb_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk_in_n (IN)
                         net (fo=0)                   0.000    12.500    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.919    13.419 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    14.600    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     6.963 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     8.557    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.648 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        1.485    10.133    user_logic_i/clk
    SLICE_X30Y57         FDCE                                         r  user_logic_i/sin_fb_r_reg[1]/C
                         clock pessimism             -0.544     9.589    
                         clock uncertainty           -0.103     9.486    
    SLICE_X30Y57         FDCE (Recov_fdce_C_CLR)     -0.361     9.125    user_logic_i/sin_fb_r_reg[1]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -4.672    
  -------------------------------------------------------------------
                         slack                                  4.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( -0.202 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( -0.286 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.145 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.176     0.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X38Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.862    -0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.067    -0.269    
    SLICE_X38Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.196%)  route 0.158ns (52.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( -0.230 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.171 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.158    -0.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X29Y2          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.834    -0.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X29Y2          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.066    -0.296    
    SLICE_X29Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.238%)  route 0.191ns (53.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( -0.203 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.286ns = ( -0.286 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.592    -0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X38Y4          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.122 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.191     0.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y3          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.861    -0.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y3          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.067    -0.270    
    SLICE_X38Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.155%)  route 0.199ns (54.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns = ( -0.231 - 0.000 ) 
    Source Clock Delay      (SCD):    -0.312ns = ( -0.312 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.390     0.390 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.830    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.400 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.903    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.877 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.566    -0.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y2          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDPE (Prop_fdpe_C_Q)         0.164    -0.148 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.199     0.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X32Y4          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 f  
    L17                                               0.000     0.000 f  clk_in_n (IN)
                         net (fo=0)                   0.000     0.000    clk_network/inst/clk_in1_n
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.425     0.425 r  clk_network/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.906    clk_network/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.637 r  clk_network/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.093    clk_network/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.064 r  clk_network/inst/clkout1_buf/O
                         net (fo=5376, routed)        0.833    -0.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y4          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.066    -0.297    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X39Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.956    

Slack (MET) :             27.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X39Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.956    

Slack (MET) :             27.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X39Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.956    

Slack (MET) :             27.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X39Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.956    

Slack (MET) :             27.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X39Y10         FDCE (Recov_fdce_C_CLR)     -0.405    36.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 27.956    

Slack (MET) :             28.000ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X38Y10         FDCE (Recov_fdce_C_CLR)     -0.361    36.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 28.000    

Slack (MET) :             28.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X38Y10         FDCE (Recov_fdce_C_CLR)     -0.319    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.175    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 28.042    

Slack (MET) :             28.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X38Y10         FDCE (Recov_fdce_C_CLR)     -0.319    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.175    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 28.042    

Slack (MET) :             28.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X38Y10         FDCE (Recov_fdce_C_CLR)     -0.319    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.175    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 28.042    

Slack (MET) :             28.042ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.897ns (19.740%)  route 3.647ns (80.260%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.154 - 33.000 ) 
    Source Clock Delay      (SCD):    3.590ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.748     3.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.478     4.068 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.248     6.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X37Y30         LUT4 (Prop_lut4_I1_O)        0.295     6.611 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.061     7.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X37Y10         LUT1 (Prop_lut1_I0_O)        0.124     7.796 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.338     8.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y10         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.573    36.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y10         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.376    36.530    
                         clock uncertainty           -0.035    36.494    
    SLICE_X38Y10         FDCE (Recov_fdce_C_CLR)     -0.319    36.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.175    
                         arrival time                          -8.134    
  -------------------------------------------------------------------
                         slack                                 28.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDPE (Prop_fdpe_C_Q)         0.148     1.425 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X34Y1          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.833     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X34Y1          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.362     1.293    
    SLICE_X34Y1          FDPE (Remov_fdpe_C_PRE)     -0.124     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.714%)  route 0.189ns (57.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X27Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X27Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X27Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.892%)  route 0.196ns (58.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.196     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.892%)  route 0.196ns (58.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.196     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.892%)  route 0.196ns (58.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.564     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X27Y0          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y0          FDPE (Prop_fdpe_C_Q)         0.141     1.418 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.196     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X26Y1          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X26Y1          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.361     1.293    
    SLICE_X26Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.413    





