{
  "main": {
    "id": "b6906b6193d11e27",
    "type": "split",
    "children": [
      {
        "id": "f9233306a4a20851",
        "type": "tabs",
        "children": [
          {
            "id": "e61542e0dc0eb566",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Sem 3/DDCO/Unit 3/6 - Generating Memory Addresses and Addressing Modes.md",
                "mode": "source",
                "backlinks": false,
                "source": false
              },
              "icon": "lucide-file",
              "title": "6 - Generating Memory Addresses and Addressing Modes"
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "5ea35e2638a12c88",
    "type": "split",
    "children": [
      {
        "id": "6c6911ebd0a3303f",
        "type": "tabs",
        "children": [
          {
            "id": "bee6935da98f34b0",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "2671a5893d54a3a2",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          },
          {
            "id": "9523462543d92a98",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "right": {
    "id": "651d397abd876ff9",
    "type": "split",
    "children": [
      {
        "id": "8f1bf7d404e2b331",
        "type": "tabs",
        "children": [
          {
            "id": "3dd5aec7ed720e2e",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Sem 3/DDCO/Unit 3/Basic Structure of Computers.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from Basic Structure of Computers"
            }
          },
          {
            "id": "45bc318f6d6479ff",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Sem 3/DDCO/Unit 3/Basic Structure of Computers.md"
              },
              "icon": "lucide-list",
              "title": "Outline of Basic Structure of Computers"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "obsidian-excalidraw-plugin:Create new drawing": false,
      "github-sync:Sync with Remote": false
    }
  },
  "active": "e61542e0dc0eb566",
  "lastOpenFiles": [
    "Sem 3/DDCO/Unit 3/5 - Memory Ops, Instructions and Instruction Sequencing.md",
    "Sem 3/DDCO/Unit 3/6 - Generating Memory Addresses and Addressing Modes.md",
    "Sem 3/DDCO/Unit 3/4 - Memory Locations and Addresses.md",
    "Sem 3/DDCO/Unit 3/3 - Number, Arithmetic Ops & Characters.md",
    "Images/Pasted image 20241104191140.png",
    "Images/Pasted image 20241104190955.png",
    "Sem 3/DDCO/Unit 3/2 - Basic Operational Concepts.md",
    "Sem 3/DDCO/Unit 3/1 - Basic Structure of Computers.md",
    "Sem 3/MCSE/Unit 3/1 - Distribution free Tests.md",
    "Sem 3/MCSE/Unit 3",
    "Sem 3/DSA/Binary Trees.md",
    "Images/Pasted image 20241021174933.png",
    "Images/Pasted image 20241021174926.png",
    "Images/Pasted image 20241021174859.png",
    "Sem 3/DDCO/Unit 3",
    "Sem 3/MCSE/Unit 2/Confidence Intervals.md",
    "Sem 3/MCSE/Unit 2/Agresti Coull Confidence Interval.md",
    "Sem 3/MCSE/Unit 1/Chebyshev's Inequality.md",
    "Sem 3/MCSE/Unit 1/Introduction to Data Science.md",
    "Sem 3/MCSE/Unit 1/Point Estimator.md",
    "Sem 3/MCSE/Unit 1/Population and Sampling.md",
    "Sem 3/MCSE/Unit 1/Sampling.md",
    "Sem 3/MCSE/Unit 1/Sampling Distributions.md",
    "Sem 3/MCSE/Unit 1/Types of Data.md",
    "Sem 3/MCSE/Unit 1/Types of Studies.md",
    "Sem 3/MCSE/Unit 1/Types of Statistics.md",
    "README.md",
    "Images/Excalidraw/Drawing 2024-10-13 10.31.24.excalidraw.md",
    "Images/Excalidraw",
    "Sem 3/WT/Introduction to WWW, Web Protocols and URLs.md",
    "Images/Pasted image 20241013102314.png",
    "Sem 3/AFLL/Unit 1/Deterministic Finite Automata (DFA).md",
    "Sem 3/DSA",
    "Sem 3/AFLL/Unit 1/Regular Expressions.md",
    "Sem 3/AFLL/Unit 1/Epsilon Non-Deterministic Finite Automata.md",
    "Sem 3/AFLL/Unit 1/Non-Deterministic Finite Automata (NFA).md",
    "Images/Pasted image 20240921234141.png",
    "Sem 3/WT",
    "Images/Pasted image 20240920145207.png",
    "Images/Pasted image 20240920130251.png",
    "Images/Pasted image 20240920125753.png",
    "Images",
    "Sem 3/MCSE/Unit 2",
    "Sem 3/DDCO/Unit 2",
    "Sem 3/DDCO/Unit 1",
    "Sem 3/AFLL/Unit 2",
    "Sem 3/AFLL/Untitled.canvas",
    "Untitled.canvas"
  ]
}