

================================================================
== Vivado HLS Report for 'dut_update_knn'
================================================================
* Date:           Tue Oct  3 15:12:29 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   57|   57|   57|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         1|          -|          -|    49|    no    |
        |- Loop 2  |    6|    6|         2|          -|          -|     3|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    101|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      82|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      82|    121|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |dist_V_fu_169_p2     |     +    |      0|  0|   6|           6|           6|
    |i_1_fu_181_p2        |     +    |      0|  0|   2|           2|           1|
    |i_fu_152_p2          |     +    |      0|  0|   6|           6|           1|
    |tmp_2_fu_200_p2      |     +    |      0|  0|   6|           6|           6|
    |tmp_1_fu_126_p2      |     -    |      0|  0|   6|           6|           6|
    |exitcond1_fu_146_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_175_p2   |   icmp   |      0|  0|   1|           2|           2|
    |tmp_4_fu_190_p2      |   icmp   |      0|  0|   1|           2|           1|
    |tmp_6_fu_210_p2      |   icmp   |      0|  0|   3|           6|           6|
    |r_V_fu_136_p2        |    xor   |      0|  0|  67|          49|          49|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 101|          91|          83|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   1|          5|    1|          5|
    |bvh_d_index_reg_87        |   6|          2|    6|         12|
    |i1_reg_98                 |   2|          2|    2|          4|
    |min_distances_V_address0  |   5|          3|    5|         15|
    |p_s_reg_74                |   6|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  20|         14|   20|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |bvh_d_index_reg_87            |   6|   0|    6|          0|
    |i1_reg_98                     |   2|   0|    2|          0|
    |i_1_reg_254                   |   2|   0|    2|          0|
    |min_distances_V_addr_reg_263  |   5|   0|    5|          0|
    |p_1_fu_40                     |   1|   0|    2|          1|
    |p_s_reg_74                    |   6|   0|    6|          0|
    |r_V_reg_226                   |  49|   0|   49|          0|
    |tmp_1_reg_221                 |   6|   0|    6|          0|
    |tmp_4_reg_259                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  82|   0|   83|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  dut_update_knn | return value |
|test_inst_V               |  in |   49|   ap_none  |   test_inst_V   |    scalar    |
|train_inst_V              |  in |   48|   ap_none  |   train_inst_V  |    scalar    |
|min_distances_V_address0  | out |    5|  ap_memory | min_distances_V |     array    |
|min_distances_V_ce0       | out |    1|  ap_memory | min_distances_V |     array    |
|min_distances_V_we0       | out |    1|  ap_memory | min_distances_V |     array    |
|min_distances_V_d0        | out |    6|  ap_memory | min_distances_V |     array    |
|min_distances_V_q0        |  in |    6|  ap_memory | min_distances_V |     array    |
|tmp_27                    |  in |    4|   ap_none  |      tmp_27     |    scalar    |
+--------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (!exitcond)
4 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.72ns
ST_1: tmp_27_read [1/1] 0.00ns
:0  %tmp_27_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_27)

ST_1: train_inst_V_read [1/1] 0.00ns
:1  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 0.00ns
:2  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: tmp_27_cast_cast [1/1] 0.00ns
:3  %tmp_27_cast_cast = zext i4 %tmp_27_read to i6

ST_1: tmp [1/1] 0.00ns
:4  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_27_read, i2 0)

ST_1: tmp_1 [1/1] 1.72ns
:5  %tmp_1 = sub i6 %tmp, %tmp_27_cast_cast

ST_1: train_inst_V_cast [1/1] 0.00ns
:6  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: r_V [1/1] 1.37ns
:7  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: stg_13 [1/1] 1.57ns
:8  br label %1


 <State 2>: 1.94ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i6 [ 0, %0 ], [ %dist_V, %2 ]

ST_2: bvh_d_index [1/1] 0.00ns
:1  %bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: index_assign_cast2 [1/1] 0.00ns
:2  %index_assign_cast2 = zext i6 %bvh_d_index to i32

ST_2: exitcond1 [1/1] 1.94ns
:3  %exitcond1 = icmp eq i6 %bvh_d_index, -15

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

ST_2: i [1/1] 1.72ns
:5  %i = add i6 %bvh_d_index, 1

ST_2: stg_20 [1/1] 0.00ns
:6  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast2)

ST_2: tmp_1_cast [1/1] 0.00ns
:1  %tmp_1_cast = zext i1 %tmp_3 to i6

ST_2: dist_V [1/1] 1.72ns
:2  %dist_V = add i6 %p_s, %tmp_1_cast

ST_2: stg_24 [1/1] 0.00ns
:3  br label %1

ST_2: p_1 [1/1] 0.00ns
.preheader.preheader:0  %p_1 = alloca i2

ST_2: stg_26 [1/1] 1.57ns
.preheader.preheader:1  store i2 0, i2* %p_1

ST_2: stg_27 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 4.11ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i2 [ 0, %.preheader.preheader ], [ %i_1, %.preheader.backedge ]

ST_3: exitcond [1/1] 1.36ns
.preheader:1  %exitcond = icmp eq i2 %i1, -1

ST_3: empty_4 [1/1] 0.00ns
.preheader:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: i_1 [1/1] 0.80ns
.preheader:3  %i_1 = add i2 %i1, 1

ST_3: stg_32 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %6, label %3

ST_3: p_1_load [1/1] 0.00ns
:0  %p_1_load = load i2* %p_1

ST_3: tmp_4 [1/1] 1.36ns
:1  %tmp_4 = icmp eq i2 %p_1_load, 0

ST_3: stg_35 [1/1] 0.00ns
:2  br i1 %tmp_4, label %4, label %.preheader.backedge

ST_3: tmp_5_cast [1/1] 0.00ns
:0  %tmp_5_cast = zext i2 %i1 to i6

ST_3: tmp_2 [1/1] 1.72ns
:1  %tmp_2 = add i6 %tmp_1, %tmp_5_cast

ST_3: tmp_2_cast [1/1] 0.00ns
:2  %tmp_2_cast = sext i6 %tmp_2 to i64

ST_3: min_distances_V_addr [1/1] 0.00ns
:3  %min_distances_V_addr = getelementptr [30 x i6]* %min_distances_V, i64 0, i64 %tmp_2_cast

ST_3: min_distances_V_load [2/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_3: stg_41 [1/1] 0.00ns
:0  ret void


 <State 4>: 4.33ns
ST_4: min_distances_V_load [1/2] 2.39ns
:4  %min_distances_V_load = load i6* %min_distances_V_addr, align 1

ST_4: tmp_6 [1/1] 1.94ns
:5  %tmp_6 = icmp ugt i6 %min_distances_V_load, %p_s

ST_4: stg_44 [1/1] 0.00ns
:6  br i1 %tmp_6, label %5, label %.preheader.backedge.pre

ST_4: stg_45 [1/1] 1.57ns
.preheader.backedge.pre:0  store i2 0, i2* %p_1

ST_4: stg_46 [1/1] 0.00ns
.preheader.backedge.pre:1  br label %.preheader.backedge

ST_4: stg_47 [1/1] 2.39ns
:0  store i6 %p_s, i6* %min_distances_V_addr, align 1

ST_4: stg_48 [1/1] 1.57ns
:1  store i2 1, i2* %p_1

ST_4: stg_49 [1/1] 0.00ns
:2  br label %.preheader.backedge

ST_4: stg_50 [1/1] 0.00ns
.preheader.backedge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_27_read          (read             ) [ 00000]
train_inst_V_read    (read             ) [ 00000]
test_inst_V_read     (read             ) [ 00000]
tmp_27_cast_cast     (zext             ) [ 00000]
tmp                  (bitconcatenate   ) [ 00000]
tmp_1                (sub              ) [ 00111]
train_inst_V_cast    (zext             ) [ 00000]
r_V                  (xor              ) [ 00100]
stg_13               (br               ) [ 01100]
p_s                  (phi              ) [ 00111]
bvh_d_index          (phi              ) [ 00100]
index_assign_cast2   (zext             ) [ 00000]
exitcond1            (icmp             ) [ 00100]
empty                (speclooptripcount) [ 00000]
i                    (add              ) [ 01100]
stg_20               (br               ) [ 00000]
tmp_3                (bitselect        ) [ 00000]
tmp_1_cast           (zext             ) [ 00000]
dist_V               (add              ) [ 01100]
stg_24               (br               ) [ 01100]
p_1                  (alloca           ) [ 00111]
stg_26               (store            ) [ 00000]
stg_27               (br               ) [ 00111]
i1                   (phi              ) [ 00010]
exitcond             (icmp             ) [ 00011]
empty_4              (speclooptripcount) [ 00000]
i_1                  (add              ) [ 00111]
stg_32               (br               ) [ 00000]
p_1_load             (load             ) [ 00000]
tmp_4                (icmp             ) [ 00011]
stg_35               (br               ) [ 00000]
tmp_5_cast           (zext             ) [ 00000]
tmp_2                (add              ) [ 00000]
tmp_2_cast           (sext             ) [ 00000]
min_distances_V_addr (getelementptr    ) [ 00001]
stg_41               (ret              ) [ 00000]
min_distances_V_load (load             ) [ 00000]
tmp_6                (icmp             ) [ 00011]
stg_44               (br               ) [ 00000]
stg_45               (store            ) [ 00000]
stg_46               (br               ) [ 00000]
stg_47               (store            ) [ 00000]
stg_48               (store            ) [ 00000]
stg_49               (br               ) [ 00000]
stg_50               (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_27"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="p_1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_27_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="4" slack="0"/>
<pin id="47" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_27_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="train_inst_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="48" slack="0"/>
<pin id="52" dir="0" index="1" bw="48" slack="0"/>
<pin id="53" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="test_inst_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="49" slack="0"/>
<pin id="58" dir="0" index="1" bw="49" slack="0"/>
<pin id="59" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="min_distances_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="0"/>
<pin id="71" dir="0" index="1" bw="6" slack="2"/>
<pin id="72" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distances_V_load/3 stg_47/4 "/>
</bind>
</comp>

<comp id="74" class="1005" name="p_s_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="1"/>
<pin id="76" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_s_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="bvh_d_index_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="1"/>
<pin id="89" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="bvh_d_index_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="1"/>
<pin id="100" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="2" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="2" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/2 stg_45/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_27_cast_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="train_inst_V_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="48" slack="0"/>
<pin id="134" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="49" slack="0"/>
<pin id="138" dir="0" index="1" bw="49" slack="0"/>
<pin id="139" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="index_assign_cast2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exitcond1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="49" slack="1"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_1_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="dist_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="exitcond_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="2" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_1_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1_load/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="2"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_2_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_6_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="stg_48_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="2"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_48/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="2"/>
<pin id="223" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="r_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="49" slack="1"/>
<pin id="228" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="dist_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_4_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="263" class="1005" name="min_distances_V_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="30" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="85"><net_src comp="74" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="79" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="44" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="114" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="50" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="56" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="91" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="91" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="91" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="142" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="79" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="102" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="102" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="102" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="214"><net_src comp="69" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="74" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="126" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="229"><net_src comp="136" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="237"><net_src comp="152" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="242"><net_src comp="169" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="247"><net_src comp="40" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="257"><net_src comp="181" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="262"><net_src comp="190" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="62" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {4 }
 - Input state : 
	Port: dut_update_knn : test_inst_V | {1 }
	Port: dut_update_knn : train_inst_V | {1 }
	Port: dut_update_knn : min_distances_V | {3 4 }
	Port: dut_update_knn : tmp_27 | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		r_V : 1
	State 2
		index_assign_cast2 : 1
		exitcond1 : 1
		i : 1
		stg_20 : 2
		tmp_3 : 2
		tmp_1_cast : 3
		dist_V : 4
		stg_26 : 1
	State 3
		exitcond : 1
		i_1 : 1
		stg_32 : 2
		tmp_4 : 1
		stg_35 : 2
		tmp_5_cast : 1
		tmp_2 : 2
		tmp_2_cast : 3
		min_distances_V_addr : 4
		min_distances_V_load : 5
	State 4
		tmp_6 : 1
		stg_44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    xor   |          r_V_fu_136          |    0    |    67   |
|----------|------------------------------|---------|---------|
|          |           i_fu_152           |    0    |    6    |
|    add   |         dist_V_fu_169        |    0    |    6    |
|          |          i_1_fu_181          |    0    |    2    |
|          |         tmp_2_fu_200         |    0    |    6    |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_146       |    0    |    3    |
|   icmp   |        exitcond_fu_175       |    0    |    1    |
|          |         tmp_4_fu_190         |    0    |    1    |
|          |         tmp_6_fu_210         |    0    |    3    |
|----------|------------------------------|---------|---------|
|    sub   |         tmp_1_fu_126         |    0    |    6    |
|----------|------------------------------|---------|---------|
|          |    tmp_27_read_read_fu_44    |    0    |    0    |
|   read   | train_inst_V_read_read_fu_50 |    0    |    0    |
|          |  test_inst_V_read_read_fu_56 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    tmp_27_cast_cast_fu_114   |    0    |    0    |
|          |   train_inst_V_cast_fu_132   |    0    |    0    |
|   zext   |   index_assign_cast2_fu_142  |    0    |    0    |
|          |       tmp_1_cast_fu_165      |    0    |    0    |
|          |       tmp_5_cast_fu_196      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|          tmp_fu_118          |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_3_fu_158         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       tmp_2_cast_fu_205      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   101   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     bvh_d_index_reg_87     |    6   |
|       dist_V_reg_239       |    6   |
|          i1_reg_98         |    2   |
|         i_1_reg_254        |    2   |
|          i_reg_234         |    6   |
|min_distances_V_addr_reg_263|    5   |
|         p_1_reg_244        |    2   |
|         p_s_reg_74         |    6   |
|         r_V_reg_226        |   49   |
|        tmp_1_reg_221       |    6   |
|        tmp_4_reg_259       |    1   |
+----------------------------+--------+
|            Total           |   91   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   5  |   10   ||    5    |
|    p_s_reg_74    |  p0  |   2  |   6  |   12   ||    6    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  3.142  ||    11   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   101  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   11   |
|  Register |    -   |   91   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   91   |   112  |
+-----------+--------+--------+--------+
