==20716== Cachegrind, a cache and branch-prediction profiler
==20716== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20716== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20716== Command: ./srr-large
==20716== 
--20716-- warning: L3 cache found, using its data for the LL simulation.
--20716-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20716-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20716== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20716== (see section Limitations in user manual)
==20716== NOTE: further instances of this message will not be shown
==20716== 
==20716== I   refs:      919,217,731,559
==20716== I1  misses:              1,560
==20716== LLi misses:              1,557
==20716== I1  miss rate:            0.00%
==20716== LLi miss rate:            0.00%
==20716== 
==20716== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20716== D1  misses:        174,958,842  (    169,481,742 rd   +       5,477,100 wr)
==20716== LLd misses:          8,381,007  (      7,680,369 rd   +         700,638 wr)
==20716== D1  miss rate:             0.0% (            0.1%     +             0.0%  )
==20716== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20716== 
==20716== LL refs:           174,960,402  (    169,483,302 rd   +       5,477,100 wr)
==20716== LL misses:           8,382,564  (      7,681,926 rd   +         700,638 wr)
==20716== LL miss rate:              0.0% (            0.0%     +             0.0%  )
