performing high-level synthesis for kernel: wide_krnl
Log file: /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/vitis_hls.log