{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 16:10:44 2018 " "Info: Processing started: Fri Jan 05 16:10:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_regs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_regs-ALU_architecture " "Info: Found design unit 1: CPU_regs-ALU_architecture" {  } { { "CPU_regs.vhd" "" { Text "E:/CPU/CPU/CPU_regs.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_regs " "Info: Found entity 1: CPU_regs" {  } { { "CPU_regs.vhd" "" { Text "E:/CPU/CPU/CPU_regs.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_ALU_yw.vhd 2 1 " "Warning: Using design file CPU_ALU_yw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU_yw-ALU_architecture " "Info: Found design unit 1: CPU_ALU_yw-ALU_architecture" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_yw " "Info: Found entity 1: CPU_ALU_yw" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU_yw CPU_ALU_yw:inst9 " "Info: Elaborating entity \"CPU_ALU_yw\" for hierarchy \"CPU_ALU_yw:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "E:/CPU/CPU/CPU.bdf" { { 408 1736 1920 536 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en CPU_ALU_yw.vhd(14) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(16) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(16): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(19) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(19): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(21) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(21): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU_yw.vhd(12) " "Warning (10631): VHDL Process Statement warning at CPU_ALU_yw.vhd(12): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_IRyima.vhd 2 1 " "Warning: Using design file CPU_IRyima.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IRyima-ALU_architecture " "Info: Found design unit 1: CPU_IRyima-ALU_architecture" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IRyima " "Info: Found entity 1: CPU_IRyima" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_IRyima CPU_IRyima:inst12 " "Info: Elaborating entity \"CPU_IRyima\" for hierarchy \"CPU_IRyima:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 2056 2200 584 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jmp CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"jmp\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_sa CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_sa\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_sb CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_sb\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_mar CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_mar\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lod_IR CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"lod_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_A CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_A\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_B CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_B\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"dl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"xl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_en CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"RAM_en\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra0 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ra0\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra1 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ra1\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "re CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"re\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wa0 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"wa0\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wa1 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"wa1\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "we CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"we\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shr CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shr\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shpass CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shpass\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_en CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ALU_en\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lod_pc CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"lod_pc\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_pc CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"LD_pc\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_bus CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"pc_bus\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[0\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[1\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[2\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[3\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"M\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_bus CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"pc_bus\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_pc CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"LD_pc\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lod_pc CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"lod_pc\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_en CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ALU_en\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shpass CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shpass\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shr CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shr\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"we\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa1 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"wa1\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa0 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"wa0\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"re\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ra1\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra0 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ra0\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_en CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"RAM_en\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"xl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"dl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"cs\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_B CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_B\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_A CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_A\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lod_IR CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"lod_IR\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_mar CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_mar\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sb CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_sb\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sa CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_sa\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"jmp\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_IR.vhd 2 1 " "Warning: Using design file CPU_IR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IR-ALU_architecture " "Info: Found design unit 1: CPU_IR-ALU_architecture" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IR " "Info: Found entity 1: CPU_IR" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_IR CPU_IR:inst10 " "Info: Elaborating entity \"CPU_IR\" for hierarchy \"CPU_IR:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 1776 1944 200 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_RAM.vhd 2 1 " "Warning: Using design file CPU_RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_RAM-ALU_architecture " "Info: Found design unit 1: CPU_RAM-ALU_architecture" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Info: Found entity 1: CPU_RAM" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RAM CPU_RAM:inst7 " "Info: Elaborating entity \"CPU_RAM\" for hierarchy \"CPU_RAM:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 1504 1688 296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_jicunqi.vhd 2 1 " "Warning: Using design file CPU_jicunqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_jicunqi-ALU_architecture " "Info: Found design unit 1: CPU_jicunqi-ALU_architecture" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_jicunqi " "Info: Found entity 1: CPU_jicunqi" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jicunqi CPU_jicunqi:inst4 " "Info: Elaborating entity \"CPU_jicunqi\" for hierarchy \"CPU_jicunqi:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "E:/CPU/CPU/CPU.bdf" { { 184 1208 1392 280 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_xuanzeqi.vhd 2 1 " "Warning: Using design file CPU_xuanzeqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xuanzeqi-ALU_architecture " "Info: Found design unit 1: CPU_xuanzeqi-ALU_architecture" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xuanzeqi " "Info: Found entity 1: CPU_xuanzeqi" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_xuanzeqi CPU_xuanzeqi:inst2 " "Info: Elaborating entity \"CPU_xuanzeqi\" for hierarchy \"CPU_xuanzeqi:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "E:/CPU/CPU/CPU.bdf" { { 152 928 1080 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU_xuanzeqi.vhd(15) " "Warning (10492): VHDL Process Statement warning at CPU_xuanzeqi.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU_xuanzeqi.vhd(17) " "Warning (10492): VHDL Process Statement warning at CPU_xuanzeqi.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_PC.vhd 2 1 " "Warning: Using design file CPU_PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_PC-ONE " "Info: Found design unit 1: CPU_PC-ONE" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_PC " "Info: Found entity 1: CPU_PC" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_PC CPU_PC:inst " "Info: Elaborating entity \"CPU_PC\" for hierarchy \"CPU_PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "E:/CPU/CPU/CPU.bdf" { { 168 600 816 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regs CPU_regs:inst1 " "Info: Elaborating entity \"CPU_regs\" for hierarchy \"CPU_regs:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "E:/CPU/CPU/CPU.bdf" { { 368 600 816 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_time.vhd 2 1 " "Warning: Using design file CPU_time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_time-ALU_architecture " "Info: Found design unit 1: CPU_time-ALU_architecture" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_time " "Info: Found entity 1: CPU_time" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_time CPU_time:inst11 " "Info: Elaborating entity \"CPU_time\" for hierarchy \"CPU_time:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "E:/CPU/CPU/CPU.bdf" { { 256 1800 1912 352 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_ALU.vhd 2 1 " "Warning: Using design file CPU_ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-ALU_architecture " "Info: Found design unit 1: CPU_ALU-ALU_architecture" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Info: Found entity 1: CPU_ALU" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU CPU_ALU:inst8 " "Info: Elaborating entity \"CPU_ALU\" for hierarchy \"CPU_ALU:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "E:/CPU/CPU/CPU.bdf" { { 408 1496 1648 536 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M CPU_ALU.vhd(15) " "Warning (10492): VHDL Process Statement warning at CPU_ALU.vhd(15): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU.vhd(13) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(13): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[7\] CPU_xuanzeqi:inst2\|data_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[7\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[7\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[6\] CPU_xuanzeqi:inst2\|data_out\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[6\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[6\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[5\] CPU_xuanzeqi:inst2\|data_out\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[5\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[5\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[4\] CPU_xuanzeqi:inst2\|data_out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[4\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[4\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[3\] CPU_xuanzeqi:inst2\|data_out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[3\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[3\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[2\] CPU_xuanzeqi:inst2\|data_out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[2\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[2\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[1\] CPU_xuanzeqi:inst2\|data_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[1\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[1\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[0\] CPU_xuanzeqi:inst2\|data_out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[0\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[0\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|load_sb CPU_IRyima:inst12\|load_B " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|load_sb\" merged with LATCH primitive \"CPU_IRyima:inst12\|load_B\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|M CPU_IRyima:inst12\|shpass " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|M\" merged with LATCH primitive \"CPU_IRyima:inst12\|shpass\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|ALU_en CPU_IRyima:inst12\|shpass " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|ALU_en\" merged with LATCH primitive \"CPU_IRyima:inst12\|shpass\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|LD_pc CPU_IRyima:inst12\|RAM_en " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|LD_pc\" merged with LATCH primitive \"CPU_IRyima:inst12\|RAM_en\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|dl CPU_IRyima:inst12\|RAM_en " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|dl\" merged with LATCH primitive \"CPU_IRyima:inst12\|RAM_en\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_B " "Warning: Latch CPU_IRyima:inst12\|load_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_A " "Warning: Latch CPU_IRyima:inst12\|load_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[6\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[7\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|shpass " "Warning: Latch CPU_IRyima:inst12\|shpass has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[5\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[4\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[3\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[2\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[1\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[0\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|RAM_en " "Warning: Latch CPU_IRyima:inst12\|RAM_en has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|cs " "Warning: Latch CPU_IRyima:inst12\|cs has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|xl " "Warning: Latch CPU_IRyima:inst12\|xl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|jmp " "Warning: Latch CPU_IRyima:inst12\|jmp has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|lod_IR " "Warning: Latch CPU_IRyima:inst12\|lod_IR has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_sa " "Warning: Latch CPU_IRyima:inst12\|load_sa has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_mar " "Warning: Latch CPU_IRyima:inst12\|load_mar has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|pc_bus " "Warning: Latch CPU_IRyima:inst12\|pc_bus has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|we " "Warning: Latch CPU_IRyima:inst12\|we has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|ra1 " "Warning: Latch CPU_IRyima:inst12\|ra1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|ra0 " "Warning: Latch CPU_IRyima:inst12\|ra0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|re " "Warning: Latch CPU_IRyima:inst12\|re has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[0\] " "Warning: Latch CPU_IRyima:inst12\|s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[1\] " "Warning: Latch CPU_IRyima:inst12\|s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[1\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[3\] " "Warning: Latch CPU_IRyima:inst12\|s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[1\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|lod_pc " "Warning: Latch CPU_IRyima:inst12\|lod_pc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Info: Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Info: Implemented 257 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 16:11:00 2018 " "Info: Processing ended: Fri Jan 05 16:11:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 16:11:02 2018 " "Info: Processing started: Fri Jan 05 16:11:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "Warning: No exact pin location assignment(s) for 83 pins of 83 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[7\] " "Info: Pin PC_sysbus_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[6\] " "Info: Pin PC_sysbus_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[5\] " "Info: Pin PC_sysbus_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[4\] " "Info: Pin PC_sysbus_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[3\] " "Info: Pin PC_sysbus_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[2\] " "Info: Pin PC_sysbus_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[1\] " "Info: Pin PC_sysbus_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_sysbus_out\[0\] " "Info: Pin PC_sysbus_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { PC_sysbus_out[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 40 864 1064 56 "PC_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_sysbus_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[7\] " "Info: Pin ALU_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[6\] " "Info: Pin ALU_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[5\] " "Info: Pin ALU_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[4\] " "Info: Pin ALU_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[3\] " "Info: Pin ALU_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[2\] " "Info: Pin ALU_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[1\] " "Info: Pin ALU_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_data_out\[0\] " "Info: Pin ALU_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ALU_data_out[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 776 2016 2206 792 "ALU_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Info: Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Info: Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Info: Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Info: Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Info: Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Info: Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Info: Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Info: Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { data_out[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -16 1776 1952 0 "data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_zl\[1\] " "Info: Pin IR_out_zl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR_out_zl[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -80 2040 2216 -64 "IR_out_zl\[1..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_zl[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out_zl\[0\] " "Info: Pin IR_out_zl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { IR_out_zl[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -80 2040 2216 -64 "IR_out_zl\[1..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out_zl[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[7\] " "Info: Pin jicunqi_a\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[6\] " "Info: Pin jicunqi_a\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[5\] " "Info: Pin jicunqi_a\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[4\] " "Info: Pin jicunqi_a\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[3\] " "Info: Pin jicunqi_a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[2\] " "Info: Pin jicunqi_a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[1\] " "Info: Pin jicunqi_a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_a\[0\] " "Info: Pin jicunqi_a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_a[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 648 1480 1656 664 "jicunqi_a\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[7\] " "Info: Pin jicunqi_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[6\] " "Info: Pin jicunqi_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[5\] " "Info: Pin jicunqi_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[4\] " "Info: Pin jicunqi_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[3\] " "Info: Pin jicunqi_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[2\] " "Info: Pin jicunqi_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[1\] " "Info: Pin jicunqi_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_b\[0\] " "Info: Pin jicunqi_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_b[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 800 1440 1616 816 "jicunqi_b\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[7\] " "Info: Pin jicunqi_mar\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[6\] " "Info: Pin jicunqi_mar\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[5\] " "Info: Pin jicunqi_mar\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[4\] " "Info: Pin jicunqi_mar\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[3\] " "Info: Pin jicunqi_mar\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[2\] " "Info: Pin jicunqi_mar\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[1\] " "Info: Pin jicunqi_mar\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jicunqi_mar\[0\] " "Info: Pin jicunqi_mar\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { jicunqi_mar[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -128 1480 1656 -112 "jicunqi_mar\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { jicunqi_mar[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[7\] " "Info: Pin regs_R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[6\] " "Info: Pin regs_R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[5\] " "Info: Pin regs_R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[4\] " "Info: Pin regs_R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[3\] " "Info: Pin regs_R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[2\] " "Info: Pin regs_R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[1\] " "Info: Pin regs_R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_R1\[0\] " "Info: Pin regs_R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_R1[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 632 920 1096 648 "regs_R1\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_R1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[7\] " "Info: Pin regs_sysbus_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[6\] " "Info: Pin regs_sysbus_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[5\] " "Info: Pin regs_sysbus_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[4\] " "Info: Pin regs_sysbus_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[3\] " "Info: Pin regs_sysbus_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[2\] " "Info: Pin regs_sysbus_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[1\] " "Info: Pin regs_sysbus_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs_sysbus_out\[0\] " "Info: Pin regs_sysbus_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { regs_sysbus_out[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 616 920 1125 632 "regs_sysbus_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs_sysbus_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[7\] " "Info: Pin xuanzeqi_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[6\] " "Info: Pin xuanzeqi_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[5\] " "Info: Pin xuanzeqi_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[4\] " "Info: Pin xuanzeqi_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[3\] " "Info: Pin xuanzeqi_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[2\] " "Info: Pin xuanzeqi_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[1\] " "Info: Pin xuanzeqi_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_data_out\[0\] " "Info: Pin xuanzeqi_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_data_out[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_data_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[7\] " "Info: Pin xuanzeqi_dataout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[7] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[6\] " "Info: Pin xuanzeqi_dataout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[6] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[5\] " "Info: Pin xuanzeqi_dataout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[5] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[4\] " "Info: Pin xuanzeqi_dataout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[4] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[3\] " "Info: Pin xuanzeqi_dataout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[3] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[2\] " "Info: Pin xuanzeqi_dataout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[2] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[1\] " "Info: Pin xuanzeqi_dataout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[1] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "xuanzeqi_dataout\[0\] " "Info: Pin xuanzeqi_dataout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { xuanzeqi_dataout[0] } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -160 1152 1357 -144 "xuanzeqi_dataout\[7..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { xuanzeqi_dataout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR:inst10\|out_zl\[1\] " "Info: Destination node CPU_IR:inst10\|out_zl\[1\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR:inst10|out_zl[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IR:inst10\|out_zl\[0\] " "Info: Destination node CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IR:inst10|out_zl[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_time:inst11\|tout\[0\] " "Info: Destination node CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_time:inst11|tout[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_time:inst11\|tout\[2\] " "Info: Destination node CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_time:inst11|tout[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_time:inst11\|tout\[1\] " "Info: Destination node CPU_time:inst11\|tout\[1\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_time:inst11|tout[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_ALU:inst8\|ALU_out\[7\]~10  " "Info: Automatically promoted node CPU_ALU:inst8\|ALU_out\[7\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU:inst8|ALU_out[7]~10 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_IRyima:inst12\|shpass  " "Info: Automatically promoted node CPU_IRyima:inst12\|shpass " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_ALU:inst8\|ALU_out\[7\]~10 " "Info: Destination node CPU_ALU:inst8\|ALU_out\[7\]~10" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU:inst8|ALU_out[7]~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU_IRyima:inst12\|shpass " "Info: Destination node CPU_IRyima:inst12\|shpass" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IRyima:inst12|shpass } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IRyima:inst12|shpass } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_IRyima:inst12\|Mux46~0  " "Info: Automatically promoted node CPU_IRyima:inst12\|Mux46~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_IRyima:inst12|Mux46~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "82 unused 3.3V 0 82 0 " "Info: Number of I/O pins in group: 82 (unused VREF, 3.3V VCCIO, 0 input, 82 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register CPU_ALU_yw:inst9\|ALU_out\[5\] register CPU_RAM:inst7\|r\[10\]\[5\] -6.614 ns " "Info: Slack time is -6.614 ns between source register \"CPU_ALU_yw:inst9\|ALU_out\[5\]\" and destination register \"CPU_RAM:inst7\|r\[10\]\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.532 ns + Largest register register " "Info: + Largest register to register requirement is -5.532 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 114 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 114; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CPU_RAM:inst7\|r\[10\]\[5\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[10\]\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl CPU_RAM:inst7|r[10][5] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns clk~clkctrl 2 COMB Unassigned 114 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 114; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns CPU_RAM:inst7\|r\[10\]\[5\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[10\]\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { clk~clkctrl CPU_RAM:inst7|r[10][5] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.385 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 8.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.296 ns) + CELL(0.712 ns) 3.795 ns CPU_time:inst11\|tout\[1\] 2 REG Unassigned 20 " "Info: 2: + IC(2.296 ns) + CELL(0.712 ns) = 3.795 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'CPU_time:inst11\|tout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { clk CPU_time:inst11|tout[1] } "NODE_NAME" } } { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.154 ns) 4.521 ns CPU_IRyima:inst12\|Mux40~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.572 ns) + CELL(0.154 ns) = 4.521 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_IRyima:inst12\|Mux40~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.922 ns CPU_IRyima:inst12\|shpass 4 REG Unassigned 2 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 4.922 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CPU_IRyima:inst12\|shpass'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.000 ns) 7.254 ns CPU_IRyima:inst12\|shpass~clkctrl 5 COMB Unassigned 8 " "Info: 5: + IC(2.332 ns) + CELL(0.000 ns) = 7.254 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_IRyima:inst12\|shpass~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 8.385 ns CPU_ALU_yw:inst9\|ALU_out\[5\] 6 REG Unassigned 10 " "Info: 6: + IC(1.078 ns) + CELL(0.053 ns) = 8.385 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[5] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 22.18 % ) " "Info: Total cell delay = 1.860 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 77.82 % ) " "Info: Total interconnect delay = 6.525 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.385 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 8.385 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns clk 1 CLK Unassigned 6 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.296 ns) + CELL(0.712 ns) 3.795 ns CPU_time:inst11\|tout\[1\] 2 REG Unassigned 20 " "Info: 2: + IC(2.296 ns) + CELL(0.712 ns) = 3.795 ns; Loc. = Unassigned; Fanout = 20; REG Node = 'CPU_time:inst11\|tout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.008 ns" { clk CPU_time:inst11|tout[1] } "NODE_NAME" } } { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.154 ns) 4.521 ns CPU_IRyima:inst12\|Mux40~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.572 ns) + CELL(0.154 ns) = 4.521 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'CPU_IRyima:inst12\|Mux40~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.922 ns CPU_IRyima:inst12\|shpass 4 REG Unassigned 2 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 4.922 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'CPU_IRyima:inst12\|shpass'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.000 ns) 7.254 ns CPU_IRyima:inst12\|shpass~clkctrl 5 COMB Unassigned 8 " "Info: 5: + IC(2.332 ns) + CELL(0.000 ns) = 7.254 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'CPU_IRyima:inst12\|shpass~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.053 ns) 8.385 ns CPU_ALU_yw:inst9\|ALU_out\[5\] 6 REG Unassigned 10 " "Info: 6: + IC(1.078 ns) + CELL(0.053 ns) = 8.385 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[5] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.860 ns ( 22.18 % ) " "Info: Total cell delay = 1.860 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 77.82 % ) " "Info: Total interconnect delay = 6.525 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.082 ns - Longest register register " "Info: - Longest register to register delay is 1.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_ALU_yw:inst9\|ALU_out\[5\] 1 REG Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU_yw:inst9|ALU_out[5] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.155 ns) 1.082 ns CPU_RAM:inst7\|r\[10\]\[5\] 2 REG Unassigned 1 " "Info: 2: + IC(0.927 ns) + CELL(0.155 ns) = 1.082 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[10\]\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CPU_ALU_yw:inst9|ALU_out[5] CPU_RAM:inst7|r[10][5] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 14.33 % ) " "Info: Total cell delay = 0.155 ns ( 14.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.927 ns ( 85.67 % ) " "Info: Total interconnect delay = 0.927 ns ( 85.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CPU_ALU_yw:inst9|ALU_out[5] CPU_RAM:inst7|r[10][5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CPU_ALU_yw:inst9|ALU_out[5] CPU_RAM:inst7|r[10][5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.082 ns register register " "Info: Estimated most critical path is register to register delay of 1.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_ALU_yw:inst9\|ALU_out\[5\] 1 REG LAB_X23_Y15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X23_Y15; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU_yw:inst9|ALU_out[5] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.155 ns) 1.082 ns CPU_RAM:inst7\|r\[10\]\[5\] 2 REG LAB_X21_Y16 1 " "Info: 2: + IC(0.927 ns) + CELL(0.155 ns) = 1.082 ns; Loc. = LAB_X21_Y16; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[10\]\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CPU_ALU_yw:inst9|ALU_out[5] CPU_RAM:inst7|r[10][5] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 14.33 % ) " "Info: Total cell delay = 0.155 ns ( 14.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.927 ns ( 85.67 % ) " "Info: Total interconnect delay = 0.927 ns ( 85.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { CPU_ALU_yw:inst9|ALU_out[5] CPU_RAM:inst7|r[10][5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Warning: Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[7\] 0 " "Info: Pin \"PC_sysbus_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[6\] 0 " "Info: Pin \"PC_sysbus_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[5\] 0 " "Info: Pin \"PC_sysbus_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[4\] 0 " "Info: Pin \"PC_sysbus_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[3\] 0 " "Info: Pin \"PC_sysbus_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[2\] 0 " "Info: Pin \"PC_sysbus_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[1\] 0 " "Info: Pin \"PC_sysbus_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC_sysbus_out\[0\] 0 " "Info: Pin \"PC_sysbus_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[7\] 0 " "Info: Pin \"ALU_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[6\] 0 " "Info: Pin \"ALU_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[5\] 0 " "Info: Pin \"ALU_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[4\] 0 " "Info: Pin \"ALU_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[3\] 0 " "Info: Pin \"ALU_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[2\] 0 " "Info: Pin \"ALU_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[1\] 0 " "Info: Pin \"ALU_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_data_out\[0\] 0 " "Info: Pin \"ALU_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Info: Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Info: Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Info: Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Info: Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Info: Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Info: Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Info: Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Info: Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_zl\[1\] 0 " "Info: Pin \"IR_out_zl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_out_zl\[0\] 0 " "Info: Pin \"IR_out_zl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[7\] 0 " "Info: Pin \"jicunqi_a\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[6\] 0 " "Info: Pin \"jicunqi_a\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[5\] 0 " "Info: Pin \"jicunqi_a\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[4\] 0 " "Info: Pin \"jicunqi_a\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[3\] 0 " "Info: Pin \"jicunqi_a\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[2\] 0 " "Info: Pin \"jicunqi_a\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[1\] 0 " "Info: Pin \"jicunqi_a\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_a\[0\] 0 " "Info: Pin \"jicunqi_a\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[7\] 0 " "Info: Pin \"jicunqi_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[6\] 0 " "Info: Pin \"jicunqi_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[5\] 0 " "Info: Pin \"jicunqi_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[4\] 0 " "Info: Pin \"jicunqi_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[3\] 0 " "Info: Pin \"jicunqi_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[2\] 0 " "Info: Pin \"jicunqi_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[1\] 0 " "Info: Pin \"jicunqi_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_b\[0\] 0 " "Info: Pin \"jicunqi_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[7\] 0 " "Info: Pin \"jicunqi_mar\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[6\] 0 " "Info: Pin \"jicunqi_mar\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[5\] 0 " "Info: Pin \"jicunqi_mar\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[4\] 0 " "Info: Pin \"jicunqi_mar\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[3\] 0 " "Info: Pin \"jicunqi_mar\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[2\] 0 " "Info: Pin \"jicunqi_mar\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[1\] 0 " "Info: Pin \"jicunqi_mar\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jicunqi_mar\[0\] 0 " "Info: Pin \"jicunqi_mar\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[7\] 0 " "Info: Pin \"regs_R1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[6\] 0 " "Info: Pin \"regs_R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[5\] 0 " "Info: Pin \"regs_R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[4\] 0 " "Info: Pin \"regs_R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[3\] 0 " "Info: Pin \"regs_R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[2\] 0 " "Info: Pin \"regs_R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[1\] 0 " "Info: Pin \"regs_R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_R1\[0\] 0 " "Info: Pin \"regs_R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[7\] 0 " "Info: Pin \"regs_sysbus_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[6\] 0 " "Info: Pin \"regs_sysbus_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[5\] 0 " "Info: Pin \"regs_sysbus_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[4\] 0 " "Info: Pin \"regs_sysbus_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[3\] 0 " "Info: Pin \"regs_sysbus_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[2\] 0 " "Info: Pin \"regs_sysbus_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[1\] 0 " "Info: Pin \"regs_sysbus_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs_sysbus_out\[0\] 0 " "Info: Pin \"regs_sysbus_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[7\] 0 " "Info: Pin \"xuanzeqi_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[6\] 0 " "Info: Pin \"xuanzeqi_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[5\] 0 " "Info: Pin \"xuanzeqi_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[4\] 0 " "Info: Pin \"xuanzeqi_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[3\] 0 " "Info: Pin \"xuanzeqi_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[2\] 0 " "Info: Pin \"xuanzeqi_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[1\] 0 " "Info: Pin \"xuanzeqi_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_data_out\[0\] 0 " "Info: Pin \"xuanzeqi_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[7\] 0 " "Info: Pin \"xuanzeqi_dataout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[6\] 0 " "Info: Pin \"xuanzeqi_dataout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[5\] 0 " "Info: Pin \"xuanzeqi_dataout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[4\] 0 " "Info: Pin \"xuanzeqi_dataout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[3\] 0 " "Info: Pin \"xuanzeqi_dataout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[2\] 0 " "Info: Pin \"xuanzeqi_dataout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[1\] 0 " "Info: Pin \"xuanzeqi_dataout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xuanzeqi_dataout\[0\] 0 " "Info: Pin \"xuanzeqi_dataout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
