

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fee03cf41ebdf1b82274b5d7114068ac  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsSort.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/StringMatch/gpgpu_ptx_sim__StringMatch "
Parsing file _cuobjdump_complete_output_I4OJZv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x408deb, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (_1.ptx:88) @%p2 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:90) @%p3 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0a0 (_1.ptx:92) bra.uni $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0c0 (_1.ptx:98) bra.uni $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (_1.ptx:104) mov.s32 %r15, %r12;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45736_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (_1.ptx:152) @%p1 bra $Lt_2_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x200 (_1.ptx:164) @%p2 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x250 (_1.ptx:175) @%p4 bra $Lt_2_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x260 (_1.ptx:177) @%p5 bra $Lt_2_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:179) bra.uni $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x290 (_1.ptx:185) bra.uni $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:191) and.b32 %r39, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p6 bra $Lt_2_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d0 (_1.ptx:197) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2e8 (_1.ptx:200) bra.uni $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:205) @%p8 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:212) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x338 (_1.ptx:217) @%p9 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x340 (_1.ptx:218) bra.uni $Lt_2_14338;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x340 (_1.ptx:218) bra.uni $Lt_2_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x388 (_1.ptx:231) @%p10 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3d8 (_1.ptx:242) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p13 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3f8 (_1.ptx:246) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x418 (_1.ptx:252) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x428 (_1.ptx:258) and.b32 %r63, %r6, 256;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x440 (_1.ptx:261) @%p14 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x458 (_1.ptx:264) @%p15 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x470 (_1.ptx:267) bra.uni $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x488 (_1.ptx:272) @%p16 bra $Lt_2_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a0 (_1.ptx:279) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x4c0 (_1.ptx:284) @%p17 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_1.ptx:286) ld.shared.v4.s32 {%r68,%r69,%r70,%r71}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45819_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a0 (_1.ptx:332) @%p1 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d0 (_1.ptx:341) @%p2 bra $Lt_3_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:407) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x610 (_1.ptx:351) @%p3 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x660 (_1.ptx:362) @%p5 bra $Lt_3_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x670 (_1.ptx:364) @%p6 bra $Lt_3_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x680 (_1.ptx:366) bra.uni $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:372) bra.uni $Lt_3_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:378) and.b32 %r40, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6c8 (_1.ptx:381) @%p7 bra $Lt_3_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6e0 (_1.ptx:384) @%p8 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6f8 (_1.ptx:387) bra.uni $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x710 (_1.ptx:392) @%p9 bra $Lt_3_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x728 (_1.ptx:399) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x748 (_1.ptx:404) @%p10 bra $Lt_3_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (_1.ptx:407) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x768 (_1.ptx:410) @%p11 bra $Lt_3_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x770 (_1.ptx:411) bra.uni $Lt_3_16386;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x770 (_1.ptx:411) bra.uni $Lt_3_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:421) @%p12 bra $Lt_3_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (_1.ptx:487) shl.b32 %r46, %r46, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7e0 (_1.ptx:431) @%p13 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x830 (_1.ptx:442) @%p15 bra $Lt_3_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x840 (_1.ptx:444) @%p16 bra $Lt_3_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x850 (_1.ptx:446) bra.uni $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x870 (_1.ptx:452) bra.uni $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x880 (_1.ptx:458) and.b32 %r68, %r46, %r6;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x898 (_1.ptx:461) @%p17 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8b0 (_1.ptx:464) @%p18 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8c8 (_1.ptx:467) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x8e0 (_1.ptx:472) @%p19 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:479) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x918 (_1.ptx:484) @%p20 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x920 (_1.ptx:487) shl.b32 %r46, %r46, 1;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x938 (_1.ptx:490) @%p21 bra $Lt_3_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:492) ld.shared.v4.s32 {%r74,%r75,%r76,%r77}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9b8 (_1.ptx:524) @%p1 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa60 (_1.ptx:547) @%p4 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa78 (_1.ptx:551) @%p5 bra $Lt_4_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa88 (_1.ptx:553) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa98 (_1.ptx:555) bra.uni $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xab8 (_1.ptx:561) bra.uni $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac8 (_1.ptx:567) mov.u32 %r32, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xad8 (_1.ptx:569) @%p7 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaf0 (_1.ptx:572) bra.uni $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb08 (_1.ptx:577) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xb18 (_1.ptx:579) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xb28 (_1.ptx:581) bra.uni $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb48 (_1.ptx:587) bra.uni $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:593) mov.u32 %r36, -1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb68 (_1.ptx:595) @%p10 bra $Lt_4_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb80 (_1.ptx:602) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45956_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xbe0 (_1.ptx:630) @%p1 bra $Lt_5_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (_1.ptx:643) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc08 (_1.ptx:636) bra.uni $Lt_5_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (_1.ptx:643) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc70 (_1.ptx:656) @%p2 bra $Lt_5_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:754) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc88 (_1.ptx:660) @%p3 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xcd0 (_1.ptx:669) @%p4 bra $Lt_5_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd20 (_1.ptx:680) @%p6 bra $Lt_5_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xd30 (_1.ptx:682) @%p7 bra $Lt_5_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xd40 (_1.ptx:684) bra.uni $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd60 (_1.ptx:690) bra.uni $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd70 (_1.ptx:696) mov.u32 %r35, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xd80 (_1.ptx:698) @%p8 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xda8 (_1.ptx:703) bra.uni $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xdf8 (_1.ptx:715) @%p9 bra $Lt_5_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe08 (_1.ptx:717) @%p10 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xe18 (_1.ptx:719) bra.uni $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xe38 (_1.ptx:725) bra.uni $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe48 (_1.ptx:731) mov.u32 %r51, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xe58 (_1.ptx:733) @%p11 bra $Lt_5_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe80 (_1.ptx:742) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xec0 (_1.ptx:751) @%p12 bra $Lt_5_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:754) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xee0 (_1.ptx:757) @%p13 bra $Lt_5_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (_1.ptx:758) mov.s32 %r64, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xf00 (_1.ptx:761) @%p14 bra $Lt_5_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:772) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46031_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46028_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46029_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46030_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf80 (_1.ptx:801) @%p1 bra $Lt_6_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf88 (_1.ptx:802) bra.uni $LBB34__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfc8 (_1.ptx:812) @%p2 bra $Lt_6_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1038 (_1.ptx:831) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1070 (_1.ptx:838) @%p3 bra $Lt_6_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_1.ptx:855) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10b8 (_1.ptx:848) bra.uni $Lt_6_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_1.ptx:855) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1120 (_1.ptx:868) @%p4 bra $Lt_6_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (_1.ptx:966) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1138 (_1.ptx:872) @%p5 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1180 (_1.ptx:881) @%p6 bra $Lt_6_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11d0 (_1.ptx:892) @%p8 bra $Lt_6_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11e0 (_1.ptx:894) @%p9 bra $Lt_6_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x11f0 (_1.ptx:896) bra.uni $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1210 (_1.ptx:902) bra.uni $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1220 (_1.ptx:908) mov.u32 %r50, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1230 (_1.ptx:910) @%p10 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1258 (_1.ptx:915) bra.uni $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x12a8 (_1.ptx:927) @%p11 bra $Lt_6_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x12b8 (_1.ptx:929) @%p12 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x12c8 (_1.ptx:931) bra.uni $Lt_6_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x12e8 (_1.ptx:937) bra.uni $Lt_6_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f8 (_1.ptx:943) mov.u32 %r66, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1308 (_1.ptx:945) @%p13 bra $Lt_6_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (_1.ptx:954) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1370 (_1.ptx:963) @%p14 bra $Lt_6_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (_1.ptx:966) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1390 (_1.ptx:969) @%p15 bra $Lt_6_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1398 (_1.ptx:970) ld.shared.s32 %r79, [__cuda_local_var_46030_30_non_const_bs_numElement];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x13a8 (_1.ptx:972) @%p16 bra $LBB34__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_1.ptx:983) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1478 (_1.ptx:1015) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c8 (_1.ptx:1028) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1558 (_1.ptx:1060) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a8 (_1.ptx:1073) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1638 (_1.ptx:1105) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1119) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1718 (_1.ptx:1151) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1768 (_1.ptx:1165) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17f8 (_1.ptx:1197) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1212) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x18e0 (_1.ptx:1244) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1940 (_1.ptx:1261) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x19d0 (_1.ptx:1295) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_1.ptx:1334) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1309) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac0 (_1.ptx:1331) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1329) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac0 (_1.ptx:1331) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b58 (_1.ptx:1367) @%p1 bra $Lt_14_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c88 (_1.ptx:1419) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b78 (_1.ptx:1371) @%p2 bra $Lt_14_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_1.ptx:1413) ld.param.u64 %rd5, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1373) bra.uni $Lt_14_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (_1.ptx:1413) ld.param.u64 %rd5, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c00 (_1.ptx:1392) @%p4 bra $Lt_14_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1394) @%p5 bra $Lt_14_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1c20 (_1.ptx:1396) bra.uni $Lt_14_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c40 (_1.ptx:1402) bra.uni $Lt_14_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c50 (_1.ptx:1408) mov.s32 %r31, 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1d18 (_1.ptx:1452) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d98 (_1.ptx:1475) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d50 (_1.ptx:1459) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:1468) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1d60 (_1.ptx:1462) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:1468) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e28 (_1.ptx:1508) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:1529) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e68 (_1.ptx:1516) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb0 (_1.ptx:1529) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eTsbRY"
Running: cat _ptx_eTsbRY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_oEvU5r
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_oEvU5r --output-file  /dev/null 2> _ptx_eTsbRYinfo"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=80
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=16, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=18, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=17, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eTsbRY _ptx2_oEvU5r _ptx_eTsbRYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x408cc9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x408ba6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x408a77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x408934, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x408845, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x408756, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x408667, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x408578, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x40847f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x408365, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x4081f3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x4080c6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x407f79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x407e4c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x4060ab, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1ee8 (_2.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f10 (_2.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc0 (_2.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1fe0 (_2.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe8 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff8 (_2.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2048 (_2.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2150 (_2.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2078 (_2.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_2.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2148 (_2.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2150 (_2.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2380 (_2.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23a8 (_2.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2458 (_2.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2478 (_2.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2480 (_2.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2498 (_2.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24b0 (_2.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_2.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2560 (_2.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2660 (_2.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2588 (_2.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2648 (_2.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2658 (_2.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2660 (_2.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26b0 (_2.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29e0 (_2.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a10 (_2.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a20 (_2.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b38 (_2.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b88 (_2.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c98 (_2.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2cb8 (_2.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc0 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2cc0 (_2.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_2.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cf0 (_2.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d40 (_2.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d58 (_2.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_2.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d80 (_2.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_2.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e50 (_2.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_2.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e88 (_2.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee0 (_2.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2f00 (_2.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3050 (_2.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3080 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3070 (_2.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3080 (_2.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3178 (_2.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3280 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3198 (_2.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3248 (_2.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3268 (_2.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3270 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3270 (_2.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3280 (_2.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3290 (_2.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3338 (_2.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3350 (_2.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3450 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3378 (_2.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3438 (_2.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3448 (_2.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3450 (_2.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34b8 (_2.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d8 (_2.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34e8 (_2.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3578 (_2.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x35a8 (_2.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3608 (_2.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3710 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3628 (_2.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36d8 (_2.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x36f8 (_2.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3700 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3700 (_2.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3710 (_2.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3720 (_2.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (_2.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x37e0 (_2.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3808 (_2.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x38d8 (_2.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_2.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3908 (_2.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3940 (_2.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3968 (_2.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3988 (_2.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3998 (_2.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3a90 (_2.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3ab0 (_2.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b60 (_2.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3b80 (_2.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b88 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3b88 (_2.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b98 (_2.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3ba8 (_2.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3bf8 (_2.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3c38 (_2.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cf8 (_2.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3d08 (_2.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d10 (_2.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d78 (_2.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da8 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da8 (_2.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e38 (_2.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e68 (_2.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (_2.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3ec8 (_2.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3ee8 (_2.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (_2.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3fb8 (_2.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fc0 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3fc0 (_2.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (_2.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3fe0 (_2.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4030 (_2.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4048 (_2.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4148 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4070 (_2.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4130 (_2.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4140 (_2.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4148 (_2.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x4170 (_2.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41a8 (_2.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_34FAxY"
Running: cat _ptx_34FAxY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_jd373x
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_jd373x --output-file  /dev/null 2> _ptx_34FAxYinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_34FAxY _ptx2_jd373x _ptx_34FAxYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x40605b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x40600b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x405fbb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x405768, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsLib.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x40477e, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4260 (_3.ptx:110) @%p1 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:122) add.u64 %rd14, %rd14, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4290 (_3.ptx:119) @%p2 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:122) add.u64 %rd14, %rd14, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42a8 (_3.ptx:125) @%p3 bra $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (_3.ptx:191) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42e0 (_3.ptx:134) @%p4 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x42f8 (_3.ptx:138) @%p5 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4310 (_3.ptx:141) @%p6 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4340 (_3.ptx:148) @%p7 bra $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4358 (_3.ptx:151) @%p8 bra $L_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4360 (_3.ptx:152) bra.uni $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4370 (_3.ptx:155) bra.uni $L_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4380 (_3.ptx:159) mov.u32 %r17, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4390 (_3.ptx:161) @%p9 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4450 (_3.ptx:188) bra.uni $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4240 (_3.ptx:106) mov.s64 %rd15, %rd14;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4568 (_3.ptx:243) @%p1 bra $Lt_1_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (_3.ptx:255) add.u64 %rd24, %rd24, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4598 (_3.ptx:252) @%p2 bra $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45a0 (_3.ptx:255) add.u64 %rd24, %rd24, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45b0 (_3.ptx:258) @%p3 bra $Lt_1_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48f8 (_3.ptx:393) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x45e8 (_3.ptx:267) @%p4 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48e8 (_3.ptx:388) add.s32 %r1, %r11, %r1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4600 (_3.ptx:271) @%p5 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4618 (_3.ptx:274) @%p6 bra $Lt_1_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4648 (_3.ptx:281) @%p7 bra $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4660 (_3.ptx:284) @%p8 bra $L_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4668 (_3.ptx:285) bra.uni $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4678 (_3.ptx:288) bra.uni $L_1_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (_3.ptx:292) mov.u32 %r17, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4698 (_3.ptx:294) @%p9 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48e8 (_3.ptx:388) add.s32 %r1, %r11, %r1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x48a0 (_3.ptx:371) @%p10 bra $Lt_1_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48c0 (_3.ptx:379) mov.s32 %r52, 4;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x48f0 (_3.ptx:390) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4548 (_3.ptx:239) mov.s64 %rd26, %rd24;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4bc0 (_3.ptx:524) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (_3.ptx:541) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4c20 (_3.ptx:539) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c28 (_3.ptx:541) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c38 (_3.ptx:543) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ca0 (_3.ptx:561) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c98 (_3.ptx:558) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ca0 (_3.ptx:561) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d18 (_3.ptx:580) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d38 (_3.ptx:587) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5118 (_3.ptx:758) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (_3.ptx:775) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5178 (_3.ptx:773) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5180 (_3.ptx:775) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5190 (_3.ptx:777) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f8 (_3.ptx:794) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x51f0 (_3.ptx:792) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51f8 (_3.ptx:794) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5240 (_3.ptx:805) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52d8 (_3.ptx:828) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x53c8 (_3.ptx:880) @%p1 bra $Lt_10_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x53d0 (_3.ptx:881) bra.uni $LBB22__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5430 (_3.ptx:895) @%p3 bra $LBB22__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5508 (_3.ptx:931) @%p4 bra $Lt_10_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (_3.ptx:943) add.u64 %rd16, %rd16, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5538 (_3.ptx:940) @%p5 bra $Lt_10_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (_3.ptx:943) add.u64 %rd16, %rd16, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5550 (_3.ptx:946) @%p6 bra $Lt_10_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (_3.ptx:1006) add.u32 %r17, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5588 (_3.ptx:955) @%p7 bra $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x55a0 (_3.ptx:959) @%p8 bra $Lt_10_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x55b8 (_3.ptx:962) @%p9 bra $Lt_10_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x55e8 (_3.ptx:969) @%p10 bra $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5600 (_3.ptx:972) @%p11 bra $L_10_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5608 (_3.ptx:973) bra.uni $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5618 (_3.ptx:976) bra.uni $L_10_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (_3.ptx:980) mov.u32 %r40, 10;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5638 (_3.ptx:982) @%p12 bra $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x56c8 (_3.ptx:1003) bra.uni $Lt_10_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54e8 (_3.ptx:927) mov.s64 %rd17, %rd16;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x56e8 (_3.ptx:1009) @%p13 bra $Lt_10_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (_3.ptx:1012) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5760 (_3.ptx:1050) @%p1 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5768 (_3.ptx:1051) bra.uni $LBB24__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5858 (_3.ptx:1087) @%p3 bra $LBB24__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5938 (_3.ptx:1125) @%p4 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (_3.ptx:1137) add.u64 %rd29, %rd29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5968 (_3.ptx:1134) @%p5 bra $Lt_11_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (_3.ptx:1137) add.u64 %rd29, %rd29, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5980 (_3.ptx:1140) @%p6 bra $Lt_11_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c78 (_3.ptx:1265) add.u32 %r22, %r22, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59b8 (_3.ptx:1149) @%p7 bra $Lt_11_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c68 (_3.ptx:1260) add.s32 %r29, %r39, %r29;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1153) @%p8 bra $Lt_11_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59e8 (_3.ptx:1156) @%p9 bra $Lt_11_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5a18 (_3.ptx:1163) @%p10 bra $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5a30 (_3.ptx:1166) @%p11 bra $L_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5a38 (_3.ptx:1167) bra.uni $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5a48 (_3.ptx:1170) bra.uni $L_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (_3.ptx:1174) mov.u32 %r45, 10;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5a68 (_3.ptx:1176) @%p12 bra $Lt_11_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c68 (_3.ptx:1260) add.s32 %r29, %r39, %r29;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5c20 (_3.ptx:1243) @%p13 bra $Lt_11_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c40 (_3.ptx:1251) mov.s32 %r71, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5c70 (_3.ptx:1262) bra.uni $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5918 (_3.ptx:1121) mov.s64 %rd30, %rd29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x5c90 (_3.ptx:1268) @%p14 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (_3.ptx:1271) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5d78 (_3.ptx:1345) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e30 (_3.ptx:1373) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5d80 (_3.ptx:1346) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e30 (_3.ptx:1373) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_b6OuPn"
Running: cat _ptx_b6OuPn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6Z1lwf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6Z1lwf --output-file  /dev/null 2> _ptx_b6OuPninfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=39, lmem=0, smem=0, cmem=132
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=23, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_b6OuPn _ptx2_6Z1lwf _ptx_b6OuPninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x4044aa, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x404270, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x403fcb, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
   io-test:		64.528000ms
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		2.163000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x403fcb (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (4,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4096 (ipc= 8.2) sim_rate=409 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:58:38 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 33672 (ipc=22.4) sim_rate=1247 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:58:55 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 41284 (ipc=20.6) sim_rate=529 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:59:46 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 46566 (ipc=18.6) sim_rate=260 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 13:01:27 2016
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 50054 (ipc=16.7) sim_rate=245 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 13:01:52 2016
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 59758 (ipc=10.0) sim_rate=291 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 13:01:53 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 75221 (ipc= 7.2) sim_rate=365 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 13:01:54 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 108242 (ipc= 6.8) sim_rate=522 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 13:01:55 2016
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 129041 (ipc= 6.1) sim_rate=620 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 13:01:56 2016
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 159811 (ipc= 6.3) sim_rate=764 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 13:01:57 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 188032 (ipc= 6.2) sim_rate=895 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 13:01:58 2016
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 213399 (ipc= 6.0) sim_rate=1011 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 13:01:59 2016
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 242500 (ipc= 6.1) sim_rate=1143 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 13:02:00 2016
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 265416 (ipc= 6.0) sim_rate=1246 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 13:02:01 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 288259 (ipc= 5.9) sim_rate=1347 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 13:02:02 2016
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 311695 (ipc= 5.9) sim_rate=1449 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 13:02:03 2016
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 340521 (ipc= 5.9) sim_rate=1576 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 13:02:04 2016
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 365342 (ipc= 5.9) sim_rate=1683 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 13:02:05 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 394627 (ipc= 5.9) sim_rate=1810 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 13:02:06 2016
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 419374 (ipc= 5.9) sim_rate=1914 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 13:02:07 2016
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 449613 (ipc= 5.9) sim_rate=2043 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 13:02:08 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 472728 (ipc= 5.8) sim_rate=2139 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 13:02:09 2016
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 501315 (ipc= 5.9) sim_rate=2258 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 13:02:10 2016
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 526904 (ipc= 5.8) sim_rate=2362 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 13:02:11 2016
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 555332 (ipc= 5.8) sim_rate=2479 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 13:02:12 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 578549 (ipc= 5.8) sim_rate=2571 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 13:02:13 2016
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 605817 (ipc= 5.8) sim_rate=2680 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 13:02:14 2016
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 631026 (ipc= 5.8) sim_rate=2779 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 13:02:15 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 657612 (ipc= 5.8) sim_rate=2884 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 13:02:16 2016
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 689455 (ipc= 5.8) sim_rate=3010 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 13:02:17 2016
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 714336 (ipc= 5.9) sim_rate=3105 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 13:02:18 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 743964 (ipc= 5.9) sim_rate=3220 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 13:02:19 2016
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 770964 (ipc= 5.8) sim_rate=3323 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 13:02:20 2016
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 794912 (ipc= 5.8) sim_rate=3411 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 13:02:21 2016
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 822029 (ipc= 5.9) sim_rate=3512 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 13:02:22 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 848628 (ipc= 5.8) sim_rate=3611 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 13:02:23 2016
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 879171 (ipc= 5.9) sim_rate=3725 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 13:02:24 2016
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 904720 (ipc= 5.8) sim_rate=3817 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 13:02:25 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 932628 (ipc= 5.8) sim_rate=3918 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 13:02:26 2016
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 957473 (ipc= 5.8) sim_rate=4006 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 13:02:27 2016
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 989069 (ipc= 5.9) sim_rate=4121 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 13:02:28 2016
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 1013474 (ipc= 5.8) sim_rate=4205 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 13:02:29 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 1043587 (ipc= 5.9) sim_rate=4312 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 13:02:30 2016
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 1070287 (ipc= 5.8) sim_rate=4404 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 13:02:31 2016
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 1096618 (ipc= 5.8) sim_rate=4494 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 13:02:32 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 1123769 (ipc= 5.9) sim_rate=4586 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 13:02:33 2016
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 1154298 (ipc= 5.9) sim_rate=4692 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 13:02:34 2016
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 1178871 (ipc= 5.9) sim_rate=4772 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 13:02:35 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(3,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 1209753 (ipc= 5.9) sim_rate=4878 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 13:02:36 2016
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 1235669 (ipc= 5.9) sim_rate=4962 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 13:02:37 2016
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 1262032 (ipc= 5.9) sim_rate=5048 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 13:02:38 2016
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 1289487 (ipc= 5.9) sim_rate=5137 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 13:02:39 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 1315282 (ipc= 5.9) sim_rate=5219 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 13:02:40 2016
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 1342018 (ipc= 5.9) sim_rate=5304 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 13:02:41 2016
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 1365941 (ipc= 5.9) sim_rate=5377 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 13:02:42 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(3,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 1396021 (ipc= 5.9) sim_rate=5474 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 13:02:43 2016
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 1418458 (ipc= 5.9) sim_rate=5540 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 13:02:44 2016
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 1448085 (ipc= 5.9) sim_rate=5634 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 13:02:45 2016
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 1470467 (ipc= 5.9) sim_rate=5699 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 13:02:46 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 1507008 (ipc= 5.9) sim_rate=5818 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 13:02:47 2016
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 1541282 (ipc= 5.9) sim_rate=5928 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 13:02:48 2016
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 1567714 (ipc= 5.9) sim_rate=6006 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 13:02:49 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 1602170 (ipc= 5.9) sim_rate=6115 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 13:02:50 2016
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 1638152 (ipc= 5.9) sim_rate=6228 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 13:02:51 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 1673165 (ipc= 5.9) sim_rate=6337 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 13:02:52 2016
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 1708148 (ipc= 5.9) sim_rate=6445 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 13:02:53 2016
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 1738452 (ipc= 5.9) sim_rate=6535 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 13:02:54 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 1772357 (ipc= 5.9) sim_rate=6638 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 13:02:55 2016
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 1803755 (ipc= 5.9) sim_rate=6730 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 13:02:56 2016
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 1835668 (ipc= 5.9) sim_rate=6824 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 13:02:57 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 1868305 (ipc= 5.9) sim_rate=6919 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 13:02:58 2016
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 1900350 (ipc= 5.9) sim_rate=7012 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 13:02:59 2016
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 1933596 (ipc= 5.9) sim_rate=7108 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 13:03:00 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 1970348 (ipc= 5.9) sim_rate=7217 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 13:03:01 2016
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 2000237 (ipc= 5.9) sim_rate=7300 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 13:03:02 2016
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 2028255 (ipc= 5.9) sim_rate=7375 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 13:03:03 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 2064313 (ipc= 5.9) sim_rate=7479 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 13:03:04 2016
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 2088690 (ipc= 5.9) sim_rate=7540 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 13:03:05 2016
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 2114423 (ipc= 5.9) sim_rate=7605 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 13:03:06 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 2145487 (ipc= 5.9) sim_rate=7689 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 13:03:07 2016
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 2176209 (ipc= 5.9) sim_rate=7772 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 13:03:08 2016
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 2200268 (ipc= 5.9) sim_rate=7830 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 13:03:09 2016
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 2223462 (ipc= 5.9) sim_rate=7884 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 13:03:10 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(2,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 2250541 (ipc= 5.9) sim_rate=7952 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 13:03:11 2016
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 2268208 (ipc= 5.9) sim_rate=7986 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 13:03:12 2016
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 2300724 (ipc= 5.9) sim_rate=8072 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 13:03:13 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 2321730 (ipc= 5.9) sim_rate=8117 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 13:03:14 2016
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 2351024 (ipc= 5.9) sim_rate=8191 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 13:03:15 2016
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 2376247 (ipc= 5.9) sim_rate=8250 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 13:03:16 2016
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 2399855 (ipc= 5.9) sim_rate=8303 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 13:03:17 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 2427603 (ipc= 5.9) sim_rate=8371 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 13:03:18 2016
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 2462898 (ipc= 5.9) sim_rate=8463 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 13:03:19 2016
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 2493715 (ipc= 5.9) sim_rate=8540 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 13:03:20 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 2523324 (ipc= 5.9) sim_rate=8612 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 13:03:21 2016
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 2550215 (ipc= 5.9) sim_rate=8674 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 13:03:22 2016
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 2576452 (ipc= 5.9) sim_rate=8733 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 13:03:23 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 2600292 (ipc= 5.9) sim_rate=8784 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 13:03:24 2016
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 2628979 (ipc= 5.9) sim_rate=8851 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 13:03:25 2016
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 2652443 (ipc= 5.9) sim_rate=8900 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 13:03:26 2016
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 2679857 (ipc= 5.9) sim_rate=8962 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 13:03:27 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 2706015 (ipc= 5.9) sim_rate=9020 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 13:03:28 2016
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 2728048 (ipc= 5.9) sim_rate=9063 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 13:03:29 2016
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 2755824 (ipc= 5.9) sim_rate=9125 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 13:03:30 2016
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 2778170 (ipc= 5.9) sim_rate=9168 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 13:03:31 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 2801421 (ipc= 5.9) sim_rate=9215 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 13:03:32 2016
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 2829202 (ipc= 5.9) sim_rate=9276 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 13:03:33 2016
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 2850835 (ipc= 5.9) sim_rate=9316 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 13:03:34 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 2878998 (ipc= 5.9) sim_rate=9377 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 13:03:35 2016
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 2907873 (ipc= 5.9) sim_rate=9441 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 13:03:36 2016
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 2935330 (ipc= 5.9) sim_rate=9499 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 13:03:37 2016
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 2968610 (ipc= 5.9) sim_rate=9576 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 13:03:38 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(2,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 2988676 (ipc= 5.9) sim_rate=9609 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 13:03:39 2016
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 3017737 (ipc= 5.9) sim_rate=9672 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 13:03:40 2016
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 3046191 (ipc= 5.9) sim_rate=9732 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 13:03:41 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(1,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 3078510 (ipc= 5.9) sim_rate=9804 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 13:03:42 2016
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 3110605 (ipc= 5.9) sim_rate=9874 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 13:03:43 2016
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 3142352 (ipc= 5.9) sim_rate=9944 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 13:03:44 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 3173630 (ipc= 5.9) sim_rate=10011 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 13:03:45 2016
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 3202574 (ipc= 5.9) sim_rate=10070 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 13:03:46 2016
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 3232444 (ipc= 5.9) sim_rate=10133 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 13:03:47 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 3261194 (ipc= 5.9) sim_rate=10191 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 13:03:48 2016
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 3291127 (ipc= 5.9) sim_rate=10252 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 13:03:49 2016
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 3320441 (ipc= 5.9) sim_rate=10311 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 13:03:50 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 3343760 (ipc= 5.9) sim_rate=10352 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 13:03:51 2016
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 3375802 (ipc= 5.9) sim_rate=10419 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 13:03:52 2016
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 3400637 (ipc= 5.9) sim_rate=10463 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 13:03:53 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 3433289 (ipc= 5.9) sim_rate=10531 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 13:03:54 2016
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 3467270 (ipc= 5.9) sim_rate=10603 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 13:03:55 2016
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 3492050 (ipc= 5.9) sim_rate=10646 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 13:03:56 2016
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 3518890 (ipc= 5.9) sim_rate=10695 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 13:03:57 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(2,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 3543840 (ipc= 5.9) sim_rate=10738 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 13:03:58 2016
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 3568438 (ipc= 5.9) sim_rate=10780 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 13:03:59 2016
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 3599186 (ipc= 5.9) sim_rate=10840 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 13:04:00 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 3626565 (ipc= 5.9) sim_rate=10890 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 13:04:01 2016
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 3661443 (ipc= 5.9) sim_rate=10962 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 13:04:02 2016
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 3693259 (ipc= 5.9) sim_rate=11024 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 13:04:03 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 3724975 (ipc= 5.9) sim_rate=11086 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 13:04:04 2016
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 3755831 (ipc= 5.9) sim_rate=11144 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 13:04:05 2016
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 3783220 (ipc= 5.9) sim_rate=11192 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 13:04:06 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(3,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 3814442 (ipc= 5.9) sim_rate=11252 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 13:04:07 2016
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 3838797 (ipc= 5.9) sim_rate=11290 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 13:04:08 2016
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 3873270 (ipc= 5.9) sim_rate=11358 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 13:04:09 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 3901945 (ipc= 5.9) sim_rate=11409 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 13:04:10 2016
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 3925142 (ipc= 5.9) sim_rate=11443 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 13:04:11 2016
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 3959441 (ipc= 5.9) sim_rate=11510 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 13:04:12 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(3,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 3991008 (ipc= 5.9) sim_rate=11568 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 13:04:13 2016
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 4021541 (ipc= 5.9) sim_rate=11622 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 13:04:14 2016
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 4056083 (ipc= 5.9) sim_rate=11689 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 13:04:15 2016
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 4082292 (ipc= 5.9) sim_rate=11730 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 13:04:16 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 4112943 (ipc= 5.9) sim_rate=11784 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 13:04:17 2016
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 4139505 (ipc= 5.9) sim_rate=11827 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 13:04:18 2016
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 4172635 (ipc= 5.9) sim_rate=11887 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 13:04:19 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 4198067 (ipc= 5.9) sim_rate=11926 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 13:04:20 2016
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 4232541 (ipc= 5.9) sim_rate=11990 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 13:04:21 2016
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 4262919 (ipc= 5.9) sim_rate=12042 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 13:04:22 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(2,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 4288967 (ipc= 5.9) sim_rate=12081 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 13:04:23 2016
GPGPU-Sim uArch: cycles simulated: 729000  inst.: 4317175 (ipc= 5.9) sim_rate=12126 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 13:04:24 2016
GPGPU-Sim uArch: cycles simulated: 733500  inst.: 4347706 (ipc= 5.9) sim_rate=12178 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 13:04:25 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 4370001 (ipc= 5.9) sim_rate=12206 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 13:04:26 2016
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 4398449 (ipc= 5.9) sim_rate=12251 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 13:04:27 2016
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 4421409 (ipc= 5.9) sim_rate=12281 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 13:04:28 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 752000  inst.: 4458520 (ipc= 5.9) sim_rate=12350 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 13:04:29 2016
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 4491493 (ipc= 5.9) sim_rate=12407 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 13:04:30 2016
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 4528193 (ipc= 5.9) sim_rate=12474 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 13:04:31 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 769000  inst.: 4564656 (ipc= 5.9) sim_rate=12540 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 13:04:32 2016
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 4600484 (ipc= 5.9) sim_rate=12604 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 13:04:33 2016
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 4632256 (ipc= 5.9) sim_rate=12656 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 13:04:34 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 4666254 (ipc= 5.9) sim_rate=12714 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 13:04:35 2016
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 4703126 (ipc= 5.9) sim_rate=12780 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 13:04:36 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 797500  inst.: 4733982 (ipc= 5.9) sim_rate=12829 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 13:04:37 2016
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 4762990 (ipc= 5.9) sim_rate=12872 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 13:04:38 2016
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 4788015 (ipc= 5.9) sim_rate=12905 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 13:04:39 2016
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 4814914 (ipc= 5.9) sim_rate=12943 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 13:04:40 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(1,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 4838412 (ipc= 5.9) sim_rate=12971 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 13:04:41 2016
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 4869222 (ipc= 5.9) sim_rate=13019 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 13:04:42 2016
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 4898796 (ipc= 5.9) sim_rate=13063 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 13:04:43 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(3,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 832000  inst.: 4937904 (ipc= 5.9) sim_rate=13132 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 13:04:44 2016
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 4969463 (ipc= 5.9) sim_rate=13181 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 13:04:45 2016
GPGPU-Sim uArch: cycles simulated: 843000  inst.: 5003044 (ipc= 5.9) sim_rate=13235 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 13:04:46 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(1,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 5031016 (ipc= 5.9) sim_rate=13274 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 13:04:47 2016
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 5057793 (ipc= 5.9) sim_rate=13309 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 13:04:48 2016
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 5088866 (ipc= 5.9) sim_rate=13356 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 13:04:49 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 861500  inst.: 5110561 (ipc= 5.9) sim_rate=13378 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 13:04:50 2016
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 5143160 (ipc= 5.9) sim_rate=13428 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 13:04:51 2016
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 5172169 (ipc= 5.9) sim_rate=13469 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 13:04:52 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 5199735 (ipc= 5.9) sim_rate=13505 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 13:04:53 2016
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 5231519 (ipc= 5.9) sim_rate=13553 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 13:04:54 2016
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 5261836 (ipc= 5.9) sim_rate=13596 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 13:04:55 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 5290272 (ipc= 5.9) sim_rate=13634 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 13:04:56 2016
GPGPU-Sim uArch: cycles simulated: 896000  inst.: 5321314 (ipc= 5.9) sim_rate=13679 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 13:04:57 2016
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 5352287 (ipc= 5.9) sim_rate=13723 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 13:04:58 2016
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 5377573 (ipc= 5.9) sim_rate=13753 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 13:04:59 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(0,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 5410855 (ipc= 5.9) sim_rate=13803 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 13:05:00 2016
GPGPU-Sim uArch: cycles simulated: 916000  inst.: 5432119 (ipc= 5.9) sim_rate=13822 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 13:05:01 2016
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 5459487 (ipc= 5.9) sim_rate=13856 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 13:05:02 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 927000  inst.: 5497750 (ipc= 5.9) sim_rate=13918 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 13:05:03 2016
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 5523004 (ipc= 5.9) sim_rate=13946 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 13:05:04 2016
GPGPU-Sim uArch: cycles simulated: 937000  inst.: 5557350 (ipc= 5.9) sim_rate=13998 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 13:05:05 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 5593281 (ipc= 5.9) sim_rate=14053 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 13:05:06 2016
GPGPU-Sim uArch: cycles simulated: 948000  inst.: 5624356 (ipc= 5.9) sim_rate=14096 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 13:05:07 2016
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 5655130 (ipc= 5.9) sim_rate=14137 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 13:05:08 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 957000  inst.: 5678371 (ipc= 5.9) sim_rate=14160 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 13:05:09 2016
GPGPU-Sim uArch: cycles simulated: 961500  inst.: 5706544 (ipc= 5.9) sim_rate=14195 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 13:05:10 2016
GPGPU-Sim uArch: cycles simulated: 965500  inst.: 5731591 (ipc= 5.9) sim_rate=14222 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 13:05:11 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 971500  inst.: 5771570 (ipc= 5.9) sim_rate=14286 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 13:05:12 2016
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 5805941 (ipc= 5.9) sim_rate=14335 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 13:05:13 2016
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 5842588 (ipc= 5.9) sim_rate=14390 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 13:05:14 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(1,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 988500  inst.: 5876459 (ipc= 5.9) sim_rate=14438 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 13:05:15 2016
GPGPU-Sim uArch: cycles simulated: 994000  inst.: 5907215 (ipc= 5.9) sim_rate=14478 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 13:05:16 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 5944462 (ipc= 5.9) sim_rate=14534 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 13:05:17 2016
GPGPU-Sim uArch: cycles simulated: 1005500  inst.: 5977418 (ipc= 5.9) sim_rate=14579 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 13:05:18 2016
GPGPU-Sim uArch: cycles simulated: 1010000  inst.: 6004181 (ipc= 5.9) sim_rate=14608 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 13:05:19 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(2,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 6036210 (ipc= 5.9) sim_rate=14650 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 13:05:20 2016
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 6071431 (ipc= 5.9) sim_rate=14700 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 13:05:21 2016
GPGPU-Sim uArch: cycles simulated: 1026500  inst.: 6100683 (ipc= 5.9) sim_rate=14735 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 13:05:22 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 6131899 (ipc= 5.9) sim_rate=14775 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 13:05:23 2016
GPGPU-Sim uArch: cycles simulated: 1037500  inst.: 6163113 (ipc= 5.9) sim_rate=14815 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 13:05:24 2016
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 6198041 (ipc= 5.9) sim_rate=14863 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 13:05:25 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(3,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 6228053 (ipc= 5.9) sim_rate=14899 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 13:05:26 2016
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 6261528 (ipc= 5.9) sim_rate=14943 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 13:05:27 2016
GPGPU-Sim uArch: cycles simulated: 1059000  inst.: 6288325 (ipc= 5.9) sim_rate=14972 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 13:05:28 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 1064500  inst.: 6320567 (ipc= 5.9) sim_rate=15013 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 13:05:29 2016
GPGPU-Sim uArch: cycles simulated: 1070500  inst.: 6356547 (ipc= 5.9) sim_rate=15062 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 13:05:30 2016
GPGPU-Sim uArch: cycles simulated: 1076000  inst.: 6391059 (ipc= 5.9) sim_rate=15108 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 13:05:31 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(1,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 1081500  inst.: 6421504 (ipc= 5.9) sim_rate=15145 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 13:05:32 2016
GPGPU-Sim uArch: cycles simulated: 1087500  inst.: 6458877 (ipc= 5.9) sim_rate=15197 (inst/sec) elapsed = 0:0:07:05 / Tue Mar 22 13:05:33 2016
GPGPU-Sim uArch: cycles simulated: 1093000  inst.: 6490914 (ipc= 5.9) sim_rate=15236 (inst/sec) elapsed = 0:0:07:06 / Tue Mar 22 13:05:34 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 1098500  inst.: 6524166 (ipc= 5.9) sim_rate=15279 (inst/sec) elapsed = 0:0:07:07 / Tue Mar 22 13:05:35 2016
GPGPU-Sim uArch: cycles simulated: 1103500  inst.: 6553202 (ipc= 5.9) sim_rate=15311 (inst/sec) elapsed = 0:0:07:08 / Tue Mar 22 13:05:36 2016
GPGPU-Sim uArch: cycles simulated: 1109000  inst.: 6585151 (ipc= 5.9) sim_rate=15350 (inst/sec) elapsed = 0:0:07:09 / Tue Mar 22 13:05:37 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 1114500  inst.: 6620300 (ipc= 5.9) sim_rate=15396 (inst/sec) elapsed = 0:0:07:10 / Tue Mar 22 13:05:38 2016
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 6648037 (ipc= 5.9) sim_rate=15424 (inst/sec) elapsed = 0:0:07:11 / Tue Mar 22 13:05:39 2016
GPGPU-Sim uArch: cycles simulated: 1123500  inst.: 6675769 (ipc= 5.9) sim_rate=15453 (inst/sec) elapsed = 0:0:07:12 / Tue Mar 22 13:05:40 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(3,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 6707199 (ipc= 5.9) sim_rate=15490 (inst/sec) elapsed = 0:0:07:13 / Tue Mar 22 13:05:41 2016
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 6733869 (ipc= 5.9) sim_rate=15515 (inst/sec) elapsed = 0:0:07:14 / Tue Mar 22 13:05:42 2016
GPGPU-Sim uArch: cycles simulated: 1138000  inst.: 6767083 (ipc= 5.9) sim_rate=15556 (inst/sec) elapsed = 0:0:07:15 / Tue Mar 22 13:05:43 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 1143000  inst.: 6796459 (ipc= 5.9) sim_rate=15588 (inst/sec) elapsed = 0:0:07:16 / Tue Mar 22 13:05:44 2016
GPGPU-Sim uArch: cycles simulated: 1148000  inst.: 6824300 (ipc= 5.9) sim_rate=15616 (inst/sec) elapsed = 0:0:07:17 / Tue Mar 22 13:05:45 2016
GPGPU-Sim uArch: cycles simulated: 1153000  inst.: 6856530 (ipc= 5.9) sim_rate=15654 (inst/sec) elapsed = 0:0:07:18 / Tue Mar 22 13:05:46 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1158000  inst.: 6884169 (ipc= 5.9) sim_rate=15681 (inst/sec) elapsed = 0:0:07:19 / Tue Mar 22 13:05:47 2016
GPGPU-Sim uArch: cycles simulated: 1163000  inst.: 6915910 (ipc= 5.9) sim_rate=15717 (inst/sec) elapsed = 0:0:07:20 / Tue Mar 22 13:05:48 2016
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 6948860 (ipc= 5.9) sim_rate=15757 (inst/sec) elapsed = 0:0:07:21 / Tue Mar 22 13:05:49 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 1173000  inst.: 6980099 (ipc= 6.0) sim_rate=15792 (inst/sec) elapsed = 0:0:07:22 / Tue Mar 22 13:05:50 2016
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 7012451 (ipc= 6.0) sim_rate=15829 (inst/sec) elapsed = 0:0:07:23 / Tue Mar 22 13:05:51 2016
GPGPU-Sim uArch: cycles simulated: 1183000  inst.: 7044576 (ipc= 6.0) sim_rate=15866 (inst/sec) elapsed = 0:0:07:24 / Tue Mar 22 13:05:52 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1187500  inst.: 7069647 (ipc= 6.0) sim_rate=15886 (inst/sec) elapsed = 0:0:07:25 / Tue Mar 22 13:05:53 2016
GPGPU-Sim uArch: cycles simulated: 1192500  inst.: 7099012 (ipc= 6.0) sim_rate=15917 (inst/sec) elapsed = 0:0:07:26 / Tue Mar 22 13:05:54 2016
GPGPU-Sim uArch: cycles simulated: 1197500  inst.: 7129434 (ipc= 6.0) sim_rate=15949 (inst/sec) elapsed = 0:0:07:27 / Tue Mar 22 13:05:55 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(3,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 1202500  inst.: 7158676 (ipc= 6.0) sim_rate=15979 (inst/sec) elapsed = 0:0:07:28 / Tue Mar 22 13:05:56 2016
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 7189552 (ipc= 6.0) sim_rate=16012 (inst/sec) elapsed = 0:0:07:29 / Tue Mar 22 13:05:57 2016
GPGPU-Sim uArch: cycles simulated: 1212500  inst.: 7216455 (ipc= 6.0) sim_rate=16036 (inst/sec) elapsed = 0:0:07:30 / Tue Mar 22 13:05:58 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 1217000  inst.: 7243253 (ipc= 6.0) sim_rate=16060 (inst/sec) elapsed = 0:0:07:31 / Tue Mar 22 13:05:59 2016
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 7275894 (ipc= 6.0) sim_rate=16097 (inst/sec) elapsed = 0:0:07:32 / Tue Mar 22 13:06:00 2016
GPGPU-Sim uArch: cycles simulated: 1227000  inst.: 7303149 (ipc= 6.0) sim_rate=16121 (inst/sec) elapsed = 0:0:07:33 / Tue Mar 22 13:06:01 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(2,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 7335199 (ipc= 6.0) sim_rate=16156 (inst/sec) elapsed = 0:0:07:34 / Tue Mar 22 13:06:02 2016
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 7367795 (ipc= 6.0) sim_rate=16192 (inst/sec) elapsed = 0:0:07:35 / Tue Mar 22 13:06:03 2016
GPGPU-Sim uArch: cycles simulated: 1242000  inst.: 7391375 (ipc= 6.0) sim_rate=16209 (inst/sec) elapsed = 0:0:07:36 / Tue Mar 22 13:06:04 2016
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 7419783 (ipc= 6.0) sim_rate=16235 (inst/sec) elapsed = 0:0:07:37 / Tue Mar 22 13:06:05 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 1251000  inst.: 7443274 (ipc= 5.9) sim_rate=16251 (inst/sec) elapsed = 0:0:07:38 / Tue Mar 22 13:06:06 2016
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 7469628 (ipc= 5.9) sim_rate=16273 (inst/sec) elapsed = 0:0:07:39 / Tue Mar 22 13:06:07 2016
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 7498268 (ipc= 5.9) sim_rate=16300 (inst/sec) elapsed = 0:0:07:40 / Tue Mar 22 13:06:08 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 1265000  inst.: 7524819 (ipc= 5.9) sim_rate=16322 (inst/sec) elapsed = 0:0:07:41 / Tue Mar 22 13:06:09 2016
GPGPU-Sim uArch: cycles simulated: 1271000  inst.: 7560340 (ipc= 5.9) sim_rate=16364 (inst/sec) elapsed = 0:0:07:42 / Tue Mar 22 13:06:10 2016
GPGPU-Sim uArch: cycles simulated: 1276500  inst.: 7591822 (ipc= 5.9) sim_rate=16397 (inst/sec) elapsed = 0:0:07:43 / Tue Mar 22 13:06:11 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(1,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 1282000  inst.: 7625848 (ipc= 5.9) sim_rate=16435 (inst/sec) elapsed = 0:0:07:44 / Tue Mar 22 13:06:12 2016
GPGPU-Sim uArch: cycles simulated: 1287500  inst.: 7657325 (ipc= 5.9) sim_rate=16467 (inst/sec) elapsed = 0:0:07:45 / Tue Mar 22 13:06:13 2016
GPGPU-Sim uArch: cycles simulated: 1293000  inst.: 7693239 (ipc= 5.9) sim_rate=16509 (inst/sec) elapsed = 0:0:07:46 / Tue Mar 22 13:06:14 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(2,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 1299000  inst.: 7725710 (ipc= 5.9) sim_rate=16543 (inst/sec) elapsed = 0:0:07:47 / Tue Mar 22 13:06:15 2016
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 7760681 (ipc= 5.9) sim_rate=16582 (inst/sec) elapsed = 0:0:07:48 / Tue Mar 22 13:06:16 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 1310000  inst.: 7794777 (ipc= 6.0) sim_rate=16619 (inst/sec) elapsed = 0:0:07:49 / Tue Mar 22 13:06:17 2016
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 7825177 (ipc= 5.9) sim_rate=16649 (inst/sec) elapsed = 0:0:07:50 / Tue Mar 22 13:06:18 2016
GPGPU-Sim uArch: cycles simulated: 1321500  inst.: 7857758 (ipc= 5.9) sim_rate=16683 (inst/sec) elapsed = 0:0:07:51 / Tue Mar 22 13:06:19 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 1327000  inst.: 7891913 (ipc= 5.9) sim_rate=16720 (inst/sec) elapsed = 0:0:07:52 / Tue Mar 22 13:06:20 2016
GPGPU-Sim uArch: cycles simulated: 1332500  inst.: 7929145 (ipc= 6.0) sim_rate=16763 (inst/sec) elapsed = 0:0:07:53 / Tue Mar 22 13:06:21 2016
GPGPU-Sim uArch: cycles simulated: 1338000  inst.: 7962849 (ipc= 6.0) sim_rate=16799 (inst/sec) elapsed = 0:0:07:54 / Tue Mar 22 13:06:22 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 1343500  inst.: 7995604 (ipc= 6.0) sim_rate=16832 (inst/sec) elapsed = 0:0:07:55 / Tue Mar 22 13:06:23 2016
GPGPU-Sim uArch: cycles simulated: 1349500  inst.: 8032829 (ipc= 6.0) sim_rate=16875 (inst/sec) elapsed = 0:0:07:56 / Tue Mar 22 13:06:24 2016
GPGPU-Sim uArch: cycles simulated: 1355000  inst.: 8063430 (ipc= 6.0) sim_rate=16904 (inst/sec) elapsed = 0:0:07:57 / Tue Mar 22 13:06:25 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 8094676 (ipc= 6.0) sim_rate=16934 (inst/sec) elapsed = 0:0:07:58 / Tue Mar 22 13:06:26 2016
GPGPU-Sim uArch: cycles simulated: 1366000  inst.: 8129815 (ipc= 6.0) sim_rate=16972 (inst/sec) elapsed = 0:0:07:59 / Tue Mar 22 13:06:27 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 1371500  inst.: 8163430 (ipc= 6.0) sim_rate=17007 (inst/sec) elapsed = 0:0:08:00 / Tue Mar 22 13:06:28 2016
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 8189410 (ipc= 6.0) sim_rate=17025 (inst/sec) elapsed = 0:0:08:01 / Tue Mar 22 13:06:29 2016
GPGPU-Sim uArch: cycles simulated: 1381000  inst.: 8217093 (ipc= 6.0) sim_rate=17047 (inst/sec) elapsed = 0:0:08:02 / Tue Mar 22 13:06:30 2016
GPGPU-Sim uArch: cycles simulated: 1386500  inst.: 8248829 (ipc= 5.9) sim_rate=17078 (inst/sec) elapsed = 0:0:08:03 / Tue Mar 22 13:06:31 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1391500  inst.: 8281012 (ipc= 6.0) sim_rate=17109 (inst/sec) elapsed = 0:0:08:04 / Tue Mar 22 13:06:32 2016
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 8311079 (ipc= 6.0) sim_rate=17136 (inst/sec) elapsed = 0:0:08:05 / Tue Mar 22 13:06:33 2016
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 8339833 (ipc= 6.0) sim_rate=17160 (inst/sec) elapsed = 0:0:08:06 / Tue Mar 22 13:06:34 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 8373264 (ipc= 6.0) sim_rate=17193 (inst/sec) elapsed = 0:0:08:07 / Tue Mar 22 13:06:35 2016
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 8401359 (ipc= 6.0) sim_rate=17215 (inst/sec) elapsed = 0:0:08:08 / Tue Mar 22 13:06:36 2016
GPGPU-Sim uArch: cycles simulated: 1416500  inst.: 8435542 (ipc= 6.0) sim_rate=17250 (inst/sec) elapsed = 0:0:08:09 / Tue Mar 22 13:06:37 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1421500  inst.: 8458625 (ipc= 6.0) sim_rate=17262 (inst/sec) elapsed = 0:0:08:10 / Tue Mar 22 13:06:38 2016
GPGPU-Sim uArch: cycles simulated: 1427000  inst.: 8495137 (ipc= 6.0) sim_rate=17301 (inst/sec) elapsed = 0:0:08:11 / Tue Mar 22 13:06:39 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 1433000  inst.: 8535247 (ipc= 6.0) sim_rate=17348 (inst/sec) elapsed = 0:0:08:12 / Tue Mar 22 13:06:40 2016
GPGPU-Sim uArch: cycles simulated: 1438500  inst.: 8565628 (ipc= 6.0) sim_rate=17374 (inst/sec) elapsed = 0:0:08:13 / Tue Mar 22 13:06:41 2016
GPGPU-Sim uArch: cycles simulated: 1444000  inst.: 8602584 (ipc= 6.0) sim_rate=17414 (inst/sec) elapsed = 0:0:08:14 / Tue Mar 22 13:06:42 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 1448500  inst.: 8629320 (ipc= 6.0) sim_rate=17432 (inst/sec) elapsed = 0:0:08:15 / Tue Mar 22 13:06:43 2016
GPGPU-Sim uArch: cycles simulated: 1453000  inst.: 8656083 (ipc= 6.0) sim_rate=17451 (inst/sec) elapsed = 0:0:08:16 / Tue Mar 22 13:06:44 2016
GPGPU-Sim uArch: cycles simulated: 1457000  inst.: 8681459 (ipc= 6.0) sim_rate=17467 (inst/sec) elapsed = 0:0:08:17 / Tue Mar 22 13:06:45 2016
GPGPU-Sim uArch: cycles simulated: 1461500  inst.: 8703314 (ipc= 6.0) sim_rate=17476 (inst/sec) elapsed = 0:0:08:18 / Tue Mar 22 13:06:46 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 1467000  inst.: 8735136 (ipc= 6.0) sim_rate=17505 (inst/sec) elapsed = 0:0:08:19 / Tue Mar 22 13:06:47 2016
GPGPU-Sim uArch: cycles simulated: 1472000  inst.: 8764886 (ipc= 6.0) sim_rate=17529 (inst/sec) elapsed = 0:0:08:20 / Tue Mar 22 13:06:48 2016
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 8794815 (ipc= 6.0) sim_rate=17554 (inst/sec) elapsed = 0:0:08:21 / Tue Mar 22 13:06:49 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(2,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 8822004 (ipc= 6.0) sim_rate=17573 (inst/sec) elapsed = 0:0:08:22 / Tue Mar 22 13:06:50 2016
GPGPU-Sim uArch: cycles simulated: 1487500  inst.: 8857567 (ipc= 6.0) sim_rate=17609 (inst/sec) elapsed = 0:0:08:23 / Tue Mar 22 13:06:51 2016
GPGPU-Sim uArch: cycles simulated: 1492500  inst.: 8888188 (ipc= 6.0) sim_rate=17635 (inst/sec) elapsed = 0:0:08:24 / Tue Mar 22 13:06:52 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 8922500 (ipc= 6.0) sim_rate=17668 (inst/sec) elapsed = 0:0:08:25 / Tue Mar 22 13:06:53 2016
GPGPU-Sim uArch: cycles simulated: 1503500  inst.: 8956964 (ipc= 6.0) sim_rate=17701 (inst/sec) elapsed = 0:0:08:26 / Tue Mar 22 13:06:54 2016
GPGPU-Sim uArch: cycles simulated: 1508000  inst.: 8984520 (ipc= 6.0) sim_rate=17720 (inst/sec) elapsed = 0:0:08:27 / Tue Mar 22 13:06:55 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 1513000  inst.: 9012605 (ipc= 6.0) sim_rate=17741 (inst/sec) elapsed = 0:0:08:28 / Tue Mar 22 13:06:56 2016
GPGPU-Sim uArch: cycles simulated: 1518000  inst.: 9045148 (ipc= 6.0) sim_rate=17770 (inst/sec) elapsed = 0:0:08:29 / Tue Mar 22 13:06:57 2016
GPGPU-Sim uArch: cycles simulated: 1523500  inst.: 9081093 (ipc= 6.0) sim_rate=17806 (inst/sec) elapsed = 0:0:08:30 / Tue Mar 22 13:06:58 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(0,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 1529500  inst.: 9116828 (ipc= 6.0) sim_rate=17841 (inst/sec) elapsed = 0:0:08:31 / Tue Mar 22 13:06:59 2016
GPGPU-Sim uArch: cycles simulated: 1535000  inst.: 9149566 (ipc= 6.0) sim_rate=17870 (inst/sec) elapsed = 0:0:08:32 / Tue Mar 22 13:07:00 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(2,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 1541000  inst.: 9191831 (ipc= 6.0) sim_rate=17917 (inst/sec) elapsed = 0:0:08:33 / Tue Mar 22 13:07:01 2016
GPGPU-Sim uArch: cycles simulated: 1547500  inst.: 9231144 (ipc= 6.0) sim_rate=17959 (inst/sec) elapsed = 0:0:08:34 / Tue Mar 22 13:07:02 2016
GPGPU-Sim uArch: cycles simulated: 1553500  inst.: 9261263 (ipc= 6.0) sim_rate=17983 (inst/sec) elapsed = 0:0:08:35 / Tue Mar 22 13:07:03 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 9292494 (ipc= 6.0) sim_rate=18008 (inst/sec) elapsed = 0:0:08:36 / Tue Mar 22 13:07:04 2016
GPGPU-Sim uArch: cycles simulated: 1566500  inst.: 9323812 (ipc= 6.0) sim_rate=18034 (inst/sec) elapsed = 0:0:08:37 / Tue Mar 22 13:07:05 2016
GPGPU-Sim uArch: cycles simulated: 1572500  inst.: 9350659 (ipc= 5.9) sim_rate=18051 (inst/sec) elapsed = 0:0:08:38 / Tue Mar 22 13:07:06 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 1578500  inst.: 9378915 (ipc= 5.9) sim_rate=18071 (inst/sec) elapsed = 0:0:08:39 / Tue Mar 22 13:07:07 2016
GPGPU-Sim uArch: cycles simulated: 1585000  inst.: 9411224 (ipc= 5.9) sim_rate=18098 (inst/sec) elapsed = 0:0:08:40 / Tue Mar 22 13:07:08 2016
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 9443341 (ipc= 5.9) sim_rate=18125 (inst/sec) elapsed = 0:0:08:41 / Tue Mar 22 13:07:09 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(2,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 9476803 (ipc= 5.9) sim_rate=18154 (inst/sec) elapsed = 0:0:08:42 / Tue Mar 22 13:07:10 2016
GPGPU-Sim uArch: cycles simulated: 1604500  inst.: 9508131 (ipc= 5.9) sim_rate=18179 (inst/sec) elapsed = 0:0:08:43 / Tue Mar 22 13:07:11 2016
GPGPU-Sim uArch: cycles simulated: 1611000  inst.: 9541882 (ipc= 5.9) sim_rate=18209 (inst/sec) elapsed = 0:0:08:44 / Tue Mar 22 13:07:12 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 1618000  inst.: 9577985 (ipc= 5.9) sim_rate=18243 (inst/sec) elapsed = 0:0:08:45 / Tue Mar 22 13:07:13 2016
GPGPU-Sim uArch: cycles simulated: 1624000  inst.: 9611152 (ipc= 5.9) sim_rate=18272 (inst/sec) elapsed = 0:0:08:46 / Tue Mar 22 13:07:14 2016
GPGPU-Sim uArch: cycles simulated: 1630000  inst.: 9638994 (ipc= 5.9) sim_rate=18290 (inst/sec) elapsed = 0:0:08:47 / Tue Mar 22 13:07:15 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(1,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 1636500  inst.: 9672026 (ipc= 5.9) sim_rate=18318 (inst/sec) elapsed = 0:0:08:48 / Tue Mar 22 13:07:16 2016
GPGPU-Sim uArch: cycles simulated: 1643000  inst.: 9706005 (ipc= 5.9) sim_rate=18347 (inst/sec) elapsed = 0:0:08:49 / Tue Mar 22 13:07:17 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(2,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 9742310 (ipc= 5.9) sim_rate=18381 (inst/sec) elapsed = 0:0:08:50 / Tue Mar 22 13:07:18 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1656993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 9768935 (ipc= 5.9) sim_rate=18397 (inst/sec) elapsed = 0:0:08:51 / Tue Mar 22 13:07:19 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1659535,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1672000  inst.: 9787796 (ipc= 5.9) sim_rate=18398 (inst/sec) elapsed = 0:0:08:52 / Tue Mar 22 13:07:20 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1672730,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: cycles simulated: 1692500  inst.: 9791995 (ipc= 5.8) sim_rate=18371 (inst/sec) elapsed = 0:0:08:53 / Tue Mar 22 13:07:21 2016
GPGPU-Sim uArch: cycles simulated: 1713500  inst.: 9796066 (ipc= 5.7) sim_rate=18344 (inst/sec) elapsed = 0:0:08:54 / Tue Mar 22 13:07:22 2016
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 9799987 (ipc= 5.7) sim_rate=18317 (inst/sec) elapsed = 0:0:08:55 / Tue Mar 22 13:07:23 2016
GPGPU-Sim uArch: cycles simulated: 1753500  inst.: 9803789 (ipc= 5.6) sim_rate=18290 (inst/sec) elapsed = 0:0:08:56 / Tue Mar 22 13:07:24 2016
GPGPU-Sim uArch: cycles simulated: 1770000  inst.: 9806954 (ipc= 5.5) sim_rate=18262 (inst/sec) elapsed = 0:0:08:57 / Tue Mar 22 13:07:25 2016
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 9810156 (ipc= 5.5) sim_rate=18234 (inst/sec) elapsed = 0:0:08:58 / Tue Mar 22 13:07:26 2016
GPGPU-Sim uArch: cycles simulated: 1803000  inst.: 9813355 (ipc= 5.4) sim_rate=18206 (inst/sec) elapsed = 0:0:08:59 / Tue Mar 22 13:07:27 2016
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 9816916 (ipc= 5.4) sim_rate=18179 (inst/sec) elapsed = 0:0:09:00 / Tue Mar 22 13:07:28 2016
GPGPU-Sim uArch: cycles simulated: 1842000  inst.: 9820891 (ipc= 5.3) sim_rate=18153 (inst/sec) elapsed = 0:0:09:01 / Tue Mar 22 13:07:29 2016
GPGPU-Sim uArch: cycles simulated: 1860500  inst.: 9824504 (ipc= 5.3) sim_rate=18126 (inst/sec) elapsed = 0:0:09:02 / Tue Mar 22 13:07:30 2016
GPGPU-Sim uArch: cycles simulated: 1877000  inst.: 9827652 (ipc= 5.2) sim_rate=18098 (inst/sec) elapsed = 0:0:09:03 / Tue Mar 22 13:07:31 2016
GPGPU-Sim uArch: cycles simulated: 1893500  inst.: 9830852 (ipc= 5.2) sim_rate=18071 (inst/sec) elapsed = 0:0:09:04 / Tue Mar 22 13:07:32 2016
GPGPU-Sim uArch: cycles simulated: 1910000  inst.: 9834052 (ipc= 5.1) sim_rate=18044 (inst/sec) elapsed = 0:0:09:05 / Tue Mar 22 13:07:33 2016
GPGPU-Sim uArch: cycles simulated: 1926500  inst.: 9837252 (ipc= 5.1) sim_rate=18016 (inst/sec) elapsed = 0:0:09:06 / Tue Mar 22 13:07:34 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 1945500  inst.: 9840917 (ipc= 5.1) sim_rate=17990 (inst/sec) elapsed = 0:0:09:07 / Tue Mar 22 13:07:35 2016
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 9844428 (ipc= 5.0) sim_rate=17964 (inst/sec) elapsed = 0:0:09:08 / Tue Mar 22 13:07:36 2016
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 9853081 (ipc= 5.0) sim_rate=17947 (inst/sec) elapsed = 0:0:09:09 / Tue Mar 22 13:07:37 2016
GPGPU-Sim uArch: cycles simulated: 2004500  inst.: 9870239 (ipc= 4.9) sim_rate=17945 (inst/sec) elapsed = 0:0:09:10 / Tue Mar 22 13:07:38 2016
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 9885890 (ipc= 4.9) sim_rate=17941 (inst/sec) elapsed = 0:0:09:11 / Tue Mar 22 13:07:39 2016
GPGPU-Sim uArch: cycles simulated: 2042000  inst.: 9901069 (ipc= 4.8) sim_rate=17936 (inst/sec) elapsed = 0:0:09:12 / Tue Mar 22 13:07:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2061038,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 4.
