(module "NCV4276CDS33R4G" (layer F.Cu)
  (descr "NCV4276CDS33R4G-2")
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0.000 -0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0.000 -0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value "NCV4276CDS33R4G" (at 0.000 -0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -5.01 -6.74) (end 5.01 -6.74) (layer F.Fab) (width 0.1))
  (fp_line (start 5.01 -6.74) (end 5.01 2.455) (layer F.Fab) (width 0.1))
  (fp_line (start 5.01 2.455) (end -5.01 2.455) (layer F.Fab) (width 0.1))
  (fp_line (start -5.01 2.455) (end -5.01 -6.74) (layer F.Fab) (width 0.1))
  (fp_line (start -6.245 -9.01) (end 6.245 -9.01) (layer F.CrtYd) (width 0.1))
  (fp_line (start 6.245 -9.01) (end 6.245 9.01) (layer F.CrtYd) (width 0.1))
  (fp_line (start 6.245 9.01) (end -6.245 9.01) (layer F.CrtYd) (width 0.1))
  (fp_line (start -6.245 9.01) (end -6.245 -9.01) (layer F.CrtYd) (width 0.1))
  (fp_line (start 5.01 0.673) (end 5 2.455) (layer F.SilkS) (width 0.2))
  (fp_line (start 5 2.455) (end -5 2.473) (layer F.SilkS) (width 0.2))
  (fp_line (start -5 2.473) (end -5 0.673) (layer F.SilkS) (width 0.2))
  (fp_line (start -3.404 8.673) (end -3.404 8.673) (layer F.SilkS) (width 0.1))
  (fp_line (start -3.404 8.573) (end -3.404 8.573) (layer F.SilkS) (width 0.1))
  (fp_arc (start -3.404 8.623) (end -3.404 8.673) (angle -180) (layer F.SilkS) (width 0.1))
  (fp_arc (start -3.404 8.623) (end -3.404 8.573) (angle -180) (layer F.SilkS) (width 0.1))
  (pad 1 smd rect (at -3.404 6.485 0) (size 1.016 3.050) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -1.702 6.485 0) (size 1.016 3.050) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at 0.000 6.485 0) (size 1.016 3.050) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at 1.702 6.485 0) (size 1.016 3.050) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at 3.404 6.485 0) (size 1.016 3.050) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at 0.000 -3.82 90) (size 8.380 10.490) (layers F.Cu F.Paste F.Mask))
)
