<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="versa_ecp5" device="LFE5UM-45F-8BG381C" default_implementation="ae53">
    <Options/>
    <Implementation title="ae53" dir="ae53" description="ae53" synthesis="synplify" default_strategy="Default">
        <Options>
            <Option name="include path" value="C:/project/ECP5_Wishbone/work/clarity/versa_ecp5/pcie_x1_e5/x_pcie/pcie_eval/x_pcie/src/params"/>
        </Options>
        <Source name="../../clarity/versa_ecp5/pcie_x1_e5/pcie_x1_e5.sbx" type="sbx" type_short="SBX">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_credit_config/vlog/b4sq_credit_config.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/rx_rsl/vhdl/rx_rsl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/config/vhdl/config_ae53_ecp5-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_ae53/vhdl/core_ae53_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/top/vhdl/pcie_subsys_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc_impl/common/packages/tspc_wbone_types/mti/tspc_wbone_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/packages/tspc_pcisig_types/vhdl/tspc_pcisig_types-pb.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter_globals-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_rtc/vhdl/tspc_rtc-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tspc_rtc/vhdl/tspc_rtc-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_rsrc_decode/vhdl/pcie_rsrc_decode-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_cdc_sig/vhdl/tspc_cdc_sig-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/lscc_pcie_x1_ip/vhdl/lscc_pcie_x1_ip-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_decode/vhdl/b4sq_pkt_decode-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pcie_svc/vhdl/b4sq_pcie_svc-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo_istage-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_pkt_rx_fifo/vhdl/b4sq_pkt_rx_fifo-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_arbiter-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue_ctl-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_queue-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/units/b4sq_tlp_xmitter/vhdl/b4sq_tlp_xmitter-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/units/tsls_wb_pcie_to_b4sq/top/vhdl/tsls_wb_pcie_to_b4sq-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/top/vhdl/pcie_subsys-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/units/pcie_subsys/top/vhdl/pcie_subsys-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_ae53/vhdl/core_ae53-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_ae53/vhdl/core_ae53-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/core_ae53/vhdl/core_ae53_exports-p.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../scripts/diamond/versa_ecp5.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="versa_ecp5.lpf" type="Logic Preference" type_short="LPF" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Default" file="../../../scripts/diamond/default_ecp5.sty"/>
    <Strategy name="Strategy1" file="versa_ecp51.sty"/>
</BaliProject>
