<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p136" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_136{left:681px;bottom:1140px;letter-spacing:-0.14px;}
#t2_136{left:709px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t3_136{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_136{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_136{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t6_136{left:138px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t7_136{left:137px;bottom:1046px;letter-spacing:0.1px;word-spacing:-0.15px;}
#t8_136{left:138px;bottom:1028px;letter-spacing:0.04px;word-spacing:0.09px;}
#t9_136{left:138px;bottom:991px;letter-spacing:0.09px;word-spacing:0.05px;}
#ta_136{left:301px;bottom:991px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tb_136{left:138px;bottom:973px;letter-spacing:0.1px;word-spacing:0.01px;}
#tc_136{left:138px;bottom:936px;letter-spacing:0.08px;word-spacing:0.04px;}
#td_136{left:138px;bottom:918px;letter-spacing:0.1px;word-spacing:-0.02px;}
#te_136{left:138px;bottom:900px;letter-spacing:0.09px;word-spacing:0.02px;}
#tf_136{left:138px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tg_136{left:138px;bottom:863px;letter-spacing:0.12px;word-spacing:-0.07px;}
#th_136{left:138px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ti_136{left:138px;bottom:808px;letter-spacing:0.09px;word-spacing:0.04px;}
#tj_136{left:124px;bottom:774px;letter-spacing:0.12px;}
#tk_136{left:181px;bottom:774px;letter-spacing:0.13px;word-spacing:0.01px;}
#tl_136{left:138px;bottom:738px;letter-spacing:0.11px;word-spacing:0.01px;}
#tm_136{left:138px;bottom:701px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tn_136{left:285px;bottom:701px;letter-spacing:0.11px;}
#to_136{left:138px;bottom:683px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tp_136{left:515px;bottom:683px;}
#tq_136{left:138px;bottom:646px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tr_136{left:138px;bottom:609px;letter-spacing:0.09px;word-spacing:0.05px;}
#ts_136{left:301px;bottom:609px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tt_136{left:138px;bottom:591px;letter-spacing:0.1px;word-spacing:0.02px;}
#tu_136{left:138px;bottom:554px;letter-spacing:0.1px;}
#tv_136{left:137px;bottom:536px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tw_136{left:455px;bottom:536px;letter-spacing:0.08px;}
#tx_136{left:703px;bottom:536px;letter-spacing:0.08px;word-spacing:-0.03px;}
#ty_136{left:137px;bottom:499px;letter-spacing:0.09px;word-spacing:-0.22px;}
#tz_136{left:301px;bottom:499px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t10_136{left:137px;bottom:481px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t11_136{left:137px;bottom:444px;letter-spacing:0.09px;word-spacing:0.05px;}
#t12_136{left:301px;bottom:444px;letter-spacing:0.09px;word-spacing:0.04px;}
#t13_136{left:137px;bottom:426px;letter-spacing:0.11px;word-spacing:0.03px;}
#t14_136{left:137px;bottom:389px;letter-spacing:0.1px;word-spacing:-0.11px;}
#t15_136{left:137px;bottom:371px;letter-spacing:0.1px;}
#t16_136{left:137px;bottom:334px;letter-spacing:0.1px;}
#t17_136{left:137px;bottom:298px;letter-spacing:0.1px;}
#t18_136{left:137px;bottom:279px;letter-spacing:0.11px;}
#t19_136{left:137px;bottom:243px;letter-spacing:0.1px;}
#t1a_136{left:137px;bottom:224px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1b_136{left:137px;bottom:188px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1c_136{left:301px;bottom:188px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1d_136{left:137px;bottom:151px;letter-spacing:0.09px;word-spacing:0.05px;}
#t1e_136{left:301px;bottom:151px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1f_136{left:137px;bottom:133px;letter-spacing:0.09px;word-spacing:-0.57px;}

.s1_136{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_136{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_136{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_136{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
.s5_136{font-size:15px;font-family:Helvetica-Bold_7mg;color:#000;}
.s6_136{font-size:15px;font-family:Times-Roman_au;color:#00F;}
.s7_136{font-size:15px;font-family:Times-Italic_ay;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts136" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_ay;
	src: url("fonts/Times-Italic_ay.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg136Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg136" style="-webkit-user-select: none;"><object width="935" height="1210" data="136/136.svg" type="image/svg+xml" id="pdf136" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_136" class="t s1_136">B.4 </span><span id="t2_136" class="t s1_136">Misaligned Semantics </span>
<span id="t3_136" class="t s2_136">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_136" class="t s2_136">136 </span>
<span id="t5_136" class="t s3_136">are (a) detection of multiple matching entries in the TLB, and (b) inconsistencies in memory data structures </span>
<span id="t6_136" class="t s3_136">encountered by the hardware page walker page table. Neither of these should cause a violation of single-thread </span>
<span id="t7_136" class="t s3_136">atomicity for misaligneds. In general, no errors related to virtual memory addresses should cause violations of single- </span>
<span id="t8_136" class="t s3_136">thread atomicity. </span>
<span id="t9_136" class="t s4_136">Architecture Rule B-27: </span><span id="ta_136" class="t s3_136">Reset (Cold Reset) and Soft Reset are not required to respect single-thread atomicity for </span>
<span id="tb_136" class="t s3_136">misaligned memory accesses. For example, Reset may be delivered when a store is only partly performed. </span>
<span id="tc_136" class="t s3_136">However, implementations are encouraged to make Reset and, in particular, Soft Reset, single instruction atomic </span>
<span id="td_136" class="t s3_136">whenever possible. For example, a Soft Reset may be delivered to a processor that is not hung, when a misaligned </span>
<span id="te_136" class="t s3_136">store is only partially performed. If possible, the rest of the misaligned store should be performed. However, if the </span>
<span id="tf_136" class="t s3_136">processor is stays hung with the misaligned store only partially performed, then the hang should time out and reset </span>
<span id="tg_136" class="t s3_136">handling be completed. </span>
<span id="th_136" class="t s3_136">Non-Maskable Interrupt (NMI) is required to respect single-thread atomicity for misaligned memory accesses, since </span>
<span id="ti_136" class="t s3_136">NMIs are defined to only be delivered at instruction boundaries. </span>
<span id="tj_136" class="t s5_136">B.4.6.2 </span><span id="tk_136" class="t s5_136">Misaligneds are not Multiprocessor/Multithread Atomic </span>
<span id="tl_136" class="t s3_136">Recall the second fundamental rule of misaligneds - lack of multiprocessor atomicity: </span>
<span id="tm_136" class="t s6_136">Architecture Rule B-2: </span><span id="tn_136" class="t s6_136">“Memory accesses that are actually misaligned are not guaranteed to be atomic as observed </span>
<span id="to_136" class="t s6_136">from other threads, processors, and I/O devices.” on page 131</span><span id="tp_136" class="t s3_136">. </span>
<span id="tq_136" class="t s3_136">The rules in this section provide further detail. </span>
<span id="tr_136" class="t s4_136">Architecture Rule B-28: </span><span id="ts_136" class="t s3_136">Instructions that are potentially misaligned memory accesses but which are not actually </span>
<span id="tt_136" class="t s3_136">misaligned may be atomic, as observed from other threads, processors, or I/O devices. </span>
<span id="tu_136" class="t s3_136">The overall Misaligned Memory Accesses specification does not address issues for potentially but not actually mis- </span>
<span id="tv_136" class="t s3_136">aligned memory references. Documents such as the </span><span id="tw_136" class="t s7_136">MIPS Coherence Protocol Specification </span><span id="tx_136" class="t s3_136">define such behavior </span>
<span id="ty_136" class="t s4_136">Architecture Rule B-29: </span><span id="tz_136" class="t s3_136">Actually misaligned memory accesses may be performed in more than one part. The order </span>
<span id="t10_136" class="t s3_136">of these parts is not defined. </span>
<span id="t11_136" class="t s4_136">Architecture Rule B-30: </span><span id="t12_136" class="t s3_136">It is UNPREDICTABLE and implementation-dependent how many parts may be used to </span>
<span id="t13_136" class="t s3_136">implement an actually misaligned memory access. </span>
<span id="t14_136" class="t s3_136">For example, a page split store may be performed as two separate accesses, one for the low part, and one for the high </span>
<span id="t15_136" class="t s3_136">part. </span>
<span id="t16_136" class="t s3_136">For example, a misaligned access that is not split may be performed as a single access. </span>
<span id="t17_136" class="t s3_136">For example, or a misaligned access - any misaligned access, not necessarily a split - may be performed a byte at a </span>
<span id="t18_136" class="t s3_136">time. </span>
<span id="t19_136" class="t s3_136">Although most of this section has been emphasizing behavior that software cannot rely on, we can make the follow- </span>
<span id="t1a_136" class="t s3_136">ing guarantees: </span>
<span id="t1b_136" class="t s4_136">Architecture Rule B-31: </span><span id="t1c_136" class="t s3_136">every byte written in a misaligned store will be written once and only once. </span>
<span id="t1d_136" class="t s4_136">Architecture Rule B-32: </span><span id="t1e_136" class="t s3_136">a misaligned store will not be observed to write any bytes that are not specified: in </span>
<span id="t1f_136" class="t s3_136">particular, it will not do a read of memory that includes part of a split, merge, and then write the old and new data back. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
