
---------- Begin Simulation Statistics ----------
final_tick                                 1103196800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 180836                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   315399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.48                       # Real time elapsed on the host
host_tick_rate                               96124435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2075394                       # Number of instructions simulated
sim_ops                                       3619754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001103                       # Number of seconds simulated
sim_ticks                                  1103196800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438750                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24151                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            466071                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             241292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438750                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197458                       # Number of indirect misses.
system.cpu.branchPred.lookups                  493517                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11883                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12095                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2378913                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1927871                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24274                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350579                       # Number of branches committed
system.cpu.commit.bw_lim_events                603567                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             842                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884881                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2075394                       # Number of instructions committed
system.cpu.commit.committedOps                3619754                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2348883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.541053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.727174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1170547     49.83%     49.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       174684      7.44%     57.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       169453      7.21%     64.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230632      9.82%     74.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       603567     25.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2348883                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10113                       # Number of function calls committed.
system.cpu.commit.int_insts                   3563683                       # Number of committed integer instructions.
system.cpu.commit.loads                        500512                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20776      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2842636     78.53%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             129      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37978      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.18%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.32%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.34%     81.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.19%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.04%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          480624     13.28%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162669      4.49%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.55%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3619754                       # Class of committed instruction
system.cpu.commit.refs                         675680                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2075394                       # Number of Instructions Simulated
system.cpu.committedOps                       3619754                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.328901                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.328901                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8226                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33407                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48556                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4692                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027571                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4717040                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   302168                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1149397                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24338                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86846                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      583603                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2035                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194362                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           170                       # TLB misses on write requests
system.cpu.fetch.Branches                      493517                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    243838                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2227144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5018                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2839059                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  169                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           965                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.178941                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             337685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             253175                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.029393                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2590320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930234                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1238337     47.81%     47.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74317      2.87%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59937      2.31%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77714      3.00%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1140015     44.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2590320                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122137                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67520                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218122000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8430400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8430000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       609600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       609200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4561200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4575600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4538400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79232400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79264000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79267600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79273600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1663348000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          167673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28661                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380821                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.505108                       # Inst execution rate
system.cpu.iew.exec_refs                       779671                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194347                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702551                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616276                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1120                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204938                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4504576                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                585324                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34296                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4151078                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3327                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 10302                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24338                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 16515                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39294                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          251                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29769                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8265                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5790409                       # num instructions consuming a value
system.cpu.iew.wb_count                       4128755                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568149                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3289814                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.497014                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4135683                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6426900                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3561507                       # number of integer regfile writes
system.cpu.ipc                               0.752502                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.752502                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27004      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3271826     78.17%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  154      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41997      1.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4657      0.11%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1436      0.03%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6933      0.17%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14973      0.36%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14085      0.34%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7262      0.17%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2454      0.06%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               569739     13.61%     94.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183471      4.38%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25798      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13588      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4185377                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92257                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              185874                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88779                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134059                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4066116                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10793530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4039976                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5255401                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4503123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4185377                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1453                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18333                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            611                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1313563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2590320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.615776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1180008     45.55%     45.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              171894      6.64%     52.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              299811     11.57%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340567     13.15%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598040     23.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2590320                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.517544                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      243981                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           404                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8322                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3002                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616276                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204938                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1576110                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2757993                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     67                       # Number of system calls
system.cpu.rename.BlockCycles                  846317                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4933139                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               19                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43614                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   351271                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15238                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6005                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12123864                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4643029                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6317078                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1178827                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72440                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24338                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                168108                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1383916                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158497                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7359952                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                988                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200908                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1047                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6249951                       # The number of ROB reads
system.cpu.rob.rob_writes                     9251647                       # The number of ROB writes
system.cpu.timesIdled                            1717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39108                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              434                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          633                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            633                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1358                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8184                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1312                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12356                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       961664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       961664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  961664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13668                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13668    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13668                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11479765                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29667935                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18143                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4154                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24393                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                925                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2051                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2051                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18143                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8877                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50423                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59300                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       194752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1276480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1471232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10560                       # Total snoops (count)
system.l2bus.snoopTraffic                       87040                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30752                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014633                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120081                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30302     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30752                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20579598                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19337776                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3654399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240049                       # number of overall hits
system.cpu.icache.overall_hits::total          240049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3788                       # number of overall misses
system.cpu.icache.overall_misses::total          3788                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184570800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184570800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184570800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184570800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       243837                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243837                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243837                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243837                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48725.131996                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48725.131996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48725.131996                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48725.131996                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          743                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          743                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          743                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          743                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3045                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3045                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3045                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3045                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148723600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148723600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148723600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148723600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012488                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012488                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012488                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012488                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48841.904762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48841.904762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48841.904762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48841.904762                       # average overall mshr miss latency
system.cpu.icache.replacements                   2789                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3788                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184570800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184570800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48725.131996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48725.131996                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          743                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          743                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148723600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148723600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48841.904762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48841.904762                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.512121                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              227532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.581929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.512121                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990282                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            490719                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           490719                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       682814                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           682814                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       682814                       # number of overall hits
system.cpu.dcache.overall_hits::total          682814                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35605                       # number of overall misses
system.cpu.dcache.overall_misses::total         35605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1730565200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1730565200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1730565200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1730565200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       718419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       718419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       718419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       718419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049560                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48604.555540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48604.555540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48604.555540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48604.555540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           98                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               738                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.588076                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1941                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2796                       # number of writebacks
system.cpu.dcache.writebacks::total              2796                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17149                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    583443600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    583443600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    583443600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250939613                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834383213                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017660                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023870                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45987.514779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45987.514779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45987.514779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56239.267817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48654.919412                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16125                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       509722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          509722                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33519                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1627719600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1627719600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       543241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       543241                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48561.102658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48561.102658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10636                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10636                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    483305200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    483305200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019579                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45440.503949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45440.503949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102845600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102845600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175178                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49302.780441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49302.780441                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100138400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100138400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011708                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48824.183325                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48824.183325                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4462                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4462                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250939613                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250939613                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56239.267817                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56239.267817                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.704641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16125                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.264372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   739.915940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   237.788701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.722574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.232216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1453987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1453987                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1017                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5034                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          998                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7049                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1017                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5034                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          998                       # number of overall hits
system.l2cache.overall_hits::total               7049                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2026                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7653                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3464                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13143                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2026                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7653                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3464                       # number of overall misses
system.l2cache.overall_misses::total            13143                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136495200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525614400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240036425                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    902146025                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136495200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525614400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240036425                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    902146025                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3043                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12687                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20192                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3043                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12687                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20192                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.665790                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603216                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.776333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.650901                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.665790                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603216                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.776333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.650901                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67371.767029                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68680.831047                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69294.579965                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68640.799285                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67371.767029                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68680.831047                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69294.579965                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68640.799285                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1358                       # number of writebacks
system.l2cache.writebacks::total                 1358                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           13                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             20                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           13                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            20                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2026                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7646                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13123                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2026                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7646                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          545                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13668                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120287200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464187200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211917637                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    796392037                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120287200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464187200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211917637                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31907107                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    828299144                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.665790                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602664                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.773420                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.649911                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.665790                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602664                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.773420                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.676902                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59371.767029                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60709.809050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.602724                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60686.736036                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59371.767029                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60709.809050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.602724                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58545.150459                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60601.342113                       # average overall mshr miss latency
system.l2cache.replacements                      9633                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2796                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2796                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2796                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2796                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          545                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          545                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31907107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31907107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58545.150459                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58545.150459                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          738                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              738                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1313                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1313                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91417600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91417600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640176                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640176                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69624.980960                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69624.980960                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1312                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1312                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80902800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80902800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.639688                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.639688                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61663.719512                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61663.719512                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1017                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4296                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          998                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6311                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2026                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6340                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3464                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11830                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136495200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434196800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240036425                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    810728425                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3043                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10636                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18141                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.665790                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596089                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.776333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.652114                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67371.767029                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68485.299685                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69294.579965                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68531.565934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           13                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2026                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6334                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3451                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11811                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120287200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383284400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211917637                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    715489237                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.665790                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595525                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.773420                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.651067                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59371.767029                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60512.219766                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61407.602724                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60578.209889                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3720.308827                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26477                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9633                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.748573                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.882831                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.499450                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2327.292578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   947.024279                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   139.609688                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071411                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.568187                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231207                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034084                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.908279                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1064                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3032                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          120                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          935                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2004                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.259766                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               326457                       # Number of tag accesses
system.l2cache.tags.data_accesses              326457                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1103196800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86912                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86912                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2026                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7646                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3451                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          545                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13668                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1358                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1358                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117534786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443569089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    200203626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     31617206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792924708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117534786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117534786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78781954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78781954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78781954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117534786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443569089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    200203626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     31617206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             871706662                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1108628400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               44654293                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                 77818086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              116391111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2081019                       # Number of instructions simulated
sim_ops                                       3630506                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000005                       # Number of seconds simulated
sim_ticks                                     5431600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               286                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1948                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                494                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1973                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1479                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2192                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     104                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          199                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      6860                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     4691                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               286                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1124                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1644                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6517                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 5625                       # Number of instructions committed
system.cpu.commit.committedOps                  10752                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         9098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.181798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.584570                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5181     56.95%     56.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1001     11.00%     67.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          641      7.05%     74.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          631      6.94%     81.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1644     18.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         9098                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   38                       # Number of function calls committed.
system.cpu.commit.int_insts                     10357                       # Number of committed integer instructions.
system.cpu.commit.loads                          1388                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          220      2.05%      2.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8372     77.86%     79.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     79.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.60%     80.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.20%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.30%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.24%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.37%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.48%     82.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.24%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.26%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1266     11.77%     94.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            410      3.81%     98.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      1.13%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10752                       # Class of committed instruction
system.cpu.commit.refs                           1870                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        5625                       # Number of Instructions Simulated
system.cpu.committedOps                         10752                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.414044                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.414044                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            7                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           16                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3858                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  19862                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1626                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4802                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    286                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   349                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1874                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         673                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2192                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1402                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          8471                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    75                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          11368                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.161426                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                598                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.837175                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              10921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.021518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     4974     45.55%     45.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      208      1.90%     47.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      364      3.33%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      359      3.29%     54.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5016     45.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                10921                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       828                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      524                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       760800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       761200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       760800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       760800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       760800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       760800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       267600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       271200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5834800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2658                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  318                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1335                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.073717                       # Inst execution rate
system.cpu.iew.exec_refs                         2543                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        673                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2659                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2331                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  785                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               17269                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1870                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               357                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 14580                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   151                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    286                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   162                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          304                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             76                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     16109                       # num instructions consuming a value
system.cpu.iew.wb_count                         14354                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.664039                       # average fanout of values written-back
system.cpu.iew.wb_producers                     10697                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.057073                       # insts written-back per cycle
system.cpu.iew.wb_sent                          14436                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    19573                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11746                       # number of integer regfile writes
system.cpu.ipc                               0.414243                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.414243                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               350      2.34%      2.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 11415     76.42%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.50%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  58      0.39%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.21%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.24%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   94      0.63%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   82      0.55%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.23%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 69      0.46%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1791     11.99%     93.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 625      4.18%     98.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             201      1.35%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  14937                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     692                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1387                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          663                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1350                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  13895                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              39587                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        13691                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             22435                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      17248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     14937                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6516                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         10921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.367732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.617249                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5714     52.32%     52.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 760      6.96%     59.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1178     10.79%     70.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1255     11.49%     81.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2014     18.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           10921                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.100007                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1402                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                17                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                7                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2331                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 785                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    5601                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            13579                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3183                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 12851                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1888                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    24                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 45034                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  18991                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               22266                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4850                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    252                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    286                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   424                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9413                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1348                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            27096                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       439                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        24723                       # The number of ROB reads
system.cpu.rob.rob_writes                       36379                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           72                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            142                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            87                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 45                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               38                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               41200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy              95700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  70                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               104                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             70                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           94                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     214                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                45                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                117                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042735                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.203129                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      112     95.73%     95.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  117                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               36800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                63194                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               48399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         5431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1351                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1351                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1351                       # number of overall hits
system.cpu.icache.overall_hits::total            1351                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2510800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2510800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2510800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2510800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1402                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1402                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1402                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1402                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036377                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036377                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49231.372549                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49231.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49231.372549                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49231.372549                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2114000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2114000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2114000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.028531                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028531                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.028531                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028531                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        52850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        52850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        52850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        52850                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1351                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1351                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2510800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2510800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1402                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49231.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49231.372549                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2114000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2114000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.028531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028531                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        52850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        52850                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.450000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2224                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2224                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2224                       # number of overall hits
system.cpu.dcache.overall_hits::total            2224                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      4284800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      4284800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      4284800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      4284800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2292                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029668                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029668                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029668                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029668                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63011.764706                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63011.764706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63011.764706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63011.764706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           38                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1338400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1338400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1338400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1357594                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013089                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013962                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42424.812500                       # average overall mshr miss latency
system.cpu.dcache.replacements                     30                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1810                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64606.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64606.060606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1319200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1319200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015470                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47114.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47114.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        20800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        20800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          482                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        19200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        19200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        19194                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9597                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1488                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   850.475588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   173.524412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.169457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          852                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.167969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4614                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                45                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               45                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1972800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1184800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3157600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1972800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1184800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3157600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              70                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             70                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.725000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.642857                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.725000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.642857                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68027.586207                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        74050                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70168.888889                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68027.586207                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        74050                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70168.888889                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1740800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1056800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2797600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1740800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1056800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2797600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.725000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.642857                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.725000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.642857                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60027.586207                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        66050                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62168.888889                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60027.586207                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        66050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62168.888889                       # average overall mshr miss latency
system.l2cache.replacements                        45                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1972800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1184800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3157600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.725000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.642857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68027.586207                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        74050                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70168.888889                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1740800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1056800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2797600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.725000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60027.586207                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        66050                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62168.888889                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    181                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   45                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.022222                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1107.046987                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1895.229839                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   927.723175                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.270275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226495                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030762                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1052                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3044                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          931                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.256836                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.743164                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1181                       # Number of tag accesses
system.l2cache.tags.data_accesses                1181                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      5431600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               29                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          341704102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          188526401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              530230503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     341704102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         341704102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        47131600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              47131600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        47131600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         341704102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         188526401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             577362103                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1138134800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3488696                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  6102647                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.61                       # Real time elapsed on the host
host_tick_rate                               48401306                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2126546                       # Number of instructions simulated
sim_ops                                       3720217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    29506400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                12359                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1022                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             11548                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           12359                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7238                       # Number of indirect misses.
system.cpu.branchPred.lookups                   14083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1164                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          895                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     45397                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25757                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1044                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      10418                       # Number of branches committed
system.cpu.commit.bw_lim_events                 15314                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18591                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                45527                       # Number of instructions committed
system.cpu.commit.committedOps                  89711                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        53059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.690778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.735766                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        23152     43.63%     43.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         5899     11.12%     54.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3526      6.65%     61.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5168      9.74%     71.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15314     28.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        53059                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1030                       # Number of function calls committed.
system.cpu.commit.int_insts                     89254                       # Number of committed integer instructions.
system.cpu.commit.loads                         15003                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          151      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            66755     74.41%     74.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.12%     74.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.13%     74.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.09%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.12%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.04%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.07%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.08%     75.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.10%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.03%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           14675     16.36%     91.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6826      7.61%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.37%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             89711                       # Class of committed instruction
system.cpu.commit.refs                          22091                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       45527                       # Number of Instructions Simulated
system.cpu.committedOps                         89711                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.620269                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.620269                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           27                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           74                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          128                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10473                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 115634                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15314                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     30535                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1048                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1102                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16494                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            54                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        7763                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       14083                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9141                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         40214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   355                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          60195                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           152                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.190915                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              17025                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6285                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.816026                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              58472                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.065775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.889958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    24803     42.42%     42.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2049      3.50%     45.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2292      3.92%     49.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3155      5.40%     55.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26173     44.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                58472                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1439                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      894                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5075600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5075600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5076000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5076000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5076000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5076000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        50400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        50000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        25600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2481600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2484400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2486000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2483600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       40766800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1219                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11213                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.364097                       # Inst execution rate
system.cpu.iew.exec_refs                        24269                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7762                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7204                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17728                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                17                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8633                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              108290                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16507                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1771                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                100624                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     22                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    28                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1048                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    68                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              517                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2727                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1545                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              4                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1115                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            104                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    102424                       # num instructions consuming a value
system.cpu.iew.wb_count                         99851                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.654827                       # average fanout of values written-back
system.cpu.iew.wb_producers                     67070                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.353618                       # insts written-back per cycle
system.cpu.iew.wb_sent                         100161                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   152148                       # number of integer regfile reads
system.cpu.int_regfile_writes                   80200                       # number of integer regfile writes
system.cpu.ipc                               0.617181                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.617181                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               478      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 76135     74.36%     74.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  109      0.11%     74.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   142      0.14%     75.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 123      0.12%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 136      0.13%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   49      0.05%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  109      0.11%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  111      0.11%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 105      0.10%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 56      0.05%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                16416     16.03%     91.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7651      7.47%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             452      0.44%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            320      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 102392                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1484                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2978                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1393                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2226                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 100430                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             260645                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        98458                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            124658                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     107836                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    102392                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 454                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               364                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            380                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         58472                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.751129                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.622843                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               22282     38.11%     38.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5805      9.93%     48.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7999     13.68%     61.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                8955     15.32%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13431     22.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           58472                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.388065                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9168                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               335                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              445                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17728                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8633                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   47654                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                            73766                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     11                       # Number of system calls
system.cpu.rename.BlockCycles                    7854                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 96197                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    207                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16130                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    253                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   144                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                281839                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 113086                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              120285                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     30749                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    546                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1048                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1242                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    24113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1976                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           171989                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1449                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 83                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1407                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       146047                       # The number of ROB reads
system.cpu.rob.rob_writes                      222056                       # The number of ROB writes
system.cpu.timesIdled                             221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           39                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1145                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               39                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           247                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    723                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 251                       # Request fanout histogram
system.membus.reqLayer2.occupancy              212817                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             542083                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 564                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               776                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            565                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          492                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1710                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               267                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                833                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.056423                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.230875                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      786     94.36%     94.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      5.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  833                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              197199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               493577                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              489600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        29506400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8647                       # number of overall hits
system.cpu.icache.overall_hits::total            8647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          494                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          494                       # number of overall misses
system.cpu.icache.overall_misses::total           494                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17206000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17206000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17206000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17206000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.054042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.054042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.054042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.054042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34829.959514                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34829.959514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34829.959514                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34829.959514                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13279600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13279600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13279600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13279600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.044743                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044743                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.044743                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044743                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32468.459658                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32468.459658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32468.459658                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32468.459658                       # average overall mshr miss latency
system.cpu.icache.replacements                    408                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          494                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           494                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17206000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17206000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.054042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.054042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34829.959514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34829.959514                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          409                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13279600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13279600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.044743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32468.459658                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32468.459658                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               24710                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               664                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.213855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             18690                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            18690                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        22759                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            22759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        22759                       # number of overall hits
system.cpu.dcache.overall_hits::total           22759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          272                       # number of overall misses
system.cpu.dcache.overall_misses::total           272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12075200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12075200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12075200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12075200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44394.117647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44394.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44394.117647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44394.117647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                19                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           36                       # number of writebacks
system.cpu.dcache.writebacks::total                36                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          126                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           18                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6078400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6078400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6078400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       990377                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7068777                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41632.876712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41632.876712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41632.876712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55020.944444                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43102.298780                       # average overall mshr miss latency
system.cpu.dcache.replacements                    164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        15678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           15678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11700800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11700800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44321.212121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44321.212121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          138                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5710400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5710400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41379.710145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41379.710145                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       374400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         7089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001129                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        46000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       990377                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       990377                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55020.944444                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55020.944444                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               90516                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.191919                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   860.611299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   163.388701                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.840441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.159559                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.141602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             46226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            46226                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             245                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              68                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 317                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            245                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             68                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                317                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           157                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            78                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               249                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          157                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           78                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           14                       # number of overall misses
system.l2cache.overall_misses::total              249                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10721200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5329200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       945983                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     16996383                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10721200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5329200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       945983                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     16996383                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          402                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          146                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             566                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          402                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          146                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           18                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            566                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.390547                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.534247                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.439929                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.390547                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.534247                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.439929                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68287.898089                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68323.076923                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67570.214286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68258.566265                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68287.898089                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68323.076923                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67570.214286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68258.566265                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             15                       # number of writebacks
system.l2cache.writebacks::total                   15                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          157                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          249                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          157                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9473200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4705200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       833983                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15012383                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9473200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4705200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       833983                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       297998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15310381                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.390547                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.534247                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.439929                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.390547                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.534247                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.445230                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60338.853503                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60323.076923                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59570.214286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60290.694779                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60338.853503                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60323.076923                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59570.214286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 99332.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60755.480159                       # average overall mshr miss latency
system.l2cache.replacements                       255                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           36                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           36                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           36                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           36                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       297998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       297998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 99332.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 99332.666667                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        81200                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        73200                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          245                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           64                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          157                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10721200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5004400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       945983                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16671583                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          402                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.390547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.536232                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.777778                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.439068                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68287.898089                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67627.027027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67570.214286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68047.277551                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          157                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           74                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9473200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4412400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       833983                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14719583                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.390547                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.536232                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777778                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.439068                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60338.853503                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59627.027027                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59570.214286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60079.930612                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13883                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4351                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.190761                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.700933                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1159.278004                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1864.576321                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   907.424042                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   126.020701                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009448                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.283027                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455219                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221539                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          995                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           98                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          883                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.242920                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.757080                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9303                       # Number of tag accesses
system.l2cache.tags.data_accesses                9303                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     29506400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               78                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          338367269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          169183635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     30366293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      6507063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              544424260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     338367269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         338367269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        32535314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              32535314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        32535314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         338367269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         169183635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     30366293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      6507063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             576959575                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
