date wed 20 nov 1996 201252 gmt  server apache111  contenttype texthtml  contentlength 5675  lastmodified thu 03 oct 1996 191933 gmt          avalanche scalable parallel processor project                                            university of utah   department of computer science                                 the goal of the avalanche project is to enable the  construction of usable and truly scalable parallel computing platforms  that are not exorbitantly expensive yet are still capable of  achieving petaop performance levels      low communication latency is the key to achieving  performance scalability for both of the common parallel computation models  namely message passing and distributed shared memory  toward this end we are developing a memory architecture that tightly  integrates the processor the entire memory hierarchy and the  interconnect fabric      the core of the effort is the development of a new  cache and communication controller unit  cccu for the  hewlettpackard  pa 8000 cpu and the myrinet network fabric from  myricom inc    the cccu will inject incoming data traffic into the appropriate level  of the memory hierarchy to minimize message latency and cache miss  penalties  furthermore it supports a flexible suite of cache  coherence protocols for dsm applications       in order to achieve reasonable cost it is necessary to adopt an  approach that takes advantage of the significant performance  advantages and momentum already provided by commercial microprocessor  and interconnect fabric development efforts      the target for the project is a 64 processing element prototype  which will be constructed in the final year of the  arpa  csto   spawar  supported project duration                        status reports   publications   personnel   facilities   related sites                                     feedback to  avalanchejensencsutahedu                                   last modified around november 13 1995       this work was sponsored by the  space and naval warfare systems command spawar   and  advanced research projects agency arpa  communication and memory architectures for  scalable parallel computing  arpa order b990 under spawar contract n0003995c0018                    
