# HPSâ€“FPGA Adder Implementation on DE1-SoC
## 1. Project Overview
This project demonstrates a hardwareâ€“software co-design system on the **DE1-SoC FPGA development board**, where:

- The **Adder module** is implemented in the FPGA fabric using **Verilog**.
- The **HPS (ARM Cortex-A9)** executes a C program to send two integers to the FPGA.
- The FPGA performs the addition and returns the result through a memory-mapped interface.

This project is intended as an introductory SoC design example for students learning embedded systems, digital logic, and FPGAâ€“HPS integration.
---
## 2. Features

- âœ” FPGA-based 32-bit adder  
- âœ” HPS communicates with FPGA through the Lightweight AXI Bridge  
- âœ” Simple memory-mapped register interface  
- âœ” Fully verified on DE1-SoC board  
- âœ” Includes Verilog, C code, and Platform Designer system  

---

## 3. Repository Structure
ğŸ“‚ hps-fpga-adder-de1soc
â”‚
â”œâ”€â”€ ğŸ“ fpga/
â”‚   â”œâ”€â”€ adder.v                # Verilog adder module
â”‚   â”œâ”€â”€ top_level.v            # Top-level module and memory mapping
â”‚   â”œâ”€â”€ system.qsys            # Platform Designer file
â”‚   â””â”€â”€ pin_assignment.qsf     # Pin assignments for DE1-SoC
â”‚
â”œâ”€â”€ ğŸ“ hps/
â”‚   â”œâ”€â”€ adder_hps.c            # C code running on HPS
â”‚   â”œâ”€â”€ Makefile               # Build script for HPS
â”‚
â”œâ”€â”€ ğŸ“ docs/
â”‚   â”œâ”€â”€ block_diagram.png      # System architecture illustration
â”‚   â”œâ”€â”€ memory_map.md          # Register map documentation
â”‚   â””â”€â”€ workflow.png           # Design workflow
â”‚
â””â”€â”€ README.md                  # You are reading this file

