Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.93 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.94 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Examples\Simple_Algorithm\Simple_Algorithm_VHDL\ipcore_dir\Sin_2MHz.vhd" into library work
Parsing entity <Sin_2MHz>.
Parsing architecture <Sin_2MHz_a> of entity <sin_2mhz>.
Parsing VHDL file "D:\Examples\Simple_Algorithm\Simple_Algorithm_VHDL\Top_Module.vhd" into library work
Parsing entity <Top_Module>.
Parsing architecture <Behavioral> of entity <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top_Module> (architecture <Behavioral>) from library <work>.

Elaborating entity <Sin_2MHz> (architecture <Sin_2MHz_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Module>.
    Related source file is "D:\Examples\Simple_Algorithm\Simple_Algorithm_VHDL\Top_Module.vhd".
    Found 21-bit register for signal <Product>.
    Found 17-bit register for signal <Output_Signal_Int>.
    Found 14-bit register for signal <Input_Signal_Int>.
    Found 17-bit adder for signal <Input_Signal_Int[13]_Product[20]_add_2_OUT> created at line 47.
    Found 9x12-bit multiplier for signal <GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT> created at line 46.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
Unit <Top_Module> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 3
 14-bit register                                       : 1
 17-bit register                                       : 1
 21-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Sin_2MHz.ngc>.
Loading core <Sin_2MHz> for timing and area information for instance <Sin_2MHz_Inst>.
WARNING:Xst:2677 - Node <Product_0> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <Product_1> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <Product_2> of sequential type is unconnected in block <Top_Module>.
WARNING:Xst:2677 - Node <Product_3> of sequential type is unconnected in block <Top_Module>.

Synthesizing (advanced) Unit <Top_Module>.
	Found pipelined multiplier on signal <GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT by adding 1 register level(s).
Unit <Top_Module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 12x9-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <blk000000be> in Unit <Sin_2MHz_Inst> is equivalent to the following FF/Latch : <blk0000011e> 
INFO:Xst:2260 - The FF/Latch <blk000000be> in Unit <Sin_2MHz_Inst> is equivalent to the following FF/Latch : <blk0000011e> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 232
#      GND                         : 3
#      LUT1                        : 3
#      LUT2                        : 70
#      LUT3                        : 11
#      MUXCY                       : 70
#      VCC                         : 2
#      XORCY                       : 73
# FlipFlops/Latches                : 138
#      FD                          : 136
#      FDE                         : 2
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 14
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             138  out of  11440     1%  
 Number of Slice LUTs:                   86  out of   5720     1%  
    Number used as Logic:                84  out of   5720     1%  
    Number used as Memory:                2  out of   1440     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    171
   Number with an unused Flip Flop:      33  out of    171    19%  
   Number with an unused LUT:            85  out of    171    49%  
   Number of fully used LUT-FF pairs:    53  out of    171    30%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    102    31%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 142   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.940ns (Maximum Frequency: 202.429MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.940ns (frequency: 202.429MHz)
  Total number of paths / destination ports: 2016 / 154
-------------------------------------------------------------------------
Delay:               4.940ns (Levels of Logic = 1)
  Source:            Sin_2MHz_Inst/blk000000e3 (FF)
  Destination:       Mmult_GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT (DSP)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: Sin_2MHz_Inst/blk000000e3 to Mmult_GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   0.909  blk000000e3 (sine<11>)
     end scope: 'Sin_2MHz_Inst:sine<11>'
     DSP48A1:B11               3.506          Mmult_GND_4_o_DDS_Sin_2MHz[11]_MuLt_1_OUT
    ----------------------------------------
    Total                      4.940ns (4.031ns logic, 0.909ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            Input_Signal<0> (PAD)
  Destination:       Input_Signal_Int_0 (FF)
  Destination Clock: Clock rising

  Data Path: Input_Signal<0> to Input_Signal_Int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  Input_Signal_0_IBUF (Input_Signal_0_IBUF)
     FD:D                      0.074          Input_Signal_Int_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            Output_Signal_Int_16 (FF)
  Destination:       Output_Signal<16> (PAD)
  Source Clock:      Clock rising

  Data Path: Output_Signal_Int_16 to Output_Signal<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  Output_Signal_Int_16 (Output_Signal_Int_16)
     OBUF:I->O                 2.912          Output_Signal_16_OBUF (Output_Signal<16>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    4.940|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.23 secs
 
--> 

Total memory usage is 301100 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    3 (   0 filtered)

