{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715542485922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715542485922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:34:45 2024 " "Processing started: Sun May 12 21:34:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715542485922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542485922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_detector_v1_0 -c AXI_detector_v1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_detector_v1_0 -c AXI_detector_v1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542485922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715542486338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715542486338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/pos_edge_det.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/pos_edge_det.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pos_edge_det " "Found entity 1: pos_edge_det" {  } { { "../ip_repo/AXI_detector_1_0/src/pos_edge_det.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/pos_edge_det.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top_wrapper_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top_wrapper_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top_wrapper_v " "Found entity 1: detector_top_wrapper_v" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top_wrapper_sv " "Found entity 1: detector_top_wrapper_sv" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector_top " "Found entity 1: detector_top" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492525 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "detector.sv(70) " "Verilog HDL information at detector.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "../ip_repo/AXI_detector_1_0/src/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715542492526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detector " "Found entity 1: detector" {  } { { "../ip_repo/AXI_detector_1_0/src/detector.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/delaygenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/src/delaygenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DelayGenerator " "Found entity 1: DelayGenerator" {  } { { "../ip_repo/AXI_detector_1_0/src/DelayGenerator.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/DelayGenerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/hdl/axi_detector_v1_0_s00_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/hdl/axi_detector_v1_0_s00_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_detector_v1_0_S00_AXI " "Found entity 1: AXI_detector_v1_0_S00_AXI" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/hdl/axi_detector_v1_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/feina/coincidence_detector/ip_repo/axi_detector_1_0/hdl/axi_detector_v1_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_detector_v1_0 " "Found entity 1: AXI_detector_v1_0" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715542492533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_AXI_ACLK AXI_detector_v1_0.v(107) " "Verilog HDL Implicit Net warning at AXI_detector_v1_0.v(107): created implicit net for \"S_AXI_ACLK\"" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_AXI_ARESETN AXI_detector_v1_0.v(108) " "Verilog HDL Implicit Net warning at AXI_detector_v1_0.v(108): created implicit net for \"S_AXI_ARESETN\"" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_detector_v1_0 " "Elaborating entity \"AXI_detector_v1_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715542492559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_detector_v1_0_S00_AXI AXI_detector_v1_0_S00_AXI:AXI_detector_v1_0_S00_AXI_inst " "Elaborating entity \"AXI_detector_v1_0_S00_AXI\" for hierarchy \"AXI_detector_v1_0_S00_AXI:AXI_detector_v1_0_S00_AXI_inst\"" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" "AXI_detector_v1_0_S00_AXI_inst" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AXI_detector_v1_0_S00_AXI.v(484) " "Verilog HDL assignment warning at AXI_detector_v1_0_S00_AXI.v(484): truncated value with size 32 to match size of target (7)" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0_S00_AXI.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715542492591 "|AXI_detector_v1_0|AXI_detector_v1_0_S00_AXI:AXI_detector_v1_0_S00_AXI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_top_wrapper_v detector_top_wrapper_v:detector " "Elaborating entity \"detector_top_wrapper_v\" for hierarchy \"detector_top_wrapper_v:detector\"" {  } { { "../ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" "detector" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/hdl/AXI_detector_v1_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_top_wrapper_sv detector_top_wrapper_v:detector\|detector_top_wrapper_sv:detector_inst " "Elaborating entity \"detector_top_wrapper_sv\" for hierarchy \"detector_top_wrapper_v:detector\|detector_top_wrapper_sv:detector_inst\"" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" "detector_inst" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Counts_chann detector_top_wrapper.sv(24) " "Verilog HDL or VHDL warning at detector_top_wrapper.sv(24): object \"Counts_chann\" assigned a value but never read" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715542492660 "|AXI_detector_v1_0|detector_top_wrapper_v:detector|detector_top_wrapper_sv:detector_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Counts_pairs detector_top_wrapper.sv(25) " "Verilog HDL or VHDL warning at detector_top_wrapper.sv(25): object \"Counts_pairs\" assigned a value but never read" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715542492660 "|AXI_detector_v1_0|detector_top_wrapper_v:detector|detector_top_wrapper_sv:detector_inst"}
{ "Error" "EVRFX_SV_TYPES_CANT_BE_ASSIGNED" "packed array unpacked array types do not match detector_top_wrapper.sv(27) " "SystemVerilog error at detector_top_wrapper.sv(27): packed array type cannot be assigned to unpacked array type - types do not match" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" "" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper.sv" 27 0 0 } }  } 0 10928 "SystemVerilog error at %4!s!: %1!s! type cannot be assigned to %2!s! type - %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492660 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "detector_top_wrapper_v:detector\|detector_top_wrapper_sv:detector_inst " "Can't elaborate user hierarchy \"detector_top_wrapper_v:detector\|detector_top_wrapper_sv:detector_inst\"" {  } { { "../ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" "detector_inst" { Text "C:/Users/adria/Documents/Feina/coincidence_detector/ip_repo/AXI_detector_1_0/src/detector_top_wrapper_v.v" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715542492661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adria/Documents/Feina/coincidence_detector/pynq_quartus/output_files/AXI_detector_v1_0.map.smsg " "Generated suppressed messages file C:/Users/adria/Documents/Feina/coincidence_detector/pynq_quartus/output_files/AXI_detector_v1_0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492680 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715542492718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 12 21:34:52 2024 " "Processing ended: Sun May 12 21:34:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715542492718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715542492718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715542492718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715542492718 ""}
