Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 12:43:36 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_27_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 ModCount261_instance/count_reg[0]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No5_instance/Y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.370ns (10.989%)  route 2.997ns (89.011%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 7.185 - 4.000 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.708ns (routing 1.592ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.446ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=20897, routed)       2.708     3.739    ModCount261_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X141Y219       FDCE                                         r  ModCount261_instance/count_reg[0]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y219       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.818 r  ModCount261_instance/count_reg[0]_rep__12/Q
                         net (fo=127, routed)         2.753     6.571    MUX_Product111_impl_1_instance/count_reg[0]_rep__12
    SLICE_X124Y159       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.672 r  MUX_Product111_impl_1_instance/Y[7]_i_7/O
                         net (fo=1, routed)           0.014     6.686    MUX_Product111_impl_1_instance/Y[7]_i_7_n_0
    SLICE_X124Y159       MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.066     6.752 r  MUX_Product111_impl_1_instance/Y_reg[7]_i_3/O
                         net (fo=1, routed)           0.181     6.933    MUX_Product111_impl_1_instance/Y_reg[7]_i_3_n_0
    SLICE_X125Y158       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     7.057 r  MUX_Product111_impl_1_instance/Y[7]_i_1/O
                         net (fo=1, routed)           0.049     7.106    Delay1No5_instance/D[7]
    SLICE_X125Y158       FDCE                                         r  Delay1No5_instance/Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=20897, routed)       2.446     7.185    Delay1No5_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y158       FDCE                                         r  Delay1No5_instance/Y_reg[7]/C
                         clock pessimism              0.438     7.623    
                         clock uncertainty           -0.035     7.588    
    SLICE_X125Y158       FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.613    Delay1No5_instance/Y_reg[7]
  -------------------------------------------------------------------
                         required time                          7.613    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  0.507    




