{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689094294230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689094294252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 17:51:34 2023 " "Processing started: Tue Jul 11 17:51:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689094294252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094294252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ExampleTopLevel -c ExampleTopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ExampleTopLevel -c ExampleTopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094294253 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1689094297745 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1689094297746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "examplecoremodule.v 1 1 " "Found 1 design units, including 1 entities, in source file examplecoremodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExampleCoreModule " "Found entity 1: ExampleCoreModule" {  } { { "ExampleCoreModule.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleCoreModule.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exampletoplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file exampletoplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExampleTopLevel " "Found entity 1: ExampleTopLevel" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/hpswrappertop.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/hpswrappertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapperTop " "Found entity 1: HPSWrapperTop" {  } { { "HPSWrapper/HPSWrapperTop.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/HPSWrapperTop.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/hpswrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/hpswrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper " "Found entity 1: HPSWrapper" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_irq_mapper_001 " "Found entity 1: HPSWrapper_irq_mapper_001" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper_001.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_irq_mapper " "Found entity 1: HPSWrapper_irq_mapper" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1 " "Found entity 1: HPSWrapper_mm_interconnect_1" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HPSWrapper_mm_interconnect_0_avalon_st_adapter" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_rsp_mux " "Found entity 1: HPSWrapper_mm_interconnect_1_rsp_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310812 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_rsp_demux " "Found entity 1: HPSWrapper_mm_interconnect_1_rsp_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_cmd_mux " "Found entity 1: HPSWrapper_mm_interconnect_1_cmd_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_cmd_demux " "Found entity 1: HPSWrapper_mm_interconnect_1_cmd_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310869 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310869 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310869 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310869 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "HPSWrapper/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310961 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HPSWrapper/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_router_002_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_1_router_002_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310984 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_1_router_002 " "Found entity 2: HPSWrapper_mm_interconnect_1_router_002" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094310992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_1_router_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_1_router_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310995 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_1_router " "Found entity 2: HPSWrapper_mm_interconnect_1_router" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094310995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094310995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0 " "Found entity 1: HPSWrapper_mm_interconnect_0" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_rsp_mux " "Found entity 1: HPSWrapper_mm_interconnect_0_rsp_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_rsp_demux " "Found entity 1: HPSWrapper_mm_interconnect_0_rsp_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_cmd_mux " "Found entity 1: HPSWrapper_mm_interconnect_0_cmd_mux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_cmd_demux " "Found entity 1: HPSWrapper_mm_interconnect_0_cmd_demux" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311092 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094311099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094311099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_router_002_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_0_router_002_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311103 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_0_router_002 " "Found entity 2: HPSWrapper_mm_interconnect_0_router_002" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HPSWrapper_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094311111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HPSWrapper_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HPSWrapper_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689094311112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_mm_interconnect_0_router_default_decode " "Found entity 1: HPSWrapper_mm_interconnect_0_router_default_decode" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311118 ""} { "Info" "ISGN_ENTITY_NAME" "2 HPSWrapper_mm_interconnect_0_router " "Found entity 2: HPSWrapper_mm_interconnect_0_router" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/loanio_uart_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/loanio_uart_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 loanio_uart_hw " "Found entity 1: loanio_uart_hw" {  } { { "HPSWrapper/synthesis/submodules/loanio_uart_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/loanio_uart_hw.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/clock_synchroniser_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/clock_synchroniser_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_synchroniser_hw " "Found entity 1: clock_synchroniser_hw" {  } { { "HPSWrapper/synthesis/submodules/clock_synchroniser_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/clock_synchroniser_hw.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_system_id.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_system_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_system_id " "Found entity 1: HPSWrapper_system_id" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_system_id.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_system_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/power_on_reset_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/power_on_reset_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_on_reset_hw " "Found entity 1: power_on_reset_hw" {  } { { "HPSWrapper/synthesis/submodules/power_on_reset_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/power_on_reset_hw.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_ocram.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_ocram.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_ocram " "Found entity 1: HPSWrapper_ocram" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file hpswrapper/synthesis/submodules/lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311189 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311189 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311189 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/avmm_width_adapter_hw.v 2 2 " "Found 2 design units, including 2 entities, in source file hpswrapper/synthesis/submodules/avmm_width_adapter_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_width_adapter_hw " "Found entity 1: avmm_width_adapter_hw" {  } { { "HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311202 ""} { "Info" "ISGN_ENTITY_NAME" "2 avmm_width_adapter_mux " "Found entity 2: avmm_width_adapter_mux" {  } { { "HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/avmm_width_adapter_hw.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/avmm_reset_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/avmm_reset_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_reset_hw " "Found entity 1: avmm_reset_hw" {  } { { "HPSWrapper/synthesis/submodules/avmm_reset_hw.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/avmm_reset_hw.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_handshake " "Found entity 1: HPSWrapper_handshake" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_handshake.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_handshake.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_baremetal.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_baremetal.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_baremetal " "Found entity 1: HPSWrapper_baremetal" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps " "Found entity 1: HPSWrapper_arm_hps" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_hps_io " "Found entity 1: HPSWrapper_arm_hps_hps_io" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "HPSWrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_hps_io_border " "Found entity 1: HPSWrapper_arm_hps_hps_io_border" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpswrapper/synthesis/submodules/hpswrapper_arm_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpswrapper/synthesis/submodules/hpswrapper_arm_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HPSWrapper_arm_hps_fpga_interfaces " "Found entity 1: HPSWrapper_arm_hps_fpga_interfaces" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094311574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094311574 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1689094311577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExampleTopLevel " "Elaborating entity \"ExampleTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689094311976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExampleCoreModule ExampleCoreModule:core " "Elaborating entity \"ExampleCoreModule\" for hierarchy \"ExampleCoreModule:core\"" {  } { { "ExampleTopLevel.v" "core" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapperTop HPSWrapperTop:hps_system " "Elaborating entity \"HPSWrapperTop\" for hierarchy \"HPSWrapperTop:hps_system\"" {  } { { "ExampleTopLevel.v" "hps_system" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system " "Elaborating entity \"HPSWrapper\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\"" {  } { { "HPSWrapper/HPSWrapperTop.v" "hps_qsys_system" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/HPSWrapperTop.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps " "Elaborating entity \"HPSWrapper_arm_hps\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "arm_hps" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_fpga_interfaces HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"HPSWrapper_arm_hps_fpga_interfaces\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "fpga_interfaces" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_hps_io HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io " "Elaborating entity \"HPSWrapper_arm_hps_hps_io\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" "hps_io" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_arm_hps_hps_io_border HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border " "Elaborating entity \"HPSWrapper_arm_hps_hps_io_border\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" "border" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_arm_hps_hps_io_border.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312415 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094312417 "|ExampleTopLevel|HPSWrapperTop:hps_system|HPSWrapper:hps_qsys_system|HPSWrapper_arm_hps:arm_hps|HPSWrapper_arm_hps_hps_io:hps_io|HPSWrapper_arm_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312522 ""}
{ "Warning" "WMIO_MIO_WORD_HEX_BYTE_READ" "hps_AC_ROM.hex " "Word addressed memory initialization file \"hps_AC_ROM.hex\" was read in the byte-addressed format" {  } { { "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_AC_ROM.hex" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_AC_ROM.hex" 1 -1 0 } }  } 0 113006 "Word addressed memory initialization file \"%1!s!\" was read in the byte-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1689094312597 ""}
{ "Warning" "WMIO_MIO_WORD_HEX_BYTE_READ" "hps_inst_ROM.hex " "Word addressed memory initialization file \"hps_inst_ROM.hex\" was read in the byte-addressed format" {  } { { "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_inst_ROM.hex" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_inst_ROM.hex" 1 -1 0 } }  } 0 113006 "Word addressed memory initialization file \"%1!s!\" was read in the byte-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1689094312604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094312989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094313328 ""}  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689094313328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094313401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094313401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313918 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1689094313919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094313939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_arm_hps:arm_hps\|HPSWrapper_arm_hps_hps_io:hps_io\|HPSWrapper_arm_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "HPSWrapper/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_baremetal HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal " "Elaborating entity \"HPSWrapper_baremetal\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "baremetal" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "the_altsyncram" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file software/sleep.hex " "Parameter \"init_file\" = \"software/sleep.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094314719 ""}  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_baremetal.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689094314719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igm1 " "Found entity 1: altsyncram_igm1" {  } { { "db/altsyncram_igm1.tdf" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/altsyncram_igm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094314824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094314824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igm1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated " "Elaborating entity \"altsyncram_igm1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094314831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094315247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094315247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_igm1.tdf" "decode3" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/altsyncram_igm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094315333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094315333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_baremetal:baremetal\|altsyncram:the_altsyncram\|altsyncram_igm1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_igm1.tdf" "mux2" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/altsyncram_igm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "baremetal_reset" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:baremetal_reset\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HPSWrapper/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:ddr_read_rst " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:ddr_read_rst\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "ddr_read_rst" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_handshake HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_handshake:handshake " "Elaborating entity \"HPSWrapper_handshake\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_handshake:handshake\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "handshake" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_reset_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_reset_hw:hpsinitreset " "Elaborating entity \"avmm_reset_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_reset_hw:hpsinitreset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "hpsinitreset" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avmm_width_adapter_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_width_adapter_hw:hps_avmm_master " "Elaborating entity \"avmm_width_adapter_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|avmm_width_adapter_hw:hps_avmm_master\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "hps_avmm_master" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga " "Elaborating entity \"LT24Display\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "lt24_fpga" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|ResetSynchroniser:resetGen\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "resetGen" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "initDataRom" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24DisplayInterface:LT24Interface\"" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "LT24Interface" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_ocram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram " "Elaborating entity \"HPSWrapper_ocram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "ocram" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "the_altsyncram" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram " "Instantiated megafunction \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file software/sleep.hex " "Parameter \"init_file\" = \"software/sleep.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689094315817 ""}  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_ocram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689094315817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adm1 " "Found entity 1: altsyncram_adm1" {  } { { "db/altsyncram_adm1.tdf" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/db/altsyncram_adm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689094315911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094315911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adm1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\|altsyncram_adm1:auto_generated " "Elaborating entity \"altsyncram_adm1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_ocram:ocram\|altsyncram:the_altsyncram\|altsyncram_adm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094315917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_on_reset_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|power_on_reset_hw:power_on_reset " "Elaborating entity \"power_on_reset_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|power_on_reset_hw:power_on_reset\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "power_on_reset" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:reset50mhz " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:reset50mhz\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "reset50mhz" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_system_id HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_system_id:system_id " "Elaborating entity \"HPSWrapper_system_id\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_system_id:system_id\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "system_id" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loanio_uart_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart " "Elaborating entity \"loanio_uart_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "usb_uart" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchroniser_hw HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\|clock_synchroniser_hw:rx_sync " "Elaborating entity \"clock_synchroniser_hw\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|loanio_uart_hw:usb_uart\|clock_synchroniser_hw:rx_sync\"" {  } { { "HPSWrapper/synthesis/submodules/loanio_uart_hw.v" "rx_sync" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/loanio_uart_hw.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HPSWrapper_mm_interconnect_0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "mm_interconnect_0" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:baremetal_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:baremetal_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "ocram_s1_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "arm_hps_h2f_axi_master_agent" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:baremetal_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rsp_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent_rsp_fifo" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:baremetal_s1_agent_rdata_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_agent_rdata_fifo" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "router" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\|HPSWrapper_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router:router\|HPSWrapper_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_002 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_002\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "router_002" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_router_002_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\|HPSWrapper_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_router_002:router_002\|HPSWrapper_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_hps_h2f_axi_master_wr_limiter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "arm_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094316969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "baremetal_s1_burst_adapter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:baremetal_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_cmd_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_cmd_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_cmd_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_cmd_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_rsp_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_rsp_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_rsp_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_0_rsp_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_avalon_st_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HPSWrapper_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0.v" 1343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_0:mm_interconnect_0\|HPSWrapper_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HPSWrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"HPSWrapper_mm_interconnect_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "mm_interconnect_1" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:system_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:system_id_control_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:handshake_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:handshake_s1_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "handshake_s1_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_avmm_master_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_avmm_master_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "hps_avmm_master_slave_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hpsinitreset_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hpsinitreset_slave_translator\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "hpsinitreset_slave_translator" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "arm_hps_h2f_lw_axi_master_agent" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094317965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_agent" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:system_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:system_id_control_slave_agent_rsp_fifo\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_agent_rsp_fifo" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "router" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\|HPSWrapper_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router:router\|HPSWrapper_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_002 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_002\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "router_002" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_router_002_default_decode HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\|HPSWrapper_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"HPSWrapper_mm_interconnect_1_router_002_default_decode\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_router_002:router_002\|HPSWrapper_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "arm_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "system_id_control_slave_burst_adapter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:system_id_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_cmd_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_cmd_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094318971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_cmd_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_cmd_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_rsp_demux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_rsp_demux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_mm_interconnect_1_rsp_mux HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"HPSWrapper_mm_interconnect_1_rsp_mux\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/HPSWrapper_mm_interconnect_1_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_mm_interconnect_1:mm_interconnect_1\|HPSWrapper_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_irq_mapper HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper:irq_mapper " "Elaborating entity \"HPSWrapper_irq_mapper\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper:irq_mapper\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "irq_mapper" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HPSWrapper_irq_mapper_001 HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"HPSWrapper_irq_mapper_001\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|HPSWrapper_irq_mapper_001:irq_mapper_001\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "irq_mapper_001" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|altera_reset_controller:rst_controller\"" {  } { { "HPSWrapper/synthesis/HPSWrapper.v" "rst_controller" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/HPSWrapper.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094319375 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom\|ROM " "RAM logic \"HPSWrapperTop:hps_system\|HPSWrapper:hps_qsys_system\|LT24Display:lt24_fpga\|LT24InitialData:initDataRom\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "HPSWrapper/synthesis/submodules/LT24Display.v" "ROM" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/HPSWrapper/synthesis/submodules/LT24Display.v" 540 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1689094323634 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1689094323634 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1689094326173 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 1 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_LOANIO49~synth " "Node \"hps_io_hps_io_gpio_inst_LOANIO49~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_gpio_inst_LOANIO50~synth " "Node \"hps_io_hps_io_gpio_inst_LOANIO50~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1689094331464 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1689094331464 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LT24CS_n GND " "Pin \"LT24CS_n\" is stuck at GND" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689094331466 "|ExampleTopLevel|LT24CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24Rd_n VCC " "Pin \"LT24Rd_n\" is stuck at VCC" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689094331466 "|ExampleTopLevel|LT24Rd_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24LCDOn VCC " "Pin \"LT24LCDOn\" is stuck at VCC" {  } { { "ExampleTopLevel.v" "" { Text "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/ExampleTopLevel.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689094331466 "|ExampleTopLevel|LT24LCDOn"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689094331466 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094331831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "341 " "341 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689094333805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "HPSWrapper_arm_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"HPSWrapper_arm_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094334164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/output_files/ExampleTopLevel.map.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/ELEC5566M-Resources/sampleCode/Unit4-A/output_files/ExampleTopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094335769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689094513907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689094513907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3481 " "Implemented 3481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689094514685 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689094514685 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689094514685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2631 " "Implemented 2631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689094514685 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689094514685 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1689094514685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689094514685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689094514792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 11 17:55:14 2023 " "Processing ended: Tue Jul 11 17:55:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689094514792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:40 " "Elapsed time: 00:03:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689094514792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689094514792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689094514792 ""}
