
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={0,rS,cc,0,1,rD,0,1}
	F3= ICache[addr]={0,rS,cc,0,1,rD,0,1}
	F4= GPR[rS]=a

IF	F5= CP0.ASID=>IMMU.PID
	F6= PC.Out=>IMMU.IEA
	F7= IMMU.Addr=>IAddrReg.In
	F8= IMMU.Hit=>CU.IMMUHit
	F9= PC.Out=>ICache.IEA
	F10= ICache.Out=>IR.In
	F11= ICache.Out=>ICacheReg.In
	F12= ICache.Hit=>CU.ICacheHit
	F13= CtrlASIDIn=0
	F14= CtrlCP0=0
	F15= CtrlEPCIn=0
	F16= CtrlExCodeIn=0
	F17= CtrlIMMU=0
	F18= CtrlPC=0
	F19= CtrlPCInc=1
	F20= CtrlIAddrReg=0
	F21= CtrlICache=0
	F22= CtrlIR=1
	F23= CtrlICacheReg=0
	F24= CtrlIMem=0
	F25= CtrlIRMux=0
	F26= CtrlGPR=0
	F27= CtrlA=0
	F28= CtrlCP1=0
	F29= CtrlConditionReg=0

ID	F47= IR.Out31_26=>CU.Op
	F48= IR.Out25_21=>GPR.RReg1
	F49= IR.Out5_0=>CU.IRFunc
	F50= GPR.Rdata1=>A.In
	F51= CtrlASIDIn=0
	F52= CtrlCP0=0
	F53= CtrlEPCIn=0
	F54= CtrlExCodeIn=0
	F55= CtrlIMMU=0
	F56= CtrlPC=0
	F57= CtrlPCInc=0
	F58= CtrlIAddrReg=0
	F59= CtrlICache=0
	F60= CtrlIR=0
	F61= CtrlICacheReg=0
	F62= CtrlIMem=0
	F63= CtrlIRMux=0
	F64= CtrlGPR=0
	F65= CtrlA=1
	F66= CtrlCP1=0
	F67= CtrlConditionReg=0

EX	F68= IR.Out20_18=>CP1.cc
	F69= IR.Out16=>CP1.tf
	F70= CP1.fp=>ConditionReg.In
	F71= CtrlASIDIn=0
	F72= CtrlCP0=0
	F73= CtrlEPCIn=0
	F74= CtrlExCodeIn=0
	F75= CtrlIMMU=0
	F76= CtrlPC=0
	F77= CtrlPCInc=0
	F78= CtrlIAddrReg=0
	F79= CtrlICache=0
	F80= CtrlIR=0
	F81= CtrlICacheReg=0
	F82= CtrlIMem=0
	F83= CtrlIRMux=0
	F84= CtrlGPR=0
	F85= CtrlA=0
	F86= CtrlCP1=0
	F87= CtrlConditionReg=1

MEM	F88= CtrlASIDIn=0
	F89= CtrlCP0=0
	F90= CtrlEPCIn=0
	F91= CtrlExCodeIn=0
	F92= CtrlIMMU=0
	F93= CtrlPC=0
	F94= CtrlPCInc=0
	F95= CtrlIAddrReg=0
	F96= CtrlICache=0
	F97= CtrlIR=0
	F98= CtrlICacheReg=0
	F99= CtrlIMem=0
	F100= CtrlIRMux=0
	F101= CtrlGPR=0
	F102= CtrlA=0
	F103= CtrlCP1=0
	F104= CtrlConditionReg=0

MEM(DMMU1)	F105= CtrlASIDIn=0
	F106= CtrlCP0=0
	F107= CtrlEPCIn=0
	F108= CtrlExCodeIn=0
	F109= CtrlIMMU=0
	F110= CtrlPC=0
	F111= CtrlPCInc=0
	F112= CtrlIAddrReg=0
	F113= CtrlICache=0
	F114= CtrlIR=0
	F115= CtrlICacheReg=0
	F116= CtrlIMem=0
	F117= CtrlIRMux=0
	F118= CtrlGPR=0
	F119= CtrlA=0
	F120= CtrlCP1=0
	F121= CtrlConditionReg=0

MEM(DMMU2)	F122= CtrlASIDIn=0
	F123= CtrlCP0=0
	F124= CtrlEPCIn=0
	F125= CtrlExCodeIn=0
	F126= CtrlIMMU=0
	F127= CtrlPC=0
	F128= CtrlPCInc=0
	F129= CtrlIAddrReg=0
	F130= CtrlICache=0
	F131= CtrlIR=0
	F132= CtrlICacheReg=0
	F133= CtrlIMem=0
	F134= CtrlIRMux=0
	F135= CtrlGPR=0
	F136= CtrlA=0
	F137= CtrlCP1=0
	F138= CtrlConditionReg=0

WB	F139= IR.Out15_11=>GPR.WReg
	F140= A.Out=>GPR.WData
	F141= ConditionReg.Out=>CU.fp
	F142= CtrlASIDIn=0
	F143= CtrlCP0=0
	F144= CtrlEPCIn=0
	F145= CtrlExCodeIn=0
	F146= CtrlIMMU=0
	F147= CtrlPC=0
	F148= CtrlPCInc=0
	F149= CtrlIAddrReg=0
	F150= CtrlICache=0
	F151= CtrlIR=0
	F152= CtrlICacheReg=0
	F153= CtrlIMem=0
	F154= CtrlIRMux=0
	F155= CtrlGPR=1
	F156= CtrlA=0
	F157= CtrlCP1=0
	F158= CtrlConditionReg=0

POST	F159= PC[Out]=addr+4
	F160= GPR[rD]=a
	F161= [ConditionReg]=FPConditionCode(cc,1)

