INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abied/Lab6/Lab6.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abied/Lab6/Lab6.srcs/sim_1/new/Tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tester
