

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Fri Sep 02 19:29:40 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATB	set	3978
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55   007CF2                     __pcinit:
    56                           	callstack 0
    57   007CF2                     start_initialization:
    58                           	callstack 0
    59   007CF2                     __initialization:
    60                           	callstack 0
    61   007CF2                     end_of_initialization:
    62                           	callstack 0
    63   007CF2                     __end_of__initialization:
    64                           	callstack 0
    65   007CF2  0100               	movlb	0
    66   007CF4  EF7C  F03E         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69   000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71   000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74   000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 68 in file "Sesion1.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   007CF8                     __ptext0:
   109                           	callstack 0
   110   007CF8                     _main:
   111                           	callstack 31
   112   007CF8                     
   113                           ;Sesion1.c: 70:     ADCON1 =0x0F;
   114   007CF8  0E0F               	movlw	15
   115   007CFA  6EC1               	movwf	193,c	;volatile
   116                           
   117                           ;Sesion1.c: 73:     TRISB= 0x00;
   118   007CFC  0E00               	movlw	0
   119   007CFE  6E93               	movwf	147,c	;volatile
   120                           
   121                           ;Sesion1.c: 75:     LATB = 0b00000000;
   122   007D00  0E00               	movlw	0
   123   007D02  6E8A               	movwf	138,c	;volatile
   124   007D04                     l13:
   125                           
   126                           ;Sesion1.c: 78:     {;Sesion1.c: 79:         LATB = 0b10000000;
   127   007D04  0E80               	movlw	128
   128   007D06  6E8A               	movwf	138,c	;volatile
   129   007D08                     
   130                           ;Sesion1.c: 80:         _delay((unsigned long)((500)*(4000000/4000.0)));
   131   007D08  0E03               	movlw	3
   132   007D0A  6E02               	movwf	(??_main+1)^0,c
   133   007D0C  0E8A               	movlw	138
   134   007D0E  6E01               	movwf	??_main^0,c
   135   007D10  0E56               	movlw	86
   136   007D12                     u17:
   137   007D12  2EE8               	decfsz	wreg,f,c
   138   007D14  D7FE               	bra	u17
   139   007D16  2E01               	decfsz	??_main^0,f,c
   140   007D18  D7FC               	bra	u17
   141   007D1A  2E02               	decfsz	(??_main+1)^0,f,c
   142   007D1C  D7FA               	bra	u17
   143   007D1E                     
   144                           ;Sesion1.c: 81:         LATB = 0;
   145   007D1E  0E00               	movlw	0
   146   007D20  6E8A               	movwf	138,c	;volatile
   147                           
   148                           ;Sesion1.c: 82:         _delay((unsigned long)((1500)*(4000000/4000.0)));
   149   007D22  0E08               	movlw	8
   150   007D24  6E02               	movwf	(??_main+1)^0,c
   151   007D26  0E9D               	movlw	157
   152   007D28  6E01               	movwf	??_main^0,c
   153   007D2A  0E06               	movlw	6
   154   007D2C                     u27:
   155   007D2C  2EE8               	decfsz	wreg,f,c
   156   007D2E  D7FE               	bra	u27
   157   007D30  2E01               	decfsz	??_main^0,f,c
   158   007D32  D7FC               	bra	u27
   159   007D34  2E02               	decfsz	(??_main+1)^0,f,c
   160   007D36  D7FA               	bra	u27
   161   007D38  EF82  F03E         	goto	l13
   162   007D3C  EF01  F000         	goto	start
   163   007D40                     __end_of_main:
   164                           	callstack 0
   165   000000                     
   166                           	psect	rparam
   167   000000                     
   168                           	psect	idloc
   169                           
   170                           ;Config register IDLOC0 @ 0x200000
   171                           ;	unspecified, using default values
   172   200000                     	org	2097152
   173   200000  FF                 	db	255
   174                           
   175                           ;Config register IDLOC1 @ 0x200001
   176                           ;	unspecified, using default values
   177   200001                     	org	2097153
   178   200001  FF                 	db	255
   179                           
   180                           ;Config register IDLOC2 @ 0x200002
   181                           ;	unspecified, using default values
   182   200002                     	org	2097154
   183   200002  FF                 	db	255
   184                           
   185                           ;Config register IDLOC3 @ 0x200003
   186                           ;	unspecified, using default values
   187   200003                     	org	2097155
   188   200003  FF                 	db	255
   189                           
   190                           ;Config register IDLOC4 @ 0x200004
   191                           ;	unspecified, using default values
   192   200004                     	org	2097156
   193   200004  FF                 	db	255
   194                           
   195                           ;Config register IDLOC5 @ 0x200005
   196                           ;	unspecified, using default values
   197   200005                     	org	2097157
   198   200005  FF                 	db	255
   199                           
   200                           ;Config register IDLOC6 @ 0x200006
   201                           ;	unspecified, using default values
   202   200006                     	org	2097158
   203   200006  FF                 	db	255
   204                           
   205                           ;Config register IDLOC7 @ 0x200007
   206                           ;	unspecified, using default values
   207   200007                     	org	2097159
   208   200007  FF                 	db	255
   209                           
   210                           	psect	config
   211                           
   212                           ;Config register CONFIG1L @ 0x300000
   213                           ;	PLL Prescaler Selection bits
   214                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   215                           ;	System Clock Postscaler Selection bits
   216                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   217                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   218                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   219   300000                     	org	3145728
   220   300000  00                 	db	0
   221                           
   222                           ;Config register CONFIG1H @ 0x300001
   223                           ;	Oscillator Selection bits
   224                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   225                           ;	Fail-Safe Clock Monitor Enable bit
   226                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   227                           ;	Internal/External Oscillator Switchover bit
   228                           ;	IESO = OFF, Oscillator Switchover mode disabled
   229   300001                     	org	3145729
   230   300001  05                 	db	5
   231                           
   232                           ;Config register CONFIG2L @ 0x300002
   233                           ;	Power-up Timer Enable bit
   234                           ;	PWRT = OFF, PWRT disabled
   235                           ;	Brown-out Reset Enable bits
   236                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   237                           ;	Brown-out Reset Voltage bits
   238                           ;	BORV = 3, Minimum setting 2.05V
   239                           ;	USB Voltage Regulator Enable bit
   240                           ;	VREGEN = OFF, USB voltage regulator disabled
   241   300002                     	org	3145730
   242   300002  1F                 	db	31
   243                           
   244                           ;Config register CONFIG2H @ 0x300003
   245                           ;	Watchdog Timer Enable bit
   246                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   247                           ;	Watchdog Timer Postscale Select bits
   248                           ;	WDTPS = 32768, 1:32768
   249   300003                     	org	3145731
   250   300003  1E                 	db	30
   251                           
   252                           ; Padding undefined space
   253   300004                     	org	3145732
   254   300004  FF                 	db	255
   255                           
   256                           ;Config register CONFIG3H @ 0x300005
   257                           ;	CCP2 MUX bit
   258                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   259                           ;	PORTB A/D Enable bit
   260                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   261                           ;	Low-Power Timer 1 Oscillator Enable bit
   262                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   263                           ;	MCLR Pin Enable bit
   264                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   265   300005                     	org	3145733
   266   300005  83                 	db	131
   267                           
   268                           ;Config register CONFIG4L @ 0x300006
   269                           ;	Stack Full/Underflow Reset Enable bit
   270                           ;	STVREN = ON, Stack full/underflow will cause Reset
   271                           ;	Single-Supply ICSP Enable bit
   272                           ;	LVP = ON, Single-Supply ICSP enabled
   273                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   274                           ;	ICPRT = OFF, ICPORT disabled
   275                           ;	Extended Instruction Set Enable bit
   276                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   277                           ;	Background Debugger Enable bit
   278                           ;	DEBUG = 0x1, unprogrammed default
   279   300006                     	org	3145734
   280   300006  85                 	db	133
   281                           
   282                           ; Padding undefined space
   283   300007                     	org	3145735
   284   300007  FF                 	db	255
   285                           
   286                           ;Config register CONFIG5L @ 0x300008
   287                           ;	Code Protection bit
   288                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   289                           ;	Code Protection bit
   290                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   291                           ;	Code Protection bit
   292                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   293                           ;	Code Protection bit
   294                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   295   300008                     	org	3145736
   296   300008  0F                 	db	15
   297                           
   298                           ;Config register CONFIG5H @ 0x300009
   299                           ;	Boot Block Code Protection bit
   300                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   301                           ;	Data EEPROM Code Protection bit
   302                           ;	CPD = OFF, Data EEPROM is not code-protected
   303   300009                     	org	3145737
   304   300009  C0                 	db	192
   305                           
   306                           ;Config register CONFIG6L @ 0x30000A
   307                           ;	Write Protection bit
   308                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   309                           ;	Write Protection bit
   310                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   311                           ;	Write Protection bit
   312                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   313                           ;	Write Protection bit
   314                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   315   30000A                     	org	3145738
   316   30000A  0F                 	db	15
   317                           
   318                           ;Config register CONFIG6H @ 0x30000B
   319                           ;	Configuration Register Write Protection bit
   320                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   321                           ;	Boot Block Write Protection bit
   322                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   323                           ;	Data EEPROM Write Protection bit
   324                           ;	WRTD = OFF, Data EEPROM is not write-protected
   325   30000B                     	org	3145739
   326   30000B  E0                 	db	224
   327                           
   328                           ;Config register CONFIG7L @ 0x30000C
   329                           ;	Table Read Protection bit
   330                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   331                           ;	Table Read Protection bit
   332                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   333                           ;	Table Read Protection bit
   334                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   335                           ;	Table Read Protection bit
   336                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   337   30000C                     	org	3145740
   338   30000C  0F                 	db	15
   339                           
   340                           ;Config register CONFIG7H @ 0x30000D
   341                           ;	Boot Block Table Read Protection bit
   342                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   343   30000D                     	org	3145741
   344   30000D  40                 	db	64
   345                           tosu	equ	0xFFF
   346                           tosh	equ	0xFFE
   347                           tosl	equ	0xFFD
   348                           stkptr	equ	0xFFC
   349                           pclatu	equ	0xFFB
   350                           pclath	equ	0xFFA
   351                           pcl	equ	0xFF9
   352                           tblptru	equ	0xFF8
   353                           tblptrh	equ	0xFF7
   354                           tblptrl	equ	0xFF6
   355                           tablat	equ	0xFF5
   356                           prodh	equ	0xFF4
   357                           prodl	equ	0xFF3
   358                           indf0	equ	0xFEF
   359                           postinc0	equ	0xFEE
   360                           postdec0	equ	0xFED
   361                           preinc0	equ	0xFEC
   362                           plusw0	equ	0xFEB
   363                           fsr0h	equ	0xFEA
   364                           fsr0l	equ	0xFE9
   365                           wreg	equ	0xFE8
   366                           indf1	equ	0xFE7
   367                           postinc1	equ	0xFE6
   368                           postdec1	equ	0xFE5
   369                           preinc1	equ	0xFE4
   370                           plusw1	equ	0xFE3
   371                           fsr1h	equ	0xFE2
   372                           fsr1l	equ	0xFE1
   373                           bsr	equ	0xFE0
   374                           indf2	equ	0xFDF
   375                           postinc2	equ	0xFDE
   376                           postdec2	equ	0xFDD
   377                           preinc2	equ	0xFDC
   378                           plusw2	equ	0xFDB
   379                           fsr2h	equ	0xFDA
   380                           fsr2l	equ	0xFD9
   381                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           239      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3            EF      0       0       9        0.0%
BANK3               EF      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBANK6           100      0       0      15        0.0%
BANK6              100      0       0      16        0.0%
BITBANK7           100      0       0      17        0.0%
BANK7              100      0       0      18        0.0%
BITBIGSFR_5          C      0       0      19        0.0%
BITBIGSFR_4          3      0       0      20        0.0%
BITBIGSFR_3          3      0       0      21        0.0%
BITBIGSFR_2          6      0       0      22        0.0%
BITBIGSFR_1h        12      0       0      23        0.0%
BITBIGSFR_1l        24      0       0      24        0.0%
BITBIGSFRh           8      0       0      25        0.0%
BITBIGSFRlh          8      0       0      26        0.0%
BITBIGSFRll         2A      0       0      27        0.0%
ABS                  0      0       0      28        0.0%
BIGRAM_1           400      0       0      29        0.0%
BIGRAM             3EE      0       0      30        0.0%
DATA                 0      0       0      31        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Fri Sep 02 19:29:40 2022

                     l13 7D04                       u17 7D12                       u27 7D2C  
                    l692 7CF8                      l694 7D08                      l696 7D1E  
                    wreg 000FE8                     _LATB 000F8A                     _main 7CF8  
                   start 0002             ___param_bank 000000                    ?_main 0001  
                  _TRISB 000F93          __initialization 7CF2             __end_of_main 7D40  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7CF2  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7CF2                  __ramtop 0800  
                __ptext0 7CF8     end_of_initialization 7CF2      start_initialization 7CF2  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
