// Seed: 1571742048
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_2 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output wor  id_2,
    id_5,
    input  tri1 id_3
);
  tri0 id_6;
  logic [7:0][-1] id_7;
  assign id_6 = id_5 ? $display : id_5;
  wire id_8, id_9;
  tri  id_10 = $display(id_6, id_6, id_0, id_0 - -1, id_10) + id_6;
  wire id_11;
  wire id_12;
  assign id_9 = 1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8
  );
  wire id_14;
endmodule
