
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={17,4,rT,rD,0}                         Premise(F2)
	S3= ICache[addr]={17,4,rT,rD,0}                             Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={17,4,rT,rD,0}                              ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={17,4,rT,rD,0}                              Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={17,4,rT,rD,0}                            Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={17,4,rT,rD,0}                                Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={17,4,rT,rD,0}                            ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={17,4,rT,rD,0}                                 IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={17,4,rT,rD,0}                        IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rT]=a                                              GPR-Hold(S4,S57)
	S59= CtrlA_EX=0                                             Premise(F36)
	S60= CtrlIR_EX=0                                            Premise(F37)
	S61= CtrlCP1=0                                              Premise(F38)
	S62= CtrlIR_MEM=0                                           Premise(F39)
	S63= CtrlIR_DMMU1=0                                         Premise(F40)
	S64= CtrlIR_WB=0                                            Premise(F41)
	S65= CtrlA_MEM=0                                            Premise(F42)
	S66= CtrlA_WB=0                                             Premise(F43)
	S67= CtrlIR_DMMU2=0                                         Premise(F44)

ID	S68= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S69= PC.Out=addr+4                                          PC-Out(S45)
	S70= PC.CIA=addr                                            PC-Out(S46)
	S71= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S72= IR_ID.Out={17,4,rT,rD,0}                               IR-Out(S53)
	S73= IR_ID.Out31_26=17                                      IR-Out(S53)
	S74= IR_ID.Out25_21=4                                       IR-Out(S53)
	S75= IR_ID.Out20_16=rT                                      IR-Out(S53)
	S76= IR_ID.Out15_11=rD                                      IR-Out(S53)
	S77= IR_ID.Out10_0=0                                        IR-Out(S53)
	S78= IR_ID.Out=>FU.IR_ID                                    Premise(F69)
	S79= FU.IR_ID={17,4,rT,rD,0}                                Path(S72,S78)
	S80= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F70)
	S81= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F71)
	S82= IR_ID.Out31_26=>CU_ID.Op                               Premise(F72)
	S83= CU_ID.Op=17                                            Path(S73,S82)
	S84= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F73)
	S85= CU_ID.IRFunc2=4                                        Path(S74,S84)
	S86= IR_ID.Out20_16=>GPR.RReg1                              Premise(F74)
	S87= GPR.RReg1=rT                                           Path(S75,S86)
	S88= GPR.Rdata1=a                                           GPR-Read(S87,S58)
	S89= GPR.Rdata1=>FU.InID1                                   Premise(F75)
	S90= FU.InID1=a                                             Path(S88,S89)
	S91= FU.OutID1=FU(a)                                        FU-Forward(S90)
	S92= IR_ID.Out20_16=>FU.InID1_RReg                          Premise(F76)
	S93= FU.InID1_RReg=rT                                       Path(S75,S92)
	S94= FU.OutID1=>A_EX.In                                     Premise(F77)
	S95= A_EX.In=FU(a)                                          Path(S91,S94)
	S96= IR_ID.Out=>IR_EX.In                                    Premise(F78)
	S97= IR_EX.In={17,4,rT,rD,0}                                Path(S72,S96)
	S98= FU.Halt_ID=>CU_ID.Halt                                 Premise(F79)
	S99= FU.Bub_ID=>CU_ID.Bub                                   Premise(F80)
	S100= FU.InID2_RReg=5'b00000                                Premise(F81)
	S101= CtrlASIDIn=0                                          Premise(F82)
	S102= CtrlCP0=0                                             Premise(F83)
	S103= CP0[ASID]=pid                                         CP0-Hold(S39,S102)
	S104= CtrlEPCIn=0                                           Premise(F84)
	S105= CtrlExCodeIn=0                                        Premise(F85)
	S106= CtrlIMMU=0                                            Premise(F86)
	S107= CtrlPC=0                                              Premise(F87)
	S108= CtrlPCInc=0                                           Premise(F88)
	S109= PC[CIA]=addr                                          PC-Hold(S46,S108)
	S110= PC[Out]=addr+4                                        PC-Hold(S45,S107,S108)
	S111= CtrlIAddrReg=0                                        Premise(F89)
	S112= CtrlICache=0                                          Premise(F90)
	S113= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S49,S112)
	S114= CtrlIR_IMMU=0                                         Premise(F91)
	S115= CtrlICacheReg=0                                       Premise(F92)
	S116= CtrlIR_ID=0                                           Premise(F93)
	S117= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S53,S116)
	S118= CtrlIMem=0                                            Premise(F94)
	S119= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S55,S118)
	S120= CtrlIRMux=0                                           Premise(F95)
	S121= CtrlGPR=0                                             Premise(F96)
	S122= GPR[rT]=a                                             GPR-Hold(S58,S121)
	S123= CtrlA_EX=1                                            Premise(F97)
	S124= [A_EX]=FU(a)                                          A_EX-Write(S95,S123)
	S125= CtrlIR_EX=1                                           Premise(F98)
	S126= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Write(S97,S125)
	S127= CtrlCP1=0                                             Premise(F99)
	S128= CtrlIR_MEM=0                                          Premise(F100)
	S129= CtrlIR_DMMU1=0                                        Premise(F101)
	S130= CtrlIR_WB=0                                           Premise(F102)
	S131= CtrlA_MEM=0                                           Premise(F103)
	S132= CtrlA_WB=0                                            Premise(F104)
	S133= CtrlIR_DMMU2=0                                        Premise(F105)

EX	S134= CP0.ASID=pid                                          CP0-Read-ASID(S103)
	S135= PC.CIA=addr                                           PC-Out(S109)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S109)
	S137= PC.Out=addr+4                                         PC-Out(S110)
	S138= IR_ID.Out={17,4,rT,rD,0}                              IR-Out(S117)
	S139= IR_ID.Out31_26=17                                     IR-Out(S117)
	S140= IR_ID.Out25_21=4                                      IR-Out(S117)
	S141= IR_ID.Out20_16=rT                                     IR-Out(S117)
	S142= IR_ID.Out15_11=rD                                     IR-Out(S117)
	S143= IR_ID.Out10_0=0                                       IR-Out(S117)
	S144= A_EX.Out=FU(a)                                        A_EX-Out(S124)
	S145= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S124)
	S146= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S124)
	S147= IR_EX.Out={17,4,rT,rD,0}                              IR_EX-Out(S126)
	S148= IR_EX.Out31_26=17                                     IR_EX-Out(S126)
	S149= IR_EX.Out25_21=4                                      IR_EX-Out(S126)
	S150= IR_EX.Out20_16=rT                                     IR_EX-Out(S126)
	S151= IR_EX.Out15_11=rD                                     IR_EX-Out(S126)
	S152= IR_EX.Out10_0=0                                       IR_EX-Out(S126)
	S153= IR_EX.Out=>FU.IR_EX                                   Premise(F106)
	S154= FU.IR_EX={17,4,rT,rD,0}                               Path(S147,S153)
	S155= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F107)
	S156= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F108)
	S157= IR_EX.Out31_26=>CU_EX.Op                              Premise(F109)
	S158= CU_EX.Op=17                                           Path(S148,S157)
	S159= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F110)
	S160= CU_EX.IRFunc2=4                                       Path(S149,S159)
	S161= IR_EX.Out15_11=>CP1.WReg                              Premise(F111)
	S162= CP1.WReg=rD                                           Path(S151,S161)
	S163= A_EX.Out=>CP1.Wdata                                   Premise(F112)
	S164= CP1.Wdata=FU(a)                                       Path(S144,S163)
	S165= IR_EX.Out=>IR_MEM.In                                  Premise(F113)
	S166= IR_MEM.In={17,4,rT,rD,0}                              Path(S147,S165)
	S167= FU.InEX_WReg=5'b00000                                 Premise(F114)
	S168= CtrlASIDIn=0                                          Premise(F115)
	S169= CtrlCP0=0                                             Premise(F116)
	S170= CP0[ASID]=pid                                         CP0-Hold(S103,S169)
	S171= CtrlEPCIn=0                                           Premise(F117)
	S172= CtrlExCodeIn=0                                        Premise(F118)
	S173= CtrlIMMU=0                                            Premise(F119)
	S174= CtrlPC=0                                              Premise(F120)
	S175= CtrlPCInc=0                                           Premise(F121)
	S176= PC[CIA]=addr                                          PC-Hold(S109,S175)
	S177= PC[Out]=addr+4                                        PC-Hold(S110,S174,S175)
	S178= CtrlIAddrReg=0                                        Premise(F122)
	S179= CtrlICache=0                                          Premise(F123)
	S180= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S113,S179)
	S181= CtrlIR_IMMU=0                                         Premise(F124)
	S182= CtrlICacheReg=0                                       Premise(F125)
	S183= CtrlIR_ID=0                                           Premise(F126)
	S184= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S117,S183)
	S185= CtrlIMem=0                                            Premise(F127)
	S186= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S119,S185)
	S187= CtrlIRMux=0                                           Premise(F128)
	S188= CtrlGPR=0                                             Premise(F129)
	S189= GPR[rT]=a                                             GPR-Hold(S122,S188)
	S190= CtrlA_EX=0                                            Premise(F130)
	S191= [A_EX]=FU(a)                                          A_EX-Hold(S124,S190)
	S192= CtrlIR_EX=0                                           Premise(F131)
	S193= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S126,S192)
	S194= CtrlCP1=1                                             Premise(F132)
	S195= CP1[rD]=FU(a)                                         CP1-Write(S162,S164,S194)
	S196= CtrlIR_MEM=1                                          Premise(F133)
	S197= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Write(S166,S196)
	S198= CtrlIR_DMMU1=0                                        Premise(F134)
	S199= CtrlIR_WB=0                                           Premise(F135)
	S200= CtrlA_MEM=0                                           Premise(F136)
	S201= CtrlA_WB=0                                            Premise(F137)
	S202= CtrlIR_DMMU2=0                                        Premise(F138)

MEM	S203= CP0.ASID=pid                                          CP0-Read-ASID(S170)
	S204= PC.CIA=addr                                           PC-Out(S176)
	S205= PC.CIA31_28=addr[31:28]                               PC-Out(S176)
	S206= PC.Out=addr+4                                         PC-Out(S177)
	S207= IR_ID.Out={17,4,rT,rD,0}                              IR-Out(S184)
	S208= IR_ID.Out31_26=17                                     IR-Out(S184)
	S209= IR_ID.Out25_21=4                                      IR-Out(S184)
	S210= IR_ID.Out20_16=rT                                     IR-Out(S184)
	S211= IR_ID.Out15_11=rD                                     IR-Out(S184)
	S212= IR_ID.Out10_0=0                                       IR-Out(S184)
	S213= A_EX.Out=FU(a)                                        A_EX-Out(S191)
	S214= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S191)
	S215= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S191)
	S216= IR_EX.Out={17,4,rT,rD,0}                              IR_EX-Out(S193)
	S217= IR_EX.Out31_26=17                                     IR_EX-Out(S193)
	S218= IR_EX.Out25_21=4                                      IR_EX-Out(S193)
	S219= IR_EX.Out20_16=rT                                     IR_EX-Out(S193)
	S220= IR_EX.Out15_11=rD                                     IR_EX-Out(S193)
	S221= IR_EX.Out10_0=0                                       IR_EX-Out(S193)
	S222= IR_MEM.Out={17,4,rT,rD,0}                             IR_MEM-Out(S197)
	S223= IR_MEM.Out31_26=17                                    IR_MEM-Out(S197)
	S224= IR_MEM.Out25_21=4                                     IR_MEM-Out(S197)
	S225= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S197)
	S226= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S197)
	S227= IR_MEM.Out10_0=0                                      IR_MEM-Out(S197)
	S228= IR_MEM.Out=>FU.IR_MEM                                 Premise(F139)
	S229= FU.IR_MEM={17,4,rT,rD,0}                              Path(S222,S228)
	S230= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F140)
	S231= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F141)
	S232= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F142)
	S233= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F143)
	S234= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F144)
	S235= CU_MEM.Op=17                                          Path(S223,S234)
	S236= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F145)
	S237= CU_MEM.IRFunc2=4                                      Path(S224,S236)
	S238= IR_MEM.Out=>IR_DMMU1.In                               Premise(F146)
	S239= IR_DMMU1.In={17,4,rT,rD,0}                            Path(S222,S238)
	S240= IR_MEM.Out=>IR_WB.In                                  Premise(F147)
	S241= IR_WB.In={17,4,rT,rD,0}                               Path(S222,S240)
	S242= A_MEM.Out=>A_WB.In                                    Premise(F148)
	S243= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F149)
	S244= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F150)
	S245= FU.InMEM_WReg=5'b00000                                Premise(F151)
	S246= CtrlASIDIn=0                                          Premise(F152)
	S247= CtrlCP0=0                                             Premise(F153)
	S248= CP0[ASID]=pid                                         CP0-Hold(S170,S247)
	S249= CtrlEPCIn=0                                           Premise(F154)
	S250= CtrlExCodeIn=0                                        Premise(F155)
	S251= CtrlIMMU=0                                            Premise(F156)
	S252= CtrlPC=0                                              Premise(F157)
	S253= CtrlPCInc=0                                           Premise(F158)
	S254= PC[CIA]=addr                                          PC-Hold(S176,S253)
	S255= PC[Out]=addr+4                                        PC-Hold(S177,S252,S253)
	S256= CtrlIAddrReg=0                                        Premise(F159)
	S257= CtrlICache=0                                          Premise(F160)
	S258= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S180,S257)
	S259= CtrlIR_IMMU=0                                         Premise(F161)
	S260= CtrlICacheReg=0                                       Premise(F162)
	S261= CtrlIR_ID=0                                           Premise(F163)
	S262= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S184,S261)
	S263= CtrlIMem=0                                            Premise(F164)
	S264= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S186,S263)
	S265= CtrlIRMux=0                                           Premise(F165)
	S266= CtrlGPR=0                                             Premise(F166)
	S267= GPR[rT]=a                                             GPR-Hold(S189,S266)
	S268= CtrlA_EX=0                                            Premise(F167)
	S269= [A_EX]=FU(a)                                          A_EX-Hold(S191,S268)
	S270= CtrlIR_EX=0                                           Premise(F168)
	S271= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S193,S270)
	S272= CtrlCP1=0                                             Premise(F169)
	S273= CP1[rD]=FU(a)                                         CP1-Hold(S195,S272)
	S274= CtrlIR_MEM=0                                          Premise(F170)
	S275= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Hold(S197,S274)
	S276= CtrlIR_DMMU1=1                                        Premise(F171)
	S277= [IR_DMMU1]={17,4,rT,rD,0}                             IR_DMMU1-Write(S239,S276)
	S278= CtrlIR_WB=1                                           Premise(F172)
	S279= [IR_WB]={17,4,rT,rD,0}                                IR_WB-Write(S241,S278)
	S280= CtrlA_MEM=0                                           Premise(F173)
	S281= CtrlA_WB=1                                            Premise(F174)
	S282= CtrlIR_DMMU2=0                                        Premise(F175)

MEM(DMMU1)	S283= CP0.ASID=pid                                          CP0-Read-ASID(S248)
	S284= PC.CIA=addr                                           PC-Out(S254)
	S285= PC.CIA31_28=addr[31:28]                               PC-Out(S254)
	S286= PC.Out=addr+4                                         PC-Out(S255)
	S287= IR_ID.Out={17,4,rT,rD,0}                              IR-Out(S262)
	S288= IR_ID.Out31_26=17                                     IR-Out(S262)
	S289= IR_ID.Out25_21=4                                      IR-Out(S262)
	S290= IR_ID.Out20_16=rT                                     IR-Out(S262)
	S291= IR_ID.Out15_11=rD                                     IR-Out(S262)
	S292= IR_ID.Out10_0=0                                       IR-Out(S262)
	S293= A_EX.Out=FU(a)                                        A_EX-Out(S269)
	S294= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S269)
	S295= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S269)
	S296= IR_EX.Out={17,4,rT,rD,0}                              IR_EX-Out(S271)
	S297= IR_EX.Out31_26=17                                     IR_EX-Out(S271)
	S298= IR_EX.Out25_21=4                                      IR_EX-Out(S271)
	S299= IR_EX.Out20_16=rT                                     IR_EX-Out(S271)
	S300= IR_EX.Out15_11=rD                                     IR_EX-Out(S271)
	S301= IR_EX.Out10_0=0                                       IR_EX-Out(S271)
	S302= IR_MEM.Out={17,4,rT,rD,0}                             IR_MEM-Out(S275)
	S303= IR_MEM.Out31_26=17                                    IR_MEM-Out(S275)
	S304= IR_MEM.Out25_21=4                                     IR_MEM-Out(S275)
	S305= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S275)
	S306= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S275)
	S307= IR_MEM.Out10_0=0                                      IR_MEM-Out(S275)
	S308= IR_DMMU1.Out={17,4,rT,rD,0}                           IR_DMMU1-Out(S277)
	S309= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S277)
	S310= IR_DMMU1.Out25_21=4                                   IR_DMMU1-Out(S277)
	S311= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S277)
	S312= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S277)
	S313= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S277)
	S314= IR_WB.Out={17,4,rT,rD,0}                              IR-Out(S279)
	S315= IR_WB.Out31_26=17                                     IR-Out(S279)
	S316= IR_WB.Out25_21=4                                      IR-Out(S279)
	S317= IR_WB.Out20_16=rT                                     IR-Out(S279)
	S318= IR_WB.Out15_11=rD                                     IR-Out(S279)
	S319= IR_WB.Out10_0=0                                       IR-Out(S279)
	S320= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F176)
	S321= FU.IR_DMMU1={17,4,rT,rD,0}                            Path(S308,S320)
	S322= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F177)
	S323= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F178)
	S324= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F179)
	S325= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F180)
	S326= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F181)
	S327= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F182)
	S328= CU_DMMU1.Op=17                                        Path(S309,S327)
	S329= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F183)
	S330= CU_DMMU1.IRFunc2=4                                    Path(S310,S329)
	S331= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F184)
	S332= IR_DMMU2.In={17,4,rT,rD,0}                            Path(S308,S331)
	S333= FU.InDMMU1_WReg=5'b00000                              Premise(F185)
	S334= CtrlASIDIn=0                                          Premise(F186)
	S335= CtrlCP0=0                                             Premise(F187)
	S336= CP0[ASID]=pid                                         CP0-Hold(S248,S335)
	S337= CtrlEPCIn=0                                           Premise(F188)
	S338= CtrlExCodeIn=0                                        Premise(F189)
	S339= CtrlIMMU=0                                            Premise(F190)
	S340= CtrlPC=0                                              Premise(F191)
	S341= CtrlPCInc=0                                           Premise(F192)
	S342= PC[CIA]=addr                                          PC-Hold(S254,S341)
	S343= PC[Out]=addr+4                                        PC-Hold(S255,S340,S341)
	S344= CtrlIAddrReg=0                                        Premise(F193)
	S345= CtrlICache=0                                          Premise(F194)
	S346= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S258,S345)
	S347= CtrlIR_IMMU=0                                         Premise(F195)
	S348= CtrlICacheReg=0                                       Premise(F196)
	S349= CtrlIR_ID=0                                           Premise(F197)
	S350= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S262,S349)
	S351= CtrlIMem=0                                            Premise(F198)
	S352= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S264,S351)
	S353= CtrlIRMux=0                                           Premise(F199)
	S354= CtrlGPR=0                                             Premise(F200)
	S355= GPR[rT]=a                                             GPR-Hold(S267,S354)
	S356= CtrlA_EX=0                                            Premise(F201)
	S357= [A_EX]=FU(a)                                          A_EX-Hold(S269,S356)
	S358= CtrlIR_EX=0                                           Premise(F202)
	S359= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S271,S358)
	S360= CtrlCP1=0                                             Premise(F203)
	S361= CP1[rD]=FU(a)                                         CP1-Hold(S273,S360)
	S362= CtrlIR_MEM=0                                          Premise(F204)
	S363= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Hold(S275,S362)
	S364= CtrlIR_DMMU1=0                                        Premise(F205)
	S365= [IR_DMMU1]={17,4,rT,rD,0}                             IR_DMMU1-Hold(S277,S364)
	S366= CtrlIR_WB=0                                           Premise(F206)
	S367= [IR_WB]={17,4,rT,rD,0}                                IR_WB-Hold(S279,S366)
	S368= CtrlA_MEM=0                                           Premise(F207)
	S369= CtrlA_WB=0                                            Premise(F208)
	S370= CtrlIR_DMMU2=1                                        Premise(F209)
	S371= [IR_DMMU2]={17,4,rT,rD,0}                             IR_DMMU2-Write(S332,S370)

MEM(DMMU2)	S372= CP0.ASID=pid                                          CP0-Read-ASID(S336)
	S373= PC.CIA=addr                                           PC-Out(S342)
	S374= PC.CIA31_28=addr[31:28]                               PC-Out(S342)
	S375= PC.Out=addr+4                                         PC-Out(S343)
	S376= IR_ID.Out={17,4,rT,rD,0}                              IR-Out(S350)
	S377= IR_ID.Out31_26=17                                     IR-Out(S350)
	S378= IR_ID.Out25_21=4                                      IR-Out(S350)
	S379= IR_ID.Out20_16=rT                                     IR-Out(S350)
	S380= IR_ID.Out15_11=rD                                     IR-Out(S350)
	S381= IR_ID.Out10_0=0                                       IR-Out(S350)
	S382= A_EX.Out=FU(a)                                        A_EX-Out(S357)
	S383= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S357)
	S384= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S357)
	S385= IR_EX.Out={17,4,rT,rD,0}                              IR_EX-Out(S359)
	S386= IR_EX.Out31_26=17                                     IR_EX-Out(S359)
	S387= IR_EX.Out25_21=4                                      IR_EX-Out(S359)
	S388= IR_EX.Out20_16=rT                                     IR_EX-Out(S359)
	S389= IR_EX.Out15_11=rD                                     IR_EX-Out(S359)
	S390= IR_EX.Out10_0=0                                       IR_EX-Out(S359)
	S391= IR_MEM.Out={17,4,rT,rD,0}                             IR_MEM-Out(S363)
	S392= IR_MEM.Out31_26=17                                    IR_MEM-Out(S363)
	S393= IR_MEM.Out25_21=4                                     IR_MEM-Out(S363)
	S394= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S363)
	S395= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S363)
	S396= IR_MEM.Out10_0=0                                      IR_MEM-Out(S363)
	S397= IR_DMMU1.Out={17,4,rT,rD,0}                           IR_DMMU1-Out(S365)
	S398= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S365)
	S399= IR_DMMU1.Out25_21=4                                   IR_DMMU1-Out(S365)
	S400= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S365)
	S401= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S365)
	S402= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S365)
	S403= IR_WB.Out={17,4,rT,rD,0}                              IR-Out(S367)
	S404= IR_WB.Out31_26=17                                     IR-Out(S367)
	S405= IR_WB.Out25_21=4                                      IR-Out(S367)
	S406= IR_WB.Out20_16=rT                                     IR-Out(S367)
	S407= IR_WB.Out15_11=rD                                     IR-Out(S367)
	S408= IR_WB.Out10_0=0                                       IR-Out(S367)
	S409= IR_DMMU2.Out={17,4,rT,rD,0}                           IR_DMMU2-Out(S371)
	S410= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S371)
	S411= IR_DMMU2.Out25_21=4                                   IR_DMMU2-Out(S371)
	S412= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S371)
	S413= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S371)
	S414= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S371)
	S415= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F210)
	S416= FU.IR_DMMU2={17,4,rT,rD,0}                            Path(S409,S415)
	S417= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F211)
	S418= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F212)
	S419= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F213)
	S420= CU_DMMU2.Op=17                                        Path(S410,S419)
	S421= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F214)
	S422= CU_DMMU2.IRFunc2=4                                    Path(S411,S421)
	S423= IR_DMMU2.Out=>IR_WB.In                                Premise(F215)
	S424= IR_WB.In={17,4,rT,rD,0}                               Path(S409,S423)
	S425= FU.InDMMU2_WReg=5'b00000                              Premise(F216)
	S426= CtrlASIDIn=0                                          Premise(F217)
	S427= CtrlCP0=0                                             Premise(F218)
	S428= CP0[ASID]=pid                                         CP0-Hold(S336,S427)
	S429= CtrlEPCIn=0                                           Premise(F219)
	S430= CtrlExCodeIn=0                                        Premise(F220)
	S431= CtrlIMMU=0                                            Premise(F221)
	S432= CtrlPC=0                                              Premise(F222)
	S433= CtrlPCInc=0                                           Premise(F223)
	S434= PC[CIA]=addr                                          PC-Hold(S342,S433)
	S435= PC[Out]=addr+4                                        PC-Hold(S343,S432,S433)
	S436= CtrlIAddrReg=0                                        Premise(F224)
	S437= CtrlICache=0                                          Premise(F225)
	S438= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S346,S437)
	S439= CtrlIR_IMMU=0                                         Premise(F226)
	S440= CtrlICacheReg=0                                       Premise(F227)
	S441= CtrlIR_ID=0                                           Premise(F228)
	S442= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S350,S441)
	S443= CtrlIMem=0                                            Premise(F229)
	S444= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S352,S443)
	S445= CtrlIRMux=0                                           Premise(F230)
	S446= CtrlGPR=0                                             Premise(F231)
	S447= GPR[rT]=a                                             GPR-Hold(S355,S446)
	S448= CtrlA_EX=0                                            Premise(F232)
	S449= [A_EX]=FU(a)                                          A_EX-Hold(S357,S448)
	S450= CtrlIR_EX=0                                           Premise(F233)
	S451= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S359,S450)
	S452= CtrlCP1=0                                             Premise(F234)
	S453= CP1[rD]=FU(a)                                         CP1-Hold(S361,S452)
	S454= CtrlIR_MEM=0                                          Premise(F235)
	S455= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Hold(S363,S454)
	S456= CtrlIR_DMMU1=0                                        Premise(F236)
	S457= [IR_DMMU1]={17,4,rT,rD,0}                             IR_DMMU1-Hold(S365,S456)
	S458= CtrlIR_WB=1                                           Premise(F237)
	S459= [IR_WB]={17,4,rT,rD,0}                                IR_WB-Write(S424,S458)
	S460= CtrlA_MEM=0                                           Premise(F238)
	S461= CtrlA_WB=0                                            Premise(F239)
	S462= CtrlIR_DMMU2=0                                        Premise(F240)
	S463= [IR_DMMU2]={17,4,rT,rD,0}                             IR_DMMU2-Hold(S371,S462)

WB	S464= CP0.ASID=pid                                          CP0-Read-ASID(S428)
	S465= PC.CIA=addr                                           PC-Out(S434)
	S466= PC.CIA31_28=addr[31:28]                               PC-Out(S434)
	S467= PC.Out=addr+4                                         PC-Out(S435)
	S468= IR_ID.Out={17,4,rT,rD,0}                              IR-Out(S442)
	S469= IR_ID.Out31_26=17                                     IR-Out(S442)
	S470= IR_ID.Out25_21=4                                      IR-Out(S442)
	S471= IR_ID.Out20_16=rT                                     IR-Out(S442)
	S472= IR_ID.Out15_11=rD                                     IR-Out(S442)
	S473= IR_ID.Out10_0=0                                       IR-Out(S442)
	S474= A_EX.Out=FU(a)                                        A_EX-Out(S449)
	S475= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S449)
	S476= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S449)
	S477= IR_EX.Out={17,4,rT,rD,0}                              IR_EX-Out(S451)
	S478= IR_EX.Out31_26=17                                     IR_EX-Out(S451)
	S479= IR_EX.Out25_21=4                                      IR_EX-Out(S451)
	S480= IR_EX.Out20_16=rT                                     IR_EX-Out(S451)
	S481= IR_EX.Out15_11=rD                                     IR_EX-Out(S451)
	S482= IR_EX.Out10_0=0                                       IR_EX-Out(S451)
	S483= IR_MEM.Out={17,4,rT,rD,0}                             IR_MEM-Out(S455)
	S484= IR_MEM.Out31_26=17                                    IR_MEM-Out(S455)
	S485= IR_MEM.Out25_21=4                                     IR_MEM-Out(S455)
	S486= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S455)
	S487= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S455)
	S488= IR_MEM.Out10_0=0                                      IR_MEM-Out(S455)
	S489= IR_DMMU1.Out={17,4,rT,rD,0}                           IR_DMMU1-Out(S457)
	S490= IR_DMMU1.Out31_26=17                                  IR_DMMU1-Out(S457)
	S491= IR_DMMU1.Out25_21=4                                   IR_DMMU1-Out(S457)
	S492= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S457)
	S493= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S457)
	S494= IR_DMMU1.Out10_0=0                                    IR_DMMU1-Out(S457)
	S495= IR_WB.Out={17,4,rT,rD,0}                              IR-Out(S459)
	S496= IR_WB.Out31_26=17                                     IR-Out(S459)
	S497= IR_WB.Out25_21=4                                      IR-Out(S459)
	S498= IR_WB.Out20_16=rT                                     IR-Out(S459)
	S499= IR_WB.Out15_11=rD                                     IR-Out(S459)
	S500= IR_WB.Out10_0=0                                       IR-Out(S459)
	S501= IR_DMMU2.Out={17,4,rT,rD,0}                           IR_DMMU2-Out(S463)
	S502= IR_DMMU2.Out31_26=17                                  IR_DMMU2-Out(S463)
	S503= IR_DMMU2.Out25_21=4                                   IR_DMMU2-Out(S463)
	S504= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S463)
	S505= IR_DMMU2.Out15_11=rD                                  IR_DMMU2-Out(S463)
	S506= IR_DMMU2.Out10_0=0                                    IR_DMMU2-Out(S463)
	S507= IR_WB.Out=>FU.IR_WB                                   Premise(F241)
	S508= FU.IR_WB={17,4,rT,rD,0}                               Path(S495,S507)
	S509= IR_WB.Out31_26=>CU_WB.Op                              Premise(F242)
	S510= CU_WB.Op=17                                           Path(S496,S509)
	S511= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F243)
	S512= CU_WB.IRFunc2=4                                       Path(S497,S511)
	S513= FU.InWB_WReg=5'b00000                                 Premise(F244)
	S514= CtrlASIDIn=0                                          Premise(F245)
	S515= CtrlCP0=0                                             Premise(F246)
	S516= CP0[ASID]=pid                                         CP0-Hold(S428,S515)
	S517= CtrlEPCIn=0                                           Premise(F247)
	S518= CtrlExCodeIn=0                                        Premise(F248)
	S519= CtrlIMMU=0                                            Premise(F249)
	S520= CtrlPC=0                                              Premise(F250)
	S521= CtrlPCInc=0                                           Premise(F251)
	S522= PC[CIA]=addr                                          PC-Hold(S434,S521)
	S523= PC[Out]=addr+4                                        PC-Hold(S435,S520,S521)
	S524= CtrlIAddrReg=0                                        Premise(F252)
	S525= CtrlICache=0                                          Premise(F253)
	S526= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S438,S525)
	S527= CtrlIR_IMMU=0                                         Premise(F254)
	S528= CtrlICacheReg=0                                       Premise(F255)
	S529= CtrlIR_ID=0                                           Premise(F256)
	S530= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S442,S529)
	S531= CtrlIMem=0                                            Premise(F257)
	S532= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S444,S531)
	S533= CtrlIRMux=0                                           Premise(F258)
	S534= CtrlGPR=0                                             Premise(F259)
	S535= GPR[rT]=a                                             GPR-Hold(S447,S534)
	S536= CtrlA_EX=0                                            Premise(F260)
	S537= [A_EX]=FU(a)                                          A_EX-Hold(S449,S536)
	S538= CtrlIR_EX=0                                           Premise(F261)
	S539= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S451,S538)
	S540= CtrlCP1=0                                             Premise(F262)
	S541= CP1[rD]=FU(a)                                         CP1-Hold(S453,S540)
	S542= CtrlIR_MEM=0                                          Premise(F263)
	S543= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Hold(S455,S542)
	S544= CtrlIR_DMMU1=0                                        Premise(F264)
	S545= [IR_DMMU1]={17,4,rT,rD,0}                             IR_DMMU1-Hold(S457,S544)
	S546= CtrlIR_WB=0                                           Premise(F265)
	S547= [IR_WB]={17,4,rT,rD,0}                                IR_WB-Hold(S459,S546)
	S548= CtrlA_MEM=0                                           Premise(F266)
	S549= CtrlA_WB=0                                            Premise(F267)
	S550= CtrlIR_DMMU2=0                                        Premise(F268)
	S551= [IR_DMMU2]={17,4,rT,rD,0}                             IR_DMMU2-Hold(S463,S550)

POST	S516= CP0[ASID]=pid                                         CP0-Hold(S428,S515)
	S522= PC[CIA]=addr                                          PC-Hold(S434,S521)
	S523= PC[Out]=addr+4                                        PC-Hold(S435,S520,S521)
	S526= ICache[addr]={17,4,rT,rD,0}                           ICache-Hold(S438,S525)
	S530= [IR_ID]={17,4,rT,rD,0}                                IR_ID-Hold(S442,S529)
	S532= IMem[{pid,addr}]={17,4,rT,rD,0}                       IMem-Hold(S444,S531)
	S535= GPR[rT]=a                                             GPR-Hold(S447,S534)
	S537= [A_EX]=FU(a)                                          A_EX-Hold(S449,S536)
	S539= [IR_EX]={17,4,rT,rD,0}                                IR_EX-Hold(S451,S538)
	S541= CP1[rD]=FU(a)                                         CP1-Hold(S453,S540)
	S543= [IR_MEM]={17,4,rT,rD,0}                               IR_MEM-Hold(S455,S542)
	S545= [IR_DMMU1]={17,4,rT,rD,0}                             IR_DMMU1-Hold(S457,S544)
	S547= [IR_WB]={17,4,rT,rD,0}                                IR_WB-Hold(S459,S546)
	S551= [IR_DMMU2]={17,4,rT,rD,0}                             IR_DMMU2-Hold(S463,S550)

